TimeQuest Timing Analyzer report for Thesis_Project
Mon Dec 09 01:23:53 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_i'
 13. Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 14. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 15. Slow 1200mV 85C Model Setup: 'UARTCLK'
 16. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
 17. Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 18. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 19. Slow 1200mV 85C Model Setup: 'rst_ni'
 20. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 21. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 22. Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 23. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 24. Slow 1200mV 85C Model Hold: 'UARTCLK'
 25. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 26. Slow 1200mV 85C Model Hold: 'clk_i'
 27. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 28. Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 29. Slow 1200mV 85C Model Hold: 'rst_ni'
 30. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 31. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 32. Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 33. Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
 34. Slow 1200mV 85C Model Recovery: 'clk_i'
 35. Slow 1200mV 85C Model Recovery: 'UARTCLK'
 36. Slow 1200mV 85C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 37. Slow 1200mV 85C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 38. Slow 1200mV 85C Model Removal: 'clk_i'
 39. Slow 1200mV 85C Model Removal: 'UARTCLK'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'rst_ni'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Slow 1200mV 85C Model Metastability Report
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'clk_i'
 65. Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 66. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 67. Slow 1200mV 0C Model Setup: 'UARTCLK'
 68. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
 69. Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 70. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 71. Slow 1200mV 0C Model Setup: 'rst_ni'
 72. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 73. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 74. Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 75. Slow 1200mV 0C Model Hold: 'UARTCLK'
 76. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 77. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 78. Slow 1200mV 0C Model Hold: 'clk_i'
 79. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 80. Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 81. Slow 1200mV 0C Model Hold: 'rst_ni'
 82. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
 83. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
 84. Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
 85. Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
 86. Slow 1200mV 0C Model Recovery: 'clk_i'
 87. Slow 1200mV 0C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 88. Slow 1200mV 0C Model Recovery: 'UARTCLK'
 89. Slow 1200mV 0C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 90. Slow 1200mV 0C Model Removal: 'clk_i'
 91. Slow 1200mV 0C Model Removal: 'UARTCLK'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'rst_ni'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Propagation Delay
108. Minimum Propagation Delay
109. Slow 1200mV 0C Model Metastability Report
110. Fast 1200mV 0C Model Setup Summary
111. Fast 1200mV 0C Model Hold Summary
112. Fast 1200mV 0C Model Recovery Summary
113. Fast 1200mV 0C Model Removal Summary
114. Fast 1200mV 0C Model Minimum Pulse Width Summary
115. Fast 1200mV 0C Model Setup: 'clk_i'
116. Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
117. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
118. Fast 1200mV 0C Model Setup: 'UARTCLK'
119. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
120. Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
121. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
122. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
123. Fast 1200mV 0C Model Setup: 'rst_ni'
124. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
125. Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
126. Fast 1200mV 0C Model Hold: 'UARTCLK'
127. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
128. Fast 1200mV 0C Model Hold: 'clk_i'
129. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
130. Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
131. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
132. Fast 1200mV 0C Model Hold: 'rst_ni'
133. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
134. Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
135. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
136. Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
137. Fast 1200mV 0C Model Recovery: 'clk_i'
138. Fast 1200mV 0C Model Recovery: 'UARTCLK'
139. Fast 1200mV 0C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
140. Fast 1200mV 0C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
141. Fast 1200mV 0C Model Removal: 'clk_i'
142. Fast 1200mV 0C Model Removal: 'UARTCLK'
143. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'
144. Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'
145. Fast 1200mV 0C Model Minimum Pulse Width: 'rst_ni'
146. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'
154. Setup Times
155. Hold Times
156. Clock to Output Times
157. Minimum Clock to Output Times
158. Propagation Delay
159. Minimum Propagation Delay
160. Fast 1200mV 0C Model Metastability Report
161. Multicorner Timing Analysis Summary
162. Setup Times
163. Hold Times
164. Clock to Output Times
165. Minimum Clock to Output Times
166. Progagation Delay
167. Minimum Progagation Delay
168. Board Trace Model Assignments
169. Input Transition Times
170. Signal Integrity Metrics (Slow 1200mv 0c Model)
171. Signal Integrity Metrics (Slow 1200mv 85c Model)
172. Signal Integrity Metrics (Fast 1200mv 0c Model)
173. Setup Transfers
174. Hold Transfers
175. Recovery Transfers
176. Removal Transfers
177. Report TCCS
178. Report RSKM
179. Unconstrained Paths
180. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Thesis_Project                                                    ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX30CF23C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q }                           ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout }                            ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg }                            ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] }           ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 }                 ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag } ;
; clk_i                                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_i }                                                                                                               ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] }                                     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] }                             ;
; rst_ni                                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rst_ni }                                                                                                              ;
; UARTCLK                                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { UARTCLK }                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------+
; 63.91 MHz  ; 63.91 MHz       ; clk_i                                                                                               ;      ;
; 244.08 MHz ; 244.08 MHz      ; UARTCLK                                                                                             ;      ;
; 372.58 MHz ; 372.58 MHz      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk_i                                                                                                               ; -14.648 ; -19836.320    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -6.643  ; -196.564      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -4.055  ; -9.717        ;
; UARTCLK                                                                                                             ; -3.097  ; -731.822      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; -2.646  ; -4.869        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -1.982  ; -48.948       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -1.513  ; -10.045       ;
; rst_ni                                                                                                              ; -1.058  ; -1.646        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.842  ; -4.720        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.758  ; -6.030        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.666  ; -4.858        ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -1.064 ; -7.429        ;
; UARTCLK                                                                                                             ; -0.953 ; -5.660        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -0.362 ; -0.617        ;
; clk_i                                                                                                               ; -0.310 ; -2.006        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.104 ; -0.363        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.113  ; 0.000         ;
; rst_ni                                                                                                              ; 0.377  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.661  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.751  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.804  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 2.026  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                           ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                   ; -4.229 ; -1250.299     ;
; UARTCLK                                                                                 ; -0.115 ; -0.460        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.025  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                            ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -1.264 ; -32.537       ;
; clk_i                                                                                   ; -0.248 ; -510.570      ;
; UARTCLK                                                                                 ; -0.174 ; -59.253       ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3415.000     ;
; UARTCLK                                                                                                             ; -3.000 ; -355.000      ;
; rst_ni                                                                                                              ; -3.000 ; -3.000        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.348  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.354  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.372  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.400  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.425  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 0.429  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0.435  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.437  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_i'                                                                                                                                                                                                                   ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                         ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.648 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 15.596     ;
; -14.567 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 15.511     ;
; -14.263 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 15.201     ;
; -14.237 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 15.183     ;
; -14.114 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 15.060     ;
; -14.089 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 15.040     ;
; -14.040 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.986     ;
; -14.033 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.975     ;
; -14.033 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.979     ;
; -14.022 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.970     ;
; -14.019 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.970     ;
; -14.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.955     ;
; -13.968 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.916     ;
; -13.959 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.901     ;
; -13.952 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.894     ;
; -13.941 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.885     ;
; -13.938 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.885     ;
; -13.887 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.831     ;
; -13.813 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.761     ;
; -13.778 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.726     ;
; -13.770 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.721     ;
; -13.762 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.708     ;
; -13.749 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.700     ;
; -13.739 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.690     ;
; -13.738 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.684     ;
; -13.734 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.678     ;
; -13.732 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.676     ;
; -13.729 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.665     ;
; -13.704 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.645     ;
; -13.703 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.647     ;
; -13.697 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.641     ;
; -13.689 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.636     ;
; -13.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.623     ;
; -13.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.627     ;
; -13.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.615     ;
; -13.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.608     ;
; -13.657 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.599     ;
; -13.655 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.591     ;
; -13.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 14.589     ;
; -13.648 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.584     ;
; -13.637 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 14.575     ;
; -13.634 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.575     ;
; -13.631 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.577     ;
; -13.629 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.573     ;
; -13.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.566     ;
; -13.611 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.557     ;
; -13.608 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.557     ;
; -13.583 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 14.521     ;
; -13.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.503     ;
; -13.550 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.492     ;
; -13.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.430     ;
; -13.458 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.406     ;
; -13.455 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 14.406     ;
; -13.428 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 14.366     ;
; -13.423 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.369     ;
; -13.419 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.363     ;
; -13.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.359     ;
; -13.402 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.348     ;
; -13.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.345     ;
; -13.393 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 14.331     ;
; -13.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.326     ;
; -13.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.321     ;
; -13.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.313     ;
; -13.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 14.324     ;
; -13.367 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 14.313     ;
; -13.364 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.305     ;
; -13.359 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.308     ;
; -13.357 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.305     ;
; -13.354 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.295     ;
; -13.353 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.289     ;
; -13.351 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.295     ;
; -13.349 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 14.283     ;
; -13.345 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 14.293     ;
; -13.345 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.287     ;
; -13.338 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.287     ;
; -13.337 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 14.251     ;
; -13.337 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 14.277     ;
; -13.334 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.055     ; 14.274     ;
; -13.328 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.277     ;
; -13.327 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.271     ;
; -13.323 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 14.265     ;
; -13.279 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.223     ;
; -13.264 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.208     ;
; -13.246 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 14.182     ;
; -13.220 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.164     ;
; -13.213 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 14.166     ;
; -13.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.083     ; 14.110     ;
; -13.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.076     ; 14.117     ;
; -13.190 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 14.104     ;
; -13.136 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.085     ;
; -13.122 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 14.038     ;
; -13.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 14.030     ;
; -13.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.038     ;
; -13.094 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.035     ;
; -13.073 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 14.011     ;
; -13.072 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 14.006     ;
; -13.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 14.011     ;
; -13.068 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 14.017     ;
; -13.068 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 14.012     ;
; -13.047 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 13.993     ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -6.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.614      ; 7.382      ;
; -6.640 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.614      ; 7.379      ;
; -6.615 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.619      ; 7.359      ;
; -6.582 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.617      ; 7.324      ;
; -6.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.672      ; 7.342      ;
; -6.536 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.615      ; 7.276      ;
; -6.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.629      ; 7.282      ;
; -6.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.656      ; 7.289      ;
; -6.492 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.614      ; 7.231      ;
; -6.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.672      ; 7.282      ;
; -6.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.633      ; 7.239      ;
; -6.471 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.627      ; 7.223      ;
; -6.466 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.626      ; 7.217      ;
; -6.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.649      ; 7.237      ;
; -6.457 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.628      ; 7.210      ;
; -6.423 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.672      ; 7.222      ;
; -6.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.649      ; 7.195      ;
; -6.412 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.649      ; 7.186      ;
; -6.411 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 7.159      ;
; -6.407 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 7.155      ;
; -6.403 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.628      ; 7.156      ;
; -6.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.632      ; 7.169      ;
; -6.363 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.614      ; 7.102      ;
; -6.361 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.616      ; 7.116      ;
; -6.356 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.689      ; 7.166      ;
; -6.343 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.636      ; 7.117      ;
; -6.333 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.637      ; 7.097      ;
; -6.330 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.637      ; 7.094      ;
; -6.315 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 7.063      ;
; -6.310 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.705      ; 7.136      ;
; -6.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.642      ; 7.074      ;
; -6.289 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.539      ; 7.110      ;
; -6.288 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.615      ; 7.041      ;
; -6.286 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.539      ; 7.107      ;
; -6.285 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.615      ; 7.038      ;
; -6.277 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 7.025      ;
; -6.274 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.628      ; 7.027      ;
; -6.272 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.640      ; 7.039      ;
; -6.271 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.603      ; 6.994      ;
; -6.269 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.705      ; 7.095      ;
; -6.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.632      ; 7.033      ;
; -6.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.544      ; 7.087      ;
; -6.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.620      ; 7.018      ;
; -6.250 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.705      ; 7.076      ;
; -6.241 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 6.989      ;
; -6.233 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.632      ; 7.004      ;
; -6.231 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.628      ; 6.984      ;
; -6.228 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.542      ; 7.052      ;
; -6.227 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.618      ; 6.983      ;
; -6.226 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.638      ; 6.991      ;
; -6.225 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.619      ; 6.964      ;
; -6.224 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.638      ; 6.989      ;
; -6.223 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.664      ; 7.014      ;
; -6.218 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.652      ; 6.997      ;
; -6.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.622      ; 6.966      ;
; -6.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.773      ; 6.960      ;
; -6.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.622      ; 6.963      ;
; -6.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.754      ; 6.936      ;
; -6.197 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.754      ; 6.933      ;
; -6.191 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.619      ; 6.935      ;
; -6.190 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.645      ; 6.956      ;
; -6.187 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.622      ; 6.936      ;
; -6.184 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.619      ; 6.923      ;
; -6.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.637      ; 6.946      ;
; -6.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.540      ; 7.004      ;
; -6.181 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.616      ; 6.935      ;
; -6.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.627      ; 6.943      ;
; -6.174 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.554      ; 7.010      ;
; -6.173 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.630      ; 6.941      ;
; -6.173 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.638      ; 6.938      ;
; -6.172 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.759      ; 6.913      ;
; -6.164 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.504      ; 6.943      ;
; -6.161 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.623      ; 6.909      ;
; -6.161 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.650      ; 6.938      ;
; -6.161 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.504      ; 6.940      ;
; -6.156 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.649      ; 6.932      ;
; -6.148 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.619      ; 6.887      ;
; -6.147 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.625      ; 6.908      ;
; -6.147 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.651      ; 6.925      ;
; -6.146 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.515      ; 6.933      ;
; -6.145 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.789      ; 6.916      ;
; -6.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.609      ; 6.884      ;
; -6.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.638      ; 6.909      ;
; -6.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.584      ; 6.847      ;
; -6.142 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.629      ; 6.892      ;
; -6.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.584      ; 6.844      ;
; -6.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.634      ; 6.909      ;
; -6.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.757      ; 6.878      ;
; -6.138 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.539      ; 6.959      ;
; -6.137 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.615      ; 6.890      ;
; -6.136 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.509      ; 6.920      ;
; -6.136 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.634      ; 6.906      ;
; -6.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.645      ; 6.896      ;
; -6.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.652      ; 6.908      ;
; -6.117 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.552      ; 6.951      ;
; -6.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.628      ; 6.882      ;
; -6.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.589      ; 6.824      ;
; -6.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.551      ; 6.945      ;
; -6.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.652      ; 6.901      ;
; -6.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.627      ; 6.876      ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.055 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.143     ; 2.674      ;
; -3.644 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.143     ; 2.263      ;
; -3.623 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.848      ;
; -3.623 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.143     ; 2.242      ;
; -3.588 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.813      ;
; -3.349 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.536     ; 1.575      ;
; -3.243 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.468      ;
; -3.199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.424      ;
; -2.962 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.021     ; 2.553      ;
; -2.700 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.536     ; 1.877      ;
; -2.524 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.415     ; 1.721      ;
; -2.481 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.143     ; 2.051      ;
; -2.468 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.644      ;
; -2.327 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.414     ; 1.525      ;
; -2.326 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.502      ;
; -2.251 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.415     ; 1.448      ;
; -2.078 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.415     ; 1.275      ;
; -2.045 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.415     ; 1.242      ;
; -1.987 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.163      ;
; -1.942 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.537     ; 1.118      ;
; -1.338 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.577      ; 2.896      ;
; -0.837 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.577      ; 2.895      ;
; -0.634 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.577      ; 3.143      ;
; -0.173 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.577      ; 3.182      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.699      ; 2.686      ;
; 0.268  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.699      ; 2.762      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.097 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.981      ;
; -3.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.977      ;
; -3.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.977      ;
; -3.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.977      ;
; -3.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.977      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.965      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.965      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.965      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.965      ;
; -3.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.965      ;
; -2.994 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.878      ;
; -2.990 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.874      ;
; -2.990 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.874      ;
; -2.990 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.874      ;
; -2.990 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.874      ;
; -2.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.835      ;
; -2.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.835      ;
; -2.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.835      ;
; -2.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.835      ;
; -2.918 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.835      ;
; -2.913 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.797      ;
; -2.909 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.793      ;
; -2.909 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.793      ;
; -2.909 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.793      ;
; -2.909 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.793      ;
; -2.868 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.752      ;
; -2.864 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.748      ;
; -2.864 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.748      ;
; -2.864 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.748      ;
; -2.864 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.748      ;
; -2.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.763      ;
; -2.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.763      ;
; -2.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.763      ;
; -2.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.763      ;
; -2.846 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.763      ;
; -2.809 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.693      ;
; -2.807 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.691      ;
; -2.805 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.065     ; 3.735      ;
; -2.805 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.689      ;
; -2.805 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.689      ;
; -2.805 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.689      ;
; -2.805 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.689      ;
; -2.803 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.687      ;
; -2.803 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.687      ;
; -2.803 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.687      ;
; -2.803 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.687      ;
; -2.802 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.689      ;
; -2.798 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.685      ;
; -2.798 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.685      ;
; -2.798 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.685      ;
; -2.798 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.108     ; 3.685      ;
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.709      ;
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.709      ;
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.709      ;
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.709      ;
; -2.792 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.709      ;
; -2.753 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.670      ;
; -2.753 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.670      ;
; -2.753 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.670      ;
; -2.753 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.670      ;
; -2.753 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.670      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.650      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.650      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.650      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.650      ;
; -2.733 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.650      ;
; -2.726 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.646      ;
; -2.726 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.646      ;
; -2.726 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.646      ;
; -2.726 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.646      ;
; -2.726 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.075     ; 3.646      ;
; -2.689 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.573      ;
; -2.686 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.570      ;
; -2.685 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.569      ;
; -2.685 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.569      ;
; -2.685 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.569      ;
; -2.685 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.569      ;
; -2.682 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.566      ;
; -2.682 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.566      ;
; -2.682 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.566      ;
; -2.682 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.111     ; 3.566      ;
; -2.673 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.074     ; 3.594      ;
; -2.669 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][0]       ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.562      ;
; -2.658 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.583      ;
; -2.625 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.071     ; 3.549      ;
; -2.614 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.071     ; 3.538      ;
; -2.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.530      ;
; -2.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.530      ;
; -2.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.530      ;
; -2.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.530      ;
; -2.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.530      ;
; -2.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.527      ;
; -2.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.527      ;
; -2.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.527      ;
; -2.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.527      ;
; -2.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.078     ; 3.527      ;
; -2.606 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.095     ; 3.506      ;
; -2.606 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.095     ; 3.506      ;
; -2.606 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.095     ; 3.506      ;
; -2.606 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.095     ; 3.506      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.646 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.500        ; -1.576     ; 0.660      ;
; -2.223 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 1.000        ; -1.077     ; 1.235      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.023      ; 3.102      ;
; -1.967 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.023      ; 3.087      ;
; -1.936 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 3.088      ;
; -1.934 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 3.086      ;
; -1.919 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.188      ; 2.882      ;
; -1.916 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 3.200      ;
; -1.896 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.025      ; 3.018      ;
; -1.894 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.190      ; 2.859      ;
; -1.890 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.177      ; 3.181      ;
; -1.885 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.030      ; 3.138      ;
; -1.879 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.030      ; 3.132      ;
; -1.873 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.190      ; 3.041      ;
; -1.870 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.023      ; 2.990      ;
; -1.855 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.957      ;
; -1.853 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.955      ;
; -1.840 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 3.124      ;
; -1.825 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.172      ; 2.981      ;
; -1.824 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.150      ; 3.084      ;
; -1.819 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.150      ; 3.079      ;
; -1.815 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.017      ; 3.056      ;
; -1.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.170      ; 2.958      ;
; -1.803 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.019      ; 3.046      ;
; -1.784 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.188      ; 2.747      ;
; -1.769 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.018      ; 3.038      ;
; -1.767 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.018      ; 3.036      ;
; -1.760 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.172      ; 2.707      ;
; -1.757 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.893      ;
; -1.755 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.172      ; 2.702      ;
; -1.750 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.920      ;
; -1.743 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.861      ;
; -1.732 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.194      ; 2.870      ;
; -1.731 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.158      ; 2.999      ;
; -1.726 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.158      ; 2.994      ;
; -1.723 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.030      ; 2.843      ;
; -1.718 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.034      ; 3.003      ;
; -1.717 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.034      ; 3.002      ;
; -1.716 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.177      ; 3.007      ;
; -1.716 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.941      ;
; -1.715 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.030      ; 2.835      ;
; -1.714 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.965      ;
; -1.714 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.939      ;
; -1.710 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.961      ;
; -1.698 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.978      ;
; -1.696 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.042      ; 2.962      ;
; -1.693 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.973      ;
; -1.684 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.188      ; 2.647      ;
; -1.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.177      ; 2.972      ;
; -1.677 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.152      ; 2.938      ;
; -1.676 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.166      ; 2.952      ;
; -1.672 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.176      ; 2.958      ;
; -1.672 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.152      ; 2.933      ;
; -1.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 2.823      ;
; -1.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 3.080      ;
; -1.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 2.820      ;
; -1.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.032      ; 2.922      ;
; -1.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 3.078      ;
; -1.657 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.028      ; 2.775      ;
; -1.653 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.172      ; 2.809      ;
; -1.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.022      ; 2.890      ;
; -1.644 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.017      ; 2.885      ;
; -1.644 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.022      ; 2.885      ;
; -1.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.941      ;
; -1.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.042      ; 2.902      ;
; -1.632 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.026      ; 2.882      ;
; -1.630 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.026      ; 2.880      ;
; -1.628 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.190      ; 2.796      ;
; -1.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 2.909      ;
; -1.623 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.176      ; 2.909      ;
; -1.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.758      ;
; -1.619 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.170      ; 2.898      ;
; -1.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.175      ; 2.907      ;
; -1.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.788      ;
; -1.616 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.044      ; 2.884      ;
; -1.615 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.051      ; 2.896      ;
; -1.614 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.194      ; 2.918      ;
; -1.613 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.168      ; 2.890      ;
; -1.612 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.174      ; 2.764      ;
; -1.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.007      ; 2.714      ;
; -1.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.034      ; 2.868      ;
; -1.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.051      ; 2.891      ;
; -1.606 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.154      ; 2.744      ;
; -1.605 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.007      ; 2.709      ;
; -1.601 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.154      ; 2.739      ;
; -1.598 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.175      ; 2.887      ;
; -1.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.168      ; 2.872      ;
; -1.593 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.176      ; 2.713      ;
; -1.588 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.176      ; 2.708      ;
; -1.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.689      ;
; -1.577 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.679      ;
; -1.576 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.190      ; 2.744      ;
; -1.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.215      ; 2.769      ;
; -1.573 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.046      ; 2.839      ;
; -1.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.017      ; 2.806      ;
; -1.563 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.192      ; 2.733      ;
; -1.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.195      ; 2.736      ;
; -1.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.150      ; 2.819      ;
; -1.548 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.034      ; 2.833      ;
; -1.545 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.190      ; 2.510      ;
; -1.545 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.150      ; 2.805      ;
; -1.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.040      ; 2.802      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.513 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.643     ; 0.688      ;
; -1.412 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.646     ; 0.657      ;
; -1.315 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.649     ; 0.683      ;
; -1.289 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.764     ; 0.661      ;
; -1.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.981     ; 0.691      ;
; -1.127 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.849     ; 0.684      ;
; -1.121 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.845     ; 0.683      ;
; -1.002 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.852     ; 0.556      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rst_ni'                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.058 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.009     ; 1.018      ;
; -0.588 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.103     ; 0.593      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.842 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.528      ; 0.688      ;
; -0.741 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.525      ; 0.657      ;
; -0.644 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.522      ; 0.683      ;
; -0.618 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.407      ; 0.661      ;
; -0.595 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.190      ; 0.691      ;
; -0.456 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.322      ; 0.684      ;
; -0.450 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.326      ; 0.683      ;
; -0.331 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.319      ; 0.556      ;
; -0.043 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.647      ; 1.047      ;
; 0.282  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.643      ; 0.956      ;
; 0.311  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.718      ; 1.008      ;
; 0.456  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.647      ; 0.548      ;
; 0.487  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.645      ; 0.548      ;
; 0.492  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.645      ; 0.548      ;
; 0.687  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.642      ; 0.548      ;
; 0.822  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.647      ; 0.548      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.758 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.069      ; 0.548      ;
; -0.757 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.069      ; 0.548      ;
; -0.754 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.070      ; 0.548      ;
; -0.754 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.070      ; 0.548      ;
; -0.752 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.071      ; 0.548      ;
; -0.752 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.070      ; 0.548      ;
; -0.752 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.070      ; 0.548      ;
; -0.751 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.071      ; 0.548      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.666 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 1.011      ; 0.989      ;
; -0.641 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.760      ; 1.097      ;
; -0.634 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.778      ; 1.085      ;
; -0.511 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.892      ; 0.979      ;
; -0.495 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.925      ; 0.982      ;
; -0.489 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.959      ; 1.010      ;
; -0.475 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.892      ; 0.943      ;
; -0.246 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.925      ; 0.744      ;
; -0.207 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.958      ; 0.730      ;
; -0.205 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.944      ; 0.726      ;
; -0.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.942      ; 0.728      ;
; -0.088 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.943      ; 0.892      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.064 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.046      ; 0.512      ;
; -1.063 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.045      ; 0.512      ;
; -1.061 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.043      ; 0.512      ;
; -1.061 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.043      ; 0.512      ;
; -1.058 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.040      ; 0.512      ;
; -0.723 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.041      ; 0.848      ;
; -0.711 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.119      ; 0.938      ;
; -0.592 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 2.045      ; 0.983      ;
; -0.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.144      ; 0.616      ;
; -0.033 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.163      ; 0.650      ;
; -0.015 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.141      ; 0.646      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.925      ; 0.481      ;
; 0.089  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.016      ; 0.625      ;
; 0.168  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.931      ; 0.619      ;
; 0.172  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.928      ; 0.620      ;
; 0.317  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.796      ; 0.633      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.953 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 3.113      ; 2.546      ;
; -0.488 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.895      ; 2.783      ;
; -0.487 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.895      ; 2.784      ;
; -0.428 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.895      ; 2.843      ;
; -0.412 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 3.113      ; 2.587      ;
; -0.337 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.895      ; 2.944      ;
; -0.310 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 3.113      ; 3.189      ;
; -0.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.232      ;
; -0.238 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.113      ; 3.251      ;
; -0.222 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.895      ; 3.059      ;
; -0.216 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.117      ; 3.277      ;
; -0.199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.112      ; 3.299      ;
; -0.198 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.300      ;
; -0.182 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.111      ; 3.315      ;
; -0.174 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.324      ;
; -0.173 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.113      ; 3.316      ;
; -0.165 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.895      ; 3.106      ;
; -0.153 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.345      ;
; -0.135 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.363      ;
; -0.128 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.370      ;
; -0.126 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.372      ;
; -0.121 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.377      ;
; -0.120 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.378      ;
; -0.110 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.388      ;
; -0.107 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 3.113      ; 3.392      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.393      ;
; -0.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.405      ;
; -0.085 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.112      ; 3.413      ;
; -0.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.122      ; 3.430      ;
; -0.045 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.120      ; 3.461      ;
; -0.010 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.105      ; 3.481      ;
; 0.021  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 3.113      ; 3.510      ;
; 0.024  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.113      ; 3.523      ;
; 0.031  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.112      ; 3.529      ;
; 0.031  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.112      ; 3.529      ;
; 0.031  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.112      ; 3.529      ;
; 0.031  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.112      ; 3.529      ;
; 0.045  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 3.113      ; 3.544      ;
; 0.084  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.895      ; 2.855      ;
; 0.085  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.895      ; 2.856      ;
; 0.111  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.140      ; 3.637      ;
; 0.111  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.140      ; 3.637      ;
; 0.111  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.140      ; 3.637      ;
; 0.111  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.140      ; 3.637      ;
; 0.111  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.140      ; 3.637      ;
; 0.128  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.105      ; 3.619      ;
; 0.128  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.105      ; 3.619      ;
; 0.128  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.105      ; 3.619      ;
; 0.128  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 3.105      ; 3.619      ;
; 0.132  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.252      ; 1.561      ;
; 0.137  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.895      ; 2.908      ;
; 0.149  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.252      ; 1.578      ;
; 0.218  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.895      ; 2.999      ;
; 0.241  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 3.113      ; 3.240      ;
; 0.324  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.895      ; 3.105      ;
; 0.327  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.113      ; 3.316      ;
; 0.336  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.334      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.577      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.346  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.577      ;
; 0.347  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.073      ; 0.577      ;
; 0.347  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.073      ; 0.577      ;
; 0.348  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.580      ;
; 0.361  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.073      ; 0.591      ;
; 0.363  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.073      ; 0.593      ;
; 0.376  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.607      ;
; 0.377  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.608      ;
; 0.378  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.074      ; 0.609      ;
; 0.380  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.117      ; 3.373      ;
; 0.381  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.613      ;
; 0.385  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.895      ; 3.156      ;
; 0.389  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.387      ;
; 0.393  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; -0.500       ; 3.111      ; 3.390      ;
; 0.403  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.075      ; 0.635      ;
; 0.413  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.411      ;
; 0.420  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.113      ; 3.409      ;
; 0.425  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.423      ;
; 0.433  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.431      ;
; 0.437  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.435      ;
; 0.439  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.252      ; 1.868      ;
; 0.441  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.439      ;
; 0.444  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.442      ;
; 0.448  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.446      ;
; 0.450  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 3.113      ; 3.449      ;
; 0.451  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 3.122      ; 3.449      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.362 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.813      ; 2.660      ;
; -0.255 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.685      ; 2.639      ;
; 0.064  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.813      ; 2.586      ;
; 0.156  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.685      ; 3.050      ;
; 0.181  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.685      ; 2.575      ;
; 0.603  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.685      ; 2.997      ;
; 1.781  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.000      ;
; 1.805  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.183     ; 1.152      ;
; 1.806  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.025      ;
; 1.835  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.183     ; 1.182      ;
; 1.975  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.183     ; 1.322      ;
; 2.082  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.182     ; 1.430      ;
; 2.097  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.316      ;
; 2.121  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.340      ;
; 2.173  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.392      ;
; 2.234  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.310     ; 1.454      ;
; 2.253  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.183     ; 1.600      ;
; 2.270  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.489      ;
; 2.274  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.067      ; 1.871      ;
; 2.459  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.067      ; 2.056      ;
; 2.467  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.686      ;
; 2.475  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.310     ; 1.695      ;
; 2.489  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.311     ; 1.708      ;
; 2.501  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.067      ; 2.098      ;
; 2.684  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.195      ; 2.409      ;
; 2.811  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.067      ; 2.408      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                             ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.310 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.108      ; 3.184      ;
; -0.227 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]   ; clk_i       ; 0.000        ; 3.141      ; 3.300      ;
; -0.206 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.108      ; 3.288      ;
; -0.165 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.113      ; 3.324      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.401      ;
; -0.121 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.438      ;
; -0.119 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.108      ; 3.375      ;
; -0.111 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.108      ; 3.383      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 3.109      ; 3.443      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; -0.025 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.114      ; 3.465      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.112      ; 3.494      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.081  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 3.109      ; 3.566      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.169  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.173      ; 3.728      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.192  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 3.171      ; 3.749      ;
; 0.215  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][1]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.560      ;
; 0.225  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.570      ;
; 0.263  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.608      ;
; 0.264  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][3]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.609      ;
; 0.280  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][2]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.625      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]           ; clk_i       ; 0.000        ; 3.167      ; 3.853      ;
; 0.307  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][6]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.652      ;
; 0.314  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][4]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.659      ;
; 0.320  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][5]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 3.148      ; 3.665      ;
; 0.343  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; -0.500       ; 3.108      ; 3.337      ;
; 0.344  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.076      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[27]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[27]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc_four[8]                  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc_four[8]                                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.089      ; 0.591      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[15]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[15]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[18]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[18]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[112][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[16][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[16][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][4]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[91][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[92][5]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[95][5]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][5]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][5]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.075      ; 0.577      ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.104 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.248      ; 0.674      ;
; -0.096 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.234      ; 0.668      ;
; -0.084 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.231      ; 0.677      ;
; -0.051 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.214      ; 0.693      ;
; -0.028 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.233      ; 0.735      ;
; 0.077  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.309      ; 0.916      ;
; 0.159  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.250      ; 0.939      ;
; 0.168  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.214      ; 0.912      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.180      ; 0.889      ;
; 0.204  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.180      ; 0.914      ;
; 0.415  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.062      ; 1.007      ;
; 0.454  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.043      ; 1.027      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.451      ; 1.594      ;
; 0.154 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 1.659      ;
; 0.280 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.360      ; 1.670      ;
; 0.293 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.458      ; 1.781      ;
; 0.306 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.494      ; 1.830      ;
; 0.309 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.317      ; 1.656      ;
; 0.324 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.496      ; 1.850      ;
; 0.326 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.515      ; 1.871      ;
; 0.339 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.453      ; 1.822      ;
; 0.341 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.515      ; 1.886      ;
; 0.344 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.320      ; 1.694      ;
; 0.354 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 1.859      ;
; 0.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.492      ; 1.884      ;
; 0.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.494      ; 1.901      ;
; 0.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.494      ; 1.903      ;
; 0.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.487      ; 1.898      ;
; 0.382 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.491      ; 1.903      ;
; 0.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.310      ; 1.725      ;
; 0.395 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 1.900      ;
; 0.399 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.489      ; 1.918      ;
; 0.400 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.493      ; 1.923      ;
; 0.434 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.468      ; 1.932      ;
; 0.446 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.356      ; 1.832      ;
; 0.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.487      ; 1.981      ;
; 0.465 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.496      ; 1.991      ;
; 0.465 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.470      ; 1.965      ;
; 0.466 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.487      ; 1.983      ;
; 0.467 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.491      ; 1.988      ;
; 0.469 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.496      ; 1.995      ;
; 0.469 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.491      ; 1.990      ;
; 0.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.468      ; 1.972      ;
; 0.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.466      ; 1.970      ;
; 0.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.320      ; 1.829      ;
; 0.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.358      ; 1.881      ;
; 0.495 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.362      ; 1.887      ;
; 0.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.864      ;
; 0.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.356      ; 1.883      ;
; 0.505 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.310      ; 1.845      ;
; 0.518 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.468      ; 2.016      ;
; 0.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.489      ; 2.047      ;
; 0.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.306      ; 1.866      ;
; 0.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.493      ; 2.055      ;
; 0.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.364      ; 1.934      ;
; 0.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.908      ;
; 0.546 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.362      ; 1.938      ;
; 0.550 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.517      ; 2.097      ;
; 0.553 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.335      ; 1.918      ;
; 0.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.500      ; 2.092      ;
; 0.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.492      ; 2.087      ;
; 0.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.320      ; 1.922      ;
; 0.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.941      ;
; 0.577 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.339      ; 1.946      ;
; 0.584 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.310      ; 1.924      ;
; 0.587 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.466      ; 2.083      ;
; 0.601 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.968      ;
; 0.604 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.971      ;
; 0.611 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 1.978      ;
; 0.626 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.336      ; 1.992      ;
; 0.627 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.500      ; 2.157      ;
; 0.627 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.335      ; 1.992      ;
; 0.631 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.489      ; 2.150      ;
; 0.635 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.362      ; 2.027      ;
; 0.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.493      ; 2.159      ;
; 0.641 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.490      ; 2.161      ;
; 0.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 2.010      ;
; 0.645 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.451      ; 2.126      ;
; 0.646 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.500      ; 2.176      ;
; 0.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.336      ; 2.013      ;
; 0.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.335      ; 2.012      ;
; 0.648 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.335      ; 2.013      ;
; 0.663 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.479      ; 2.172      ;
; 0.663 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 2.168      ;
; 0.665 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 2.170      ;
; 0.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.472      ; 2.168      ;
; 0.670 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.476      ; 2.176      ;
; 0.670 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.451      ; 2.151      ;
; 0.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.331      ; 2.032      ;
; 0.673 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.362      ; 2.065      ;
; 0.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.468      ; 2.176      ;
; 0.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.322      ; 2.033      ;
; 0.684 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.322      ; 2.036      ;
; 0.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 2.068      ;
; 0.707 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.472      ; 2.209      ;
; 0.708 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.476      ; 2.214      ;
; 0.709 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.475      ; 2.214      ;
; 0.710 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.336      ; 2.076      ;
; 0.711 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.339      ; 2.080      ;
; 0.715 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.306      ; 2.051      ;
; 0.715 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.492      ; 2.237      ;
; 0.720 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 2.087      ;
; 0.720 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.337      ; 2.087      ;
; 0.721 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.351      ; 2.102      ;
; 0.723 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.364      ; 2.117      ;
; 0.727 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.466      ; 2.223      ;
; 0.730 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.362      ; 2.122      ;
; 0.733 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.479      ; 2.242      ;
; 0.736 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.458      ; 2.224      ;
; 0.741 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.466      ; 2.237      ;
; 0.741 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.331      ; 2.102      ;
; 0.747 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.479      ; 2.256      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rst_ni'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.377 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.116      ; 0.533      ;
; 0.684 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.221      ; 0.945      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.661 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.321      ; 0.512      ;
; 0.662 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.320      ; 0.512      ;
; 0.662 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.320      ; 0.512      ;
; 0.662 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.320      ; 0.512      ;
; 0.663 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.319      ; 0.512      ;
; 0.663 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.319      ; 0.512      ;
; 0.663 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.319      ; 0.512      ;
; 0.663 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.319      ; 0.512      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.751 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.155     ; 0.616      ;
; 0.766 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.136     ; 0.650      ;
; 0.784 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.158     ; 0.646      ;
; 0.835 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.374     ; 0.481      ;
; 0.888 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.283     ; 0.625      ;
; 0.967 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.368     ; 0.619      ;
; 0.971 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.371     ; 0.620      ;
; 1.116 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.503     ; 0.633      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.930      ; 1.764      ;
; 0.869 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.821      ; 1.720      ;
; 0.887 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.826      ; 1.743      ;
; 0.890 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.940      ; 1.860      ;
; 0.966 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.909      ; 1.905      ;
; 0.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.831      ; 1.845      ;
; 0.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.831      ; 1.856      ;
; 1.010 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.904      ; 1.944      ;
; 1.022 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.930      ; 1.982      ;
; 1.026 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.907      ; 1.963      ;
; 1.029 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.831      ; 1.890      ;
; 1.043 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.826      ; 1.899      ;
; 1.057 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.907      ; 1.994      ;
; 1.066 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.876      ; 1.972      ;
; 1.078 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.876      ; 1.984      ;
; 1.132 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.910      ; 2.072      ;
; 1.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.925      ; 2.108      ;
; 1.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.960      ; 2.152      ;
; 1.182 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.807      ; 2.019      ;
; 1.194 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 1.087      ; 2.311      ;
; 1.196 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.910      ; 2.136      ;
; 1.209 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.910      ; 2.149      ;
; 1.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.911      ; 2.157      ;
; 1.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.908      ; 2.154      ;
; 1.221 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.933      ; 2.184      ;
; 1.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.904      ; 2.163      ;
; 1.248 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.911      ; 2.189      ;
; 1.261 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.951      ; 2.242      ;
; 1.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.795      ; 2.087      ;
; 1.279 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.851      ; 2.160      ;
; 1.303 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.933      ; 2.266      ;
; 1.324 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.976      ; 2.330      ;
; 1.329 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.950      ; 2.309      ;
; 1.332 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.907      ; 2.269      ;
; 1.346 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.831      ; 2.207      ;
; 1.352 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.925      ; 2.307      ;
; 1.357 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.976      ; 2.363      ;
; 1.380 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.960      ; 2.370      ;
; 1.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.897      ; 2.325      ;
; 1.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 1.104      ; 2.532      ;
; 1.401 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.866      ; 2.297      ;
; 1.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.933      ; 2.381      ;
; 1.422 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[29][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.910      ; 2.362      ;
; 1.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.828      ; 2.293      ;
; 1.443 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.909      ; 2.382      ;
; 1.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.933      ; 2.407      ;
; 1.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 2.292      ;
; 1.462 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.905      ; 2.397      ;
; 1.465 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.800      ; 2.295      ;
; 1.467 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.890      ; 2.387      ;
; 1.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.830      ; 2.334      ;
; 1.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.909      ; 2.415      ;
; 1.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 1.105      ; 2.612      ;
; 1.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.951      ; 2.458      ;
; 1.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.795      ; 2.304      ;
; 1.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[24][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.804      ; 2.328      ;
; 1.504 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.914      ; 2.448      ;
; 1.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.875      ; 2.412      ;
; 1.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.937      ; 2.478      ;
; 1.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.873      ; 2.414      ;
; 1.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.826      ; 2.386      ;
; 1.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.843      ; 2.405      ;
; 1.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.950      ; 2.514      ;
; 1.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.908      ; 2.479      ;
; 1.552 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.922      ; 2.504      ;
; 1.556 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.826      ; 2.412      ;
; 1.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.898      ; 2.485      ;
; 1.559 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.884      ; 2.473      ;
; 1.573 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.889      ; 2.492      ;
; 1.579 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.882      ; 2.491      ;
; 1.582 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.936      ; 2.548      ;
; 1.584 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.887      ; 2.501      ;
; 1.586 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.926      ; 2.542      ;
; 1.588 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.935      ; 2.553      ;
; 1.592 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.778      ; 2.400      ;
; 1.595 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.908      ; 2.533      ;
; 1.599 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.818      ; 2.447      ;
; 1.602 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 1.104      ; 2.736      ;
; 1.603 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.938      ; 2.571      ;
; 1.611 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.796      ; 2.437      ;
; 1.614 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[43][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.897      ; 2.541      ;
; 1.616 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.905      ; 2.551      ;
; 1.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.898      ; 2.550      ;
; 1.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.827      ; 2.482      ;
; 1.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.844      ; 2.499      ;
; 1.632 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.903      ; 2.565      ;
; 1.638 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.915      ; 2.583      ;
; 1.638 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.881      ; 2.549      ;
; 1.638 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.913      ; 2.581      ;
; 1.642 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.933      ; 2.605      ;
; 1.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.796      ; 2.469      ;
; 1.646 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.911      ; 2.587      ;
; 1.648 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.892      ; 2.570      ;
; 1.650 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.909      ; 2.589      ;
; 1.657 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.913      ; 2.600      ;
; 1.657 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.907      ; 2.594      ;
; 1.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.919      ; 2.608      ;
; 1.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.807      ; 2.496      ;
; 1.664 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[7][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.880      ; 2.574      ;
; 1.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.941      ; 2.649      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.026 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.000        ; -0.906     ; 1.140      ;
; 2.470 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; -0.500       ; -1.425     ; 0.565      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_i'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.163      ;
; -4.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.163      ;
; -4.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.163      ;
; -4.229 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.163      ;
; -4.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.146      ;
; -4.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.146      ;
; -4.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.146      ;
; -4.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.146      ;
; -4.209 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 5.142      ;
; -4.190 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 5.125      ;
; -4.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.111      ;
; -4.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.111      ;
; -4.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.111      ;
; -4.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.111      ;
; -4.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.105      ;
; -4.155 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 5.090      ;
; -4.150 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 5.088      ;
; -4.139 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.100     ; 5.034      ;
; -4.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.069      ;
; -4.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.069      ;
; -4.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.069      ;
; -4.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.069      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.062      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.062      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.024      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 5.062      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.024      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.024      ;
; -4.128 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.024      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 5.037      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 5.037      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.081     ; 5.037      ;
; -4.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.101     ; 5.017      ;
; -4.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.098     ; 5.017      ;
; -4.117 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.053     ; 5.059      ;
; -4.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 5.037      ;
; -4.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 5.037      ;
; -4.116 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.074     ; 5.037      ;
; -4.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.013      ;
; -4.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.013      ;
; -4.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.013      ;
; -4.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 5.048      ;
; -4.115 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.057     ; 5.053      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.045      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.045      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.007      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.045      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.007      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.007      ;
; -4.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 5.007      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.105 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.070     ; 5.030      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.020      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.020      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.079     ; 5.020      ;
; -4.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.099     ; 5.000      ;
; -4.098 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 5.042      ;
; -4.097 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 5.020      ;
; -4.097 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 5.020      ;
; -4.097 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.072     ; 5.020      ;
; -4.096 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.095     ; 4.996      ;
; -4.096 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.095     ; 4.996      ;
; -4.096 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.095     ; 4.996      ;
; -4.093 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 5.026      ;
; -4.093 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.062     ; 5.026      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.086 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.068     ; 5.013      ;
; -4.085 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 5.029      ;
; -4.085 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.098     ; 4.982      ;
; -4.083 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 5.018      ;
; -4.077 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 5.023      ;
; -4.075 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.011      ;
; -4.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.010      ;
; -4.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.010      ;
; -4.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.097     ; 4.972      ;
; -4.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 5.010      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UARTCLK'                                                                                                                                                                               ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.115 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.786      ; 3.376      ;
; -0.115 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.786      ; 3.376      ;
; -0.115 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.786      ; 3.376      ;
; -0.115 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.786      ; 3.376      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.372      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.372      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.372      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.372      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.097  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.382      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.371      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; rst_ni       ; UARTCLK     ; 0.500        ; 2.994      ; 3.371      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.993      ; 3.370      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.997      ; 3.374      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.999      ; 3.376      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.995      ; 3.372      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 2.999      ; 3.376      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.995      ; 3.372      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.995      ; 3.372      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 2.999      ; 3.376      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.005      ; 3.382      ;
; 0.098  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.004      ; 3.381      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.099  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 3.021      ; 3.397      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.100  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; rst_ni       ; UARTCLK     ; 0.500        ; 3.024      ; 3.399      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.500        ; 3.002      ; 3.366      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.012      ; 3.376      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 3.013      ; 3.377      ;
; 0.111  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.992      ; 3.356      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                  ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.025 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.314      ; 3.564      ;
; 0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.316      ; 3.599      ;
; 0.202 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.318      ; 3.560      ;
; 0.269 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.296      ; 3.511      ;
; 0.288 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.292      ; 3.614      ;
; 0.303 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.321      ; 3.497      ;
; 0.306 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.149      ; 3.440      ;
; 0.328 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.143      ; 3.539      ;
; 0.330 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.154      ; 3.547      ;
; 0.356 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.170      ; 3.534      ;
; 0.361 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.341      ; 3.460      ;
; 0.366 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.318      ; 3.562      ;
; 0.368 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.164      ; 3.515      ;
; 0.369 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.188      ; 3.543      ;
; 0.374 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.294      ; 3.529      ;
; 0.380 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.168      ; 3.512      ;
; 0.384 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.168      ; 3.508      ;
; 0.385 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.300      ; 3.525      ;
; 0.393 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.301      ; 3.522      ;
; 0.404 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.294      ; 3.496      ;
; 0.414 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.158      ; 3.468      ;
; 0.427 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.160      ; 3.484      ;
; 0.437 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.154      ; 3.307      ;
; 0.473 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.183      ; 3.431      ;
; 0.479 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.170      ; 3.443      ;
; 0.488 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.193      ; 3.435      ;
; 0.489 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.194      ; 3.435      ;
; 0.509 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.314      ; 3.580      ;
; 0.573 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.168      ; 3.478      ;
; 0.577 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 4.170      ; 3.477      ;
; 0.686 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.318      ; 3.576      ;
; 0.771 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.296      ; 3.509      ;
; 0.791 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.316      ; 3.503      ;
; 0.815 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.292      ; 3.587      ;
; 0.821 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.154      ; 3.556      ;
; 0.839 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.170      ; 3.551      ;
; 0.846 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.341      ; 3.475      ;
; 0.846 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.149      ; 3.400      ;
; 0.850 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.318      ; 3.578      ;
; 0.859 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.294      ; 3.544      ;
; 0.865 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.143      ; 3.502      ;
; 0.868 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.321      ; 3.432      ;
; 0.870 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.164      ; 3.513      ;
; 0.896 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.294      ; 3.504      ;
; 0.917 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.188      ; 3.495      ;
; 0.924 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.301      ; 3.491      ;
; 0.928 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.300      ; 3.482      ;
; 0.932 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.160      ; 3.479      ;
; 0.943 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.183      ; 3.461      ;
; 0.965 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.158      ; 3.417      ;
; 0.978 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.154      ; 3.266      ;
; 0.983 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.170      ; 3.439      ;
; 0.993 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.168      ; 3.399      ;
; 0.996 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.168      ; 3.396      ;
; 1.057 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.194      ; 3.367      ;
; 1.057 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.193      ; 3.366      ;
; 1.162 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.168      ; 3.389      ;
; 1.166 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 4.170      ; 3.388      ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                    ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.264 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.502      ; 3.268      ;
; -1.248 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.328      ; 3.110      ;
; -1.245 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.523      ; 3.308      ;
; -1.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.480      ; 3.315      ;
; -1.191 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.497      ; 3.336      ;
; -1.187 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.481      ; 3.324      ;
; -1.168 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.474      ; 3.336      ;
; -1.165 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.476      ; 3.341      ;
; -1.148 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.370      ; 3.252      ;
; -1.148 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.345      ; 3.227      ;
; -1.146 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.368      ; 3.252      ;
; -1.145 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.343      ; 3.228      ;
; -1.139 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.343      ; 3.234      ;
; -1.136 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.343      ; 3.237      ;
; -1.129 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.474      ; 3.375      ;
; -1.123 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.499      ; 3.406      ;
; -1.121 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.498      ; 3.407      ;
; -1.116 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.495      ; 3.409      ;
; -1.115 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.323      ; 3.238      ;
; -1.109 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.333      ; 3.254      ;
; -1.096 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.359      ; 3.293      ;
; -1.086 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.472      ; 3.416      ;
; -1.064 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.364      ; 3.330      ;
; -1.053 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.345      ; 3.322      ;
; -1.022 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.339      ; 3.347      ;
; -1.011 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.317      ; 3.336      ;
; -1.004 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.334      ; 3.360      ;
; -0.992 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.345      ; 3.383      ;
; -0.971 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.329      ; 3.388      ;
; -0.788 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.523      ; 3.265      ;
; -0.739 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.328      ; 3.119      ;
; -0.731 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.502      ; 3.301      ;
; -0.704 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.474      ; 3.300      ;
; -0.692 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.476      ; 3.314      ;
; -0.684 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.481      ; 3.327      ;
; -0.682 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.480      ; 3.328      ;
; -0.672 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.474      ; 3.332      ;
; -0.667 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.499      ; 3.362      ;
; -0.665 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.498      ; 3.363      ;
; -0.660 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.495      ; 3.365      ;
; -0.626 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.497      ; 3.401      ;
; -0.605 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.323      ; 3.248      ;
; -0.605 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.359      ; 3.284      ;
; -0.589 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.472      ; 3.413      ;
; -0.588 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.333      ; 3.275      ;
; -0.574 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.370      ; 3.326      ;
; -0.573 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.368      ; 3.325      ;
; -0.559 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.343      ; 3.314      ;
; -0.556 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.343      ; 3.317      ;
; -0.551 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.339      ; 3.318      ;
; -0.547 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.364      ; 3.347      ;
; -0.544 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.345      ; 3.331      ;
; -0.542 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.345      ; 3.333      ;
; -0.541 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.343      ; 3.332      ;
; -0.538 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.345      ; 3.337      ;
; -0.508 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.329      ; 3.351      ;
; -0.504 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.317      ; 3.343      ;
; -0.491 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.334      ; 3.373      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_i'                                                                                                                                                       ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.248 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]           ; rst_ni       ; clk_i       ; 0.000        ; 3.167      ; 3.116      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.134      ; 3.136      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.134      ; 3.136      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.134      ; 3.136      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[25]          ; rst_ni       ; clk_i       ; 0.000        ; 3.161      ; 3.163      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[26]          ; rst_ni       ; clk_i       ; 0.000        ; 3.161      ; 3.163      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]          ; rst_ni       ; clk_i       ; 0.000        ; 3.161      ; 3.163      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[1]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.134      ; 3.136      ;
; -0.195 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.134      ; 3.136      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.131      ; 3.134      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.131      ; 3.134      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en                           ; rst_ni       ; clk_i       ; 0.000        ; 3.131      ; 3.134      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren                        ; rst_ni       ; clk_i       ; 0.000        ; 3.131      ; 3.134      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren                         ; rst_ni       ; clk_i       ; 0.000        ; 3.131      ; 3.134      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][1]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][1]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][4]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][4]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]          ; rst_ni       ; clk_i       ; 0.000        ; 3.157      ; 3.160      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][6]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[19]          ; rst_ni       ; clk_i       ; 0.000        ; 3.157      ; 3.160      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][7]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.122      ;
; -0.194 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[31]          ; rst_ni       ; clk_i       ; 0.000        ; 3.157      ; 3.160      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][1]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[9]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[9]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][27] ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][27]  ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][5]     ; rst_ni       ; clk_i       ; 0.000        ; 3.114      ; 3.118      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][5]     ; rst_ni       ; clk_i       ; 0.000        ; 3.114      ; 3.118      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][5]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][0]   ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][0]  ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][29] ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][29]  ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][30]  ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][30] ; rst_ni       ; clk_i       ; 0.000        ; 3.111      ; 3.115      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][6]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[26]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.114      ; 3.118      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[26]                    ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][3]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][3]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.115      ; 3.119      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[8]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[8]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.106      ; 3.110      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][7]     ; rst_ni       ; clk_i       ; 0.000        ; 3.114      ; 3.118      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][7]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][7]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.123      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[24]                    ; rst_ni       ; clk_i       ; 0.000        ; 3.107      ; 3.111      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[24]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.107      ; 3.111      ;
; -0.193 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]           ; rst_ni       ; clk_i       ; 0.000        ; 3.112      ; 3.116      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][4]     ; rst_ni       ; clk_i       ; 0.000        ; 3.113      ; 3.118      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[28]                    ; rst_ni       ; clk_i       ; 0.000        ; 3.108      ; 3.113      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[28]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.108      ; 3.113      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][5]     ; rst_ni       ; clk_i       ; 0.000        ; 3.113      ; 3.118      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][6]     ; rst_ni       ; clk_i       ; 0.000        ; 3.113      ; 3.118      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][6]     ; rst_ni       ; clk_i       ; 0.000        ; 3.113      ; 3.118      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[72][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.109      ; 3.114      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.109      ; 3.114      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.109      ; 3.114      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][2]     ; rst_ni       ; clk_i       ; 0.000        ; 3.109      ; 3.114      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[18]                    ; rst_ni       ; clk_i       ; 0.000        ; 3.108      ; 3.113      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[18]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.108      ; 3.113      ;
; -0.192 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[23]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.108      ; 3.113      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.143      ; 3.155      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[7]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.143      ; 3.155      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.143      ; 3.155      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.148      ; 3.160      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]                        ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[0]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]          ; rst_ni       ; clk_i       ; 0.000        ; 3.145      ; 3.158      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[20]          ; rst_ni       ; clk_i       ; 0.000        ; 3.145      ; 3.158      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]           ; rst_ni       ; clk_i       ; 0.000        ; 3.142      ; 3.155      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10]          ; rst_ni       ; clk_i       ; 0.000        ; 3.142      ; 3.155      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][1]     ; rst_ni       ; clk_i       ; 0.000        ; 3.124      ; 3.137      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[23]          ; rst_ni       ; clk_i       ; 0.000        ; 3.145      ; 3.158      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11]          ; rst_ni       ; clk_i       ; 0.000        ; 3.142      ; 3.155      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[66][3]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.132      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][3]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.132      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[70][3]     ; rst_ni       ; clk_i       ; 0.000        ; 3.119      ; 3.132      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][0]     ; rst_ni       ; clk_i       ; 0.000        ; 3.124      ; 3.137      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[20]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.128      ; 3.141      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[22]          ; rst_ni       ; clk_i       ; 0.000        ; 3.145      ; 3.158      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[2]                     ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[18]          ; rst_ni       ; clk_i       ; 0.000        ; 3.145      ; 3.158      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 3.138      ; 3.151      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]           ; rst_ni       ; clk_i       ; 0.000        ; 3.142      ; 3.155      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12]          ; rst_ni       ; clk_i       ; 0.000        ; 3.142      ; 3.155      ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UARTCLK'                                                                                                                                                                                ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.174 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.173      ; 3.196      ;
; -0.174 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.173      ; 3.196      ;
; -0.174 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.164      ; 3.187      ;
; -0.174 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 3.172      ; 3.195      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.155      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.155      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.155      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.155      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; rst_ni       ; UARTCLK     ; 0.000        ; 3.148      ; 3.172      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; rst_ni       ; UARTCLK     ; 0.000        ; 3.148      ; 3.172      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; rst_ni       ; UARTCLK     ; 0.000        ; 3.148      ; 3.172      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; rst_ni       ; UARTCLK     ; 0.000        ; 3.148      ; 3.172      ;
; -0.173 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.000        ; 3.120      ; 3.145      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.117      ; 3.142      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.130      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.114      ; 3.139      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.114      ; 3.139      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.130      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.111      ; 3.136      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 3.108      ; 3.133      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.117      ; 3.142      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.114      ; 3.139      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.130      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.114      ; 3.139      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.130      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.127      ; 3.152      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.111      ; 3.136      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.117      ; 3.142      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.114      ; 3.139      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.117      ; 3.142      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.130      ; 3.155      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.127      ; 3.152      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.110      ; 3.135      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.106      ; 3.131      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.111      ; 3.136      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.117      ; 3.142      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.115      ; 3.140      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.118      ; 3.143      ;
; -0.172 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 3.131      ; 3.156      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_i'                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                   ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rst_ni'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_ni ; Rise       ; rst_ni                                                                                                                   ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.348 ; 0.348        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.410 ; 0.410        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.429 ; 0.429        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.589 ; 0.589        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datac                              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datac                              ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datad                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datab                              ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datac                              ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datad                              ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datac                              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datac                              ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datad                              ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datac                              ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datad                              ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datac                              ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datac                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.461 ; 0.461        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datad                                ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datad                                 ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datac                                ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datac                                ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datac                                ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datac                                 ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datac                                ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datac                                ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datac                                ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datac                                ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datac                                ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datac                                ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datac                                ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datac                                ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datac                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datac                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datac                                ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datac                                 ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.538 ; 0.538        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; 3.199 ; 3.670 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; 2.296 ; 2.806 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 2.247 ; 2.726 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 2.296 ; 2.806 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 1.142 ; 1.279 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.761 ; 5.398 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.761 ; 5.398 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.533 ; 3.041 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.526 ; 3.072 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.455 ; 4.048 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.706 ; 3.275 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.900 ; 3.471 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.772 ; 3.348 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.703 ; 4.292 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; -1.411 ; -1.879 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; -0.889 ; -1.325 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.889 ; -1.325 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -1.464 ; -1.888 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.255 ; -0.318 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.284 ; -1.774 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -3.206 ; -3.811 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.284 ; -1.774 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.414 ; -1.941 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.156 ; -2.703 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.455 ; -1.997 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.781 ; -2.335 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.701 ; -2.253 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.379 ; -2.944 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 4.070  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 4.070  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 4.085  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 4.085  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.160  ; 8.147  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.785  ; 7.753  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.087  ; 8.056  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.993  ; 7.954  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.149  ; 8.143  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.413  ; 7.382  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.032  ; 8.002  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.874  ; 7.853  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.633  ; 7.606  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.901  ; 7.876  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.869  ; 7.843  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.160  ; 8.147  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.613  ; 7.625  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 9.911  ; 9.947  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.664  ; 4.788  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.664  ; 4.788  ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 8.567  ; 8.644  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 7.446  ; 7.435  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 7.249  ; 7.257  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 7.177  ; 7.175  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 7.446  ; 7.450  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 8.072  ; 8.046  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 8.364  ; 8.422  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 7.081  ; 7.059  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 8.152  ; 8.161  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 7.524  ; 7.551  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 8.400  ; 8.399  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 6.662  ; 6.653  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 8.117  ; 8.192  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 7.391  ; 7.391  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 7.156  ; 7.153  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 6.664  ; 6.663  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 7.116  ; 7.109  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 7.044  ; 7.017  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 7.116  ; 7.109  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 8.567  ; 8.644  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 7.326  ; 7.323  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 6.853  ; 6.831  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 7.121  ; 7.101  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 6.845  ; 6.823  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 6.838  ; 6.820  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 7.376  ; 7.373  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 6.657  ; 6.653  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 6.842  ; 6.829  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 7.397  ; 7.390  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 6.854  ; 6.837  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 7.327  ; 7.335  ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 8.044  ; 8.045  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 7.189  ; 7.199  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 6.918  ; 6.937  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 7.815  ; 7.801  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 7.711  ; 7.749  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 7.147  ; 7.156  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 7.151  ; 7.156  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 6.952  ; 6.970  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 8.044  ; 8.045  ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 10.299 ; 10.393 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 9.606  ; 9.785  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 9.123  ; 9.319  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 8.580  ; 8.737  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 8.047  ; 8.147  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 7.833  ; 7.922  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 9.048  ; 9.198  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 10.299 ; 10.393 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 8.802  ; 8.958  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 8.746  ; 8.784  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 7.781  ; 7.838  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 7.794  ; 7.848  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 8.928  ; 8.941  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 8.523  ; 8.663  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 7.923  ; 7.929  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 7.458  ; 7.557  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 7.870  ; 7.882  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 8.149  ; 8.161  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 8.299  ; 8.350  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 7.942  ; 7.985  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 7.486  ; 7.590  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 9.139  ; 9.190  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 7.954  ; 7.984  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 8.821  ; 8.861  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 9.175  ; 9.230  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 7.790  ; 7.852  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 8.582  ; 8.618  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 8.419  ; 8.493  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 8.599  ; 8.639  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 9.180  ; 9.268  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 7.960  ; 8.003  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 9.929  ; 10.049 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 7.588  ; 7.591  ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 10.225 ; 10.498 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 7.111  ; 7.116  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 8.949  ; 9.033  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 8.878  ; 8.932  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 7.706  ; 7.798  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 8.624  ; 8.725  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 7.607  ; 7.658  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 8.485  ; 8.591  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 8.153  ; 8.249  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 7.751  ; 7.772  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 9.375  ; 9.434  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 8.307  ; 8.366  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 10.221 ; 10.498 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 8.894  ; 8.992  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 10.225 ; 10.299 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 8.915  ; 8.993  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 8.410  ; 8.494  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 8.976  ; 9.067  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 9.009  ; 9.099  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 8.021  ; 8.079  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 9.353  ; 9.460  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 8.121  ; 8.148  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 7.929  ; 8.033  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 9.087  ; 9.145  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 9.444  ; 9.635  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 7.832  ; 7.909  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 9.136  ; 9.191  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 8.115  ; 8.246  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 9.155  ; 9.232  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 9.384  ; 9.477  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 8.029  ; 8.152  ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 13.944 ; 14.142 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 11.240 ; 11.468 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 11.410 ; 11.620 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 13.944 ; 14.142 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 10.194 ; 10.332 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 11.698 ; 11.880 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 10.532 ; 10.644 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 11.315 ; 11.408 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 13.158 ; 13.346 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 9.871  ; 10.009 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 7.838  ; 7.884  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 7.889  ; 7.881  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 7.679  ; 7.691  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 7.669  ; 7.681  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 7.219  ; 7.233  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 7.630  ; 7.637  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 9.871  ; 10.009 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 7.822  ; 7.870  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 7.601  ; 7.638  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 7.722  ; 7.751  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 8.072  ; 8.087  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 8.460  ; 8.512  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 7.269  ; 7.311  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 7.362  ; 7.440  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 7.645  ; 7.724  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 8.482  ; 8.510  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 7.912  ; 7.905  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 7.728  ; 7.742  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 8.238  ; 8.279  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 7.905  ; 7.899  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 7.326  ; 7.313  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 7.392  ; 7.398  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 7.617  ; 7.672  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 8.521  ; 8.538  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 8.523  ; 8.543  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 8.552  ; 8.567  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 8.811  ; 8.838  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 8.167  ; 8.175  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 8.124  ; 8.117  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 8.459  ; 8.567  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 7.699  ; 7.816  ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.704  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.704  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.759  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.759  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.944  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.944  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 3.957  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 3.957  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.152  ; 7.121  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.510  ; 7.478  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.800  ; 7.770  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.709  ; 7.671  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.859  ; 7.852  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.152  ; 7.121  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.747  ; 7.717  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.595  ; 7.573  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.358  ; 7.331  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.623  ; 7.598  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.590  ; 7.564  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.870  ; 7.857  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.344  ; 7.354  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 7.458  ; 7.352  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.539  ; 4.663  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.539  ; 4.663  ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 6.444  ; 6.438  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 7.200  ; 7.188  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 7.011  ; 7.017  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 6.943  ; 6.940  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 7.201  ; 7.203  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 7.800  ; 7.774  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 8.132  ; 8.189  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 6.849  ; 6.827  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 7.878  ; 7.885  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 7.274  ; 7.301  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 8.116  ; 8.114  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 6.447  ; 6.438  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 7.895  ; 7.969  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 7.149  ; 7.147  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 6.923  ; 6.919  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 6.449  ; 6.447  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 6.884  ; 6.876  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 6.815  ; 6.787  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 6.884  ; 6.877  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 8.327  ; 8.403  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 7.086  ; 7.082  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 6.631  ; 6.610  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 6.890  ; 6.869  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 6.623  ; 6.600  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 6.617  ; 6.599  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 7.134  ; 7.129  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 6.444  ; 6.439  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 6.621  ; 6.607  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 7.154  ; 7.146  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 6.633  ; 6.616  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 7.084  ; 7.093  ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 6.692  ; 6.710  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 6.953  ; 6.961  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 6.692  ; 6.710  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 7.555  ; 7.540  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 7.451  ; 7.488  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 6.913  ; 6.920  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 6.916  ; 6.919  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 6.726  ; 6.742  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 7.771  ; 7.771  ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 7.207  ; 7.302  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 9.323  ; 9.497  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 8.810  ; 8.996  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 8.288  ; 8.438  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 7.777  ; 7.872  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 7.567  ; 7.652  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 8.736  ; 8.879  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 9.938  ; 10.027 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 8.501  ; 8.649  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 8.446  ; 8.481  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 7.517  ; 7.570  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 7.530  ; 7.580  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 8.619  ; 8.630  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 8.231  ; 8.365  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 7.653  ; 7.659  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 7.207  ; 7.302  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 7.602  ; 7.613  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 7.870  ; 7.881  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 8.016  ; 8.064  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 7.671  ; 7.712  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 7.234  ; 7.333  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 8.825  ; 8.873  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 7.683  ; 7.711  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 8.520  ; 8.557  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 8.856  ; 8.909  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 7.530  ; 7.587  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 8.291  ; 8.325  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 8.135  ; 8.204  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 8.306  ; 8.344  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 8.860  ; 8.944  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 7.690  ; 7.731  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 9.626  ; 9.744  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 7.332  ; 7.333  ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 6.879  ; 6.883  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 6.879  ; 6.883  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 8.640  ; 8.720  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 8.575  ; 8.626  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 7.444  ; 7.531  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 8.328  ; 8.424  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 7.350  ; 7.399  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 8.194  ; 8.294  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 7.879  ; 7.971  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 7.489  ; 7.509  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 9.054  ; 9.108  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 8.024  ; 8.079  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 9.915  ; 10.184 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 8.587  ; 8.680  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 9.870  ; 9.939  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 8.611  ; 8.684  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 8.126  ; 8.206  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 8.670  ; 8.756  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 8.697  ; 8.782  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 7.754  ; 7.807  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 9.074  ; 9.180  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 7.843  ; 7.868  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 7.660  ; 7.759  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 8.772  ; 8.826  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 9.161  ; 9.347  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 7.571  ; 7.644  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 8.823  ; 8.875  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 7.843  ; 7.968  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 8.841  ; 8.913  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 9.061  ; 9.150  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 7.757  ; 7.874  ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 8.278  ; 8.332  ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 9.738  ; 9.880  ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 9.418  ; 9.505  ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 10.930 ; 11.084 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 8.278  ; 8.379  ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 9.526  ; 9.650  ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 8.283  ; 8.332  ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 9.268  ; 9.354  ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 9.481  ; 9.565  ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 6.977  ; 6.991  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 7.573  ; 7.615  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 7.622  ; 7.613  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 7.420  ; 7.430  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 7.411  ; 7.421  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 6.977  ; 6.991  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 7.372  ; 7.379  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 9.580  ; 9.715  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 7.557  ; 7.601  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 7.345  ; 7.380  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 7.460  ; 7.488  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 7.797  ; 7.810  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 8.170  ; 8.219  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 7.032  ; 7.071  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 7.116  ; 7.189  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 7.386  ; 7.461  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 8.189  ; 8.215  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 7.643  ; 7.636  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 7.467  ; 7.480  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 7.957  ; 7.996  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 7.638  ; 7.631  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 7.081  ; 7.068  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 7.143  ; 7.149  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 7.365  ; 7.416  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 8.228  ; 8.243  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 8.230  ; 8.248  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 8.257  ; 8.271  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 8.512  ; 8.536  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 7.889  ; 7.895  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 7.847  ; 7.839  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 8.170  ; 8.271  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 7.439  ; 7.550  ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.553  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.553  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.604  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.604  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 10.837 ; 10.893 ; 11.380 ; 11.468 ;
; data_input[9] ; data_out[1] ; 10.171 ; 10.178 ; 10.679 ; 10.718 ;
; data_input[9] ; data_out[2] ; 12.016 ; 12.111 ; 12.508 ; 12.635 ;
; data_input[9] ; data_out[3] ; 9.706  ; 9.686  ; 10.204 ; 10.287 ;
; data_input[9] ; data_out[4] ; 11.626 ; 11.682 ; 12.170 ; 12.258 ;
; data_input[9] ; data_out[5] ; 10.546 ; 10.504 ; 11.096 ; 11.097 ;
; data_input[9] ; data_out[6] ; 11.341 ; 11.351 ; 11.884 ; 11.926 ;
; data_input[9] ; data_out[7] ; 11.854 ; 11.963 ; 12.473 ; 12.469 ;
+---------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 10.445 ; 10.497 ; 10.977 ; 11.060 ;
; data_input[9] ; data_out[1] ; 9.809  ; 9.814  ; 10.307 ; 10.343 ;
; data_input[9] ; data_out[2] ; 11.633 ; 11.725 ; 12.117 ; 12.240 ;
; data_input[9] ; data_out[3] ; 9.351  ; 9.340  ; 9.852  ; 9.903  ;
; data_input[9] ; data_out[4] ; 11.204 ; 11.256 ; 11.737 ; 11.820 ;
; data_input[9] ; data_out[5] ; 10.155 ; 10.115 ; 10.683 ; 10.680 ;
; data_input[9] ; data_out[6] ; 10.938 ; 10.947 ; 11.468 ; 11.507 ;
; data_input[9] ; data_out[7] ; 11.412 ; 11.500 ; 12.012 ; 12.004 ;
+---------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 71.07 MHz  ; 71.07 MHz       ; clk_i                                                                                               ;                                                               ;
; 270.64 MHz ; 250.0 MHz       ; UARTCLK                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 410.85 MHz ; 410.85 MHz      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ;                                                               ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                               ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk_i                                                                                                               ; -13.070 ; -17521.515    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -5.820  ; -172.755      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -3.676  ; -8.753        ;
; UARTCLK                                                                                                             ; -2.695  ; -629.643      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; -2.376  ; -4.302        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -1.731  ; -42.901       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -1.283  ; -8.235        ;
; rst_ni                                                                                                              ; -0.837  ; -1.265        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.717  ; -3.758        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.690  ; -5.486        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.602  ; -4.358        ;
+---------------------------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                             ; -0.877 ; -4.301        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.843 ; -5.628        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -0.296 ; -0.523        ;
; clk_i                                                                                                               ; -0.222 ; -1.009        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.029  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.162  ; 0.000         ;
; rst_ni                                                                                                              ; 0.348  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.665  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.704  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.741  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 1.865  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                            ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                   ; -3.659 ; -1074.332     ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.061 ; -0.061        ;
; UARTCLK                                                                                 ; -0.007 ; -0.028        ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                             ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -1.069 ; -27.085       ;
; clk_i                                                                                   ; -0.271 ; -494.981      ;
; UARTCLK                                                                                 ; -0.169 ; -57.636       ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3415.000     ;
; UARTCLK                                                                                                             ; -3.000 ; -355.000      ;
; rst_ni                                                                                                              ; -3.000 ; -3.000        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.367  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0.412  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.422  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.423  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.428  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.438  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.438  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 0.439  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                         ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 14.027     ;
; -13.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.957     ;
; -12.719 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 13.670     ;
; -12.691 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 13.647     ;
; -12.600 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.555     ;
; -12.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.485     ;
; -12.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.487     ;
; -12.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.481     ;
; -12.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.473     ;
; -12.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.417     ;
; -12.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.422     ;
; -12.458 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.411     ;
; -12.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.406     ;
; -12.446 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.403     ;
; -12.397 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.354     ;
; -12.395 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.352     ;
; -12.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.336     ;
; -12.329 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.284     ;
; -12.306 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.265     ;
; -12.298 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.255     ;
; -12.284 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.237     ;
; -12.269 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.226     ;
; -12.264 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.219     ;
; -12.249 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 13.198     ;
; -12.242 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.201     ;
; -12.240 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.199     ;
; -12.238 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.195     ;
; -12.237 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.192     ;
; -12.230 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.185     ;
; -12.221 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 13.175     ;
; -12.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 13.167     ;
; -12.201 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.156     ;
; -12.196 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.149     ;
; -12.181 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 13.130     ;
; -12.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 13.124     ;
; -12.174 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.131     ;
; -12.172 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 13.129     ;
; -12.169 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.122     ;
; -12.163 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.116     ;
; -12.153 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 13.107     ;
; -12.147 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 13.101     ;
; -12.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 13.098     ;
; -12.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 13.093     ;
; -12.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.065     ;
; -12.098 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 13.049     ;
; -12.084 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 13.042     ;
; -12.075 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 13.028     ;
; -12.070 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 13.026     ;
; -12.056 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 13.015     ;
; -12.046 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 12.997     ;
; -12.030 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.983     ;
; -12.018 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 12.974     ;
; -12.005 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.958     ;
; -11.994 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 12.949     ;
; -11.988 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 12.945     ;
; -11.973 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 12.932     ;
; -11.973 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 12.930     ;
; -11.962 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.890     ;
; -11.962 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 12.913     ;
; -11.961 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 12.918     ;
; -11.955 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.908     ;
; -11.947 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 12.898     ;
; -11.937 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 12.888     ;
; -11.933 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 12.880     ;
; -11.927 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 12.885     ;
; -11.926 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.879     ;
; -11.919 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 12.875     ;
; -11.918 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 12.869     ;
; -11.913 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 12.862     ;
; -11.905 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 12.862     ;
; -11.905 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 12.857     ;
; -11.905 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 12.860     ;
; -11.893 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 12.848     ;
; -11.891 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.844     ;
; -11.890 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 12.846     ;
; -11.889 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.842     ;
; -11.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 12.835     ;
; -11.885 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 12.839     ;
; -11.871 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 12.828     ;
; -11.863 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 12.821     ;
; -11.862 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.790     ;
; -11.861 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 12.819     ;
; -11.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 12.812     ;
; -11.838 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.063     ; 12.770     ;
; -11.838 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.069     ; 12.764     ;
; -11.803 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 12.758     ;
; -11.794 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.722     ;
; -11.792 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 12.741     ;
; -11.764 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 12.718     ;
; -11.731 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 12.661     ;
; -11.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 12.658     ;
; -11.705 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.042     ; 12.658     ;
; -11.698 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 12.648     ;
; -11.690 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.039     ; 12.646     ;
; -11.679 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 12.626     ;
; -11.678 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 12.606     ;
; -11.677 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 12.635     ;
; -11.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 12.613     ;
; -11.654 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 12.601     ;
; -11.651 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 12.603     ;
+---------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -5.820 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.586      ;
; -5.817 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.583      ;
; -5.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.553      ; 6.583      ;
; -5.788 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.552      ; 6.556      ;
; -5.751 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.517      ;
; -5.746 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.591      ; 6.554      ;
; -5.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.560      ; 6.501      ;
; -5.722 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.601      ; 6.540      ;
; -5.691 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.569      ; 6.476      ;
; -5.684 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.557      ; 6.457      ;
; -5.684 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.601      ; 6.502      ;
; -5.683 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.449      ;
; -5.681 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.560      ; 6.457      ;
; -5.672 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.601      ; 6.490      ;
; -5.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.579      ; 6.463      ;
; -5.666 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.562      ; 6.444      ;
; -5.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.579      ; 6.442      ;
; -5.630 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.579      ; 6.425      ;
; -5.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.558      ; 6.399      ;
; -5.623 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.561      ; 6.406      ;
; -5.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.394      ;
; -5.619 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.391      ;
; -5.598 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.572      ; 6.391      ;
; -5.594 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.621      ; 6.426      ;
; -5.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.551      ; 6.364      ;
; -5.566 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.332      ;
; -5.552 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.572      ; 6.341      ;
; -5.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.572      ; 6.338      ;
; -5.546 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.575      ; 6.338      ;
; -5.541 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.313      ;
; -5.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.631      ; 6.374      ;
; -5.521 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.561      ; 6.304      ;
; -5.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.574      ; 6.311      ;
; -5.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.478      ; 6.351      ;
; -5.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.631      ; 6.359      ;
; -5.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.478      ; 6.348      ;
; -5.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.597      ; 6.325      ;
; -5.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.481      ; 6.348      ;
; -5.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.551      ; 6.282      ;
; -5.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.540      ; 6.259      ;
; -5.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.551      ; 6.279      ;
; -5.504 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.554      ; 6.279      ;
; -5.503 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.561      ; 6.286      ;
; -5.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.562      ; 6.280      ;
; -5.485 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.480      ; 6.321      ;
; -5.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.572      ; 6.272      ;
; -5.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.251      ;
; -5.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.553      ; 6.252      ;
; -5.476 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.570      ; 6.263      ;
; -5.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.246      ;
; -5.467 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.631      ; 6.309      ;
; -5.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.695      ; 6.255      ;
; -5.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.558      ; 6.237      ;
; -5.459 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.557      ; 6.236      ;
; -5.457 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.582      ; 6.256      ;
; -5.457 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.216      ;
; -5.452 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.557      ; 6.229      ;
; -5.448 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.478      ; 6.282      ;
; -5.448 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.550      ; 6.207      ;
; -5.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.560      ; 6.221      ;
; -5.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.560      ; 6.224      ;
; -5.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.551      ; 6.213      ;
; -5.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.570      ; 6.225      ;
; -5.436 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.553      ; 6.205      ;
; -5.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.676      ; 6.197      ;
; -5.422 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.488      ; 6.266      ;
; -5.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.676      ; 6.194      ;
; -5.420 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.570      ; 6.207      ;
; -5.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.559      ; 6.197      ;
; -5.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.679      ; 6.194      ;
; -5.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.445      ; 6.209      ;
; -5.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.579      ; 6.212      ;
; -5.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.521      ; 6.146      ;
; -5.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.575      ; 6.196      ;
; -5.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.572      ; 6.204      ;
; -5.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.561      ; 6.197      ;
; -5.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.582      ; 6.212      ;
; -5.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.445      ; 6.206      ;
; -5.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.521      ; 6.143      ;
; -5.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.448      ; 6.206      ;
; -5.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.524      ; 6.143      ;
; -5.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.556      ; 6.170      ;
; -5.398 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.584      ; 6.199      ;
; -5.397 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.462      ; 6.203      ;
; -5.395 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.582      ; 6.198      ;
; -5.392 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.678      ; 6.167      ;
; -5.391 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.568      ; 6.180      ;
; -5.388 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.568      ; 6.177      ;
; -5.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.571      ; 6.177      ;
; -5.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.544      ; 6.142      ;
; -5.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.447      ; 6.179      ;
; -5.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.523      ; 6.116      ;
; -5.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.485      ; 6.222      ;
; -5.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.557      ; 6.158      ;
; -5.380 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.478      ; 6.214      ;
; -5.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.526      ; 6.122      ;
; -5.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.488      ; 6.222      ;
; -5.377 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.544      ; 6.135      ;
; -5.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.558      ; 6.153      ;
; -5.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.705      ; 6.176      ;
+--------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.676 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.203     ; 2.419      ;
; -3.319 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.203     ; 2.062      ;
; -3.275 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.203     ; 2.018      ;
; -3.223 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.641      ;
; -3.192 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.610      ;
; -2.990 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.527     ; 1.409      ;
; -2.901 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.319      ;
; -2.861 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.279      ;
; -2.684 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.092     ; 2.300      ;
; -2.393 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.527     ; 1.661      ;
; -2.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.417     ; 1.553      ;
; -2.227 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.203     ; 1.819      ;
; -2.189 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.456      ;
; -2.076 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.343      ;
; -2.073 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.416     ; 1.365      ;
; -2.012 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.417     ; 1.303      ;
; -1.865 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.417     ; 1.156      ;
; -1.814 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.417     ; 1.105      ;
; -1.765 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 1.032      ;
; -1.724 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.528     ; 0.991      ;
; -1.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.285      ; 2.595      ;
; -0.688 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.285      ; 2.619      ;
; -0.553 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.285      ; 2.833      ;
; -0.157 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 2.396      ; 2.461      ;
; -0.092 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.285      ; 2.872      ;
; 0.323  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 2.396      ; 2.481      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.588      ;
; -2.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.588      ;
; -2.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.588      ;
; -2.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.588      ;
; -2.695 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.588      ;
; -2.678 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.603      ;
; -2.678 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.603      ;
; -2.678 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.603      ;
; -2.678 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.603      ;
; -2.678 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.603      ;
; -2.601 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.494      ;
; -2.591 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.484      ;
; -2.591 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.484      ;
; -2.591 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.484      ;
; -2.591 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.484      ;
; -2.569 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.494      ;
; -2.569 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.494      ;
; -2.569 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.494      ;
; -2.569 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.494      ;
; -2.569 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.494      ;
; -2.528 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.421      ;
; -2.518 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.411      ;
; -2.518 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.411      ;
; -2.518 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.411      ;
; -2.518 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.411      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.421      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.421      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.421      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.421      ;
; -2.496 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.421      ;
; -2.492 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.385      ;
; -2.482 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.375      ;
; -2.482 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.375      ;
; -2.482 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.375      ;
; -2.482 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.375      ;
; -2.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.341      ;
; -2.445 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.338      ;
; -2.443 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.368      ;
; -2.443 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.368      ;
; -2.443 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.368      ;
; -2.443 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.368      ;
; -2.443 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.368      ;
; -2.438 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.331      ;
; -2.438 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.331      ;
; -2.438 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.331      ;
; -2.438 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.331      ;
; -2.435 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.328      ;
; -2.435 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.328      ;
; -2.435 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.328      ;
; -2.435 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.328      ;
; -2.431 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.327      ;
; -2.421 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.317      ;
; -2.421 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.317      ;
; -2.421 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.317      ;
; -2.421 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.099     ; 3.317      ;
; -2.409 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.334      ;
; -2.409 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.334      ;
; -2.409 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.334      ;
; -2.409 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.334      ;
; -2.409 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.334      ;
; -2.399 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.324      ;
; -2.399 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.324      ;
; -2.399 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.324      ;
; -2.399 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.324      ;
; -2.399 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.324      ;
; -2.394 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 3.327      ;
; -2.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.307      ;
; -2.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.307      ;
; -2.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.307      ;
; -2.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.307      ;
; -2.379 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 3.307      ;
; -2.343 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.236      ;
; -2.334 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][0]       ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.090     ; 3.239      ;
; -2.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.226      ;
; -2.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.226      ;
; -2.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.226      ;
; -2.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.226      ;
; -2.331 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.224      ;
; -2.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.214      ;
; -2.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.214      ;
; -2.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.214      ;
; -2.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.102     ; 3.214      ;
; -2.281 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.206      ;
; -2.281 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.206      ;
; -2.281 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.206      ;
; -2.281 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.206      ;
; -2.281 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.206      ;
; -2.274 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.066     ; 3.203      ;
; -2.272 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.197      ;
; -2.272 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.197      ;
; -2.272 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.197      ;
; -2.272 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.197      ;
; -2.272 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.070     ; 3.197      ;
; -2.267 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.180      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
; -2.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]      ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.082     ; 3.177      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.376 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.500        ; -1.470     ; 0.591      ;
; -1.926 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 1.000        ; -1.000     ; 1.110      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.731 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.820      ;
; -1.726 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.815      ;
; -1.723 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.862      ; 2.776      ;
; -1.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.862      ; 2.754      ;
; -1.700 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.603      ;
; -1.677 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.014      ; 2.582      ;
; -1.656 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.864      ; 2.711      ;
; -1.655 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.998      ; 2.856      ;
; -1.647 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.013      ; 2.748      ;
; -1.644 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.684      ;
; -1.639 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.679      ;
; -1.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.981      ; 2.809      ;
; -1.623 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.002      ; 2.834      ;
; -1.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.862      ; 2.675      ;
; -1.620 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.867      ; 2.793      ;
; -1.620 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.981      ; 2.804      ;
; -1.619 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.867      ; 2.792      ;
; -1.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.767      ;
; -1.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.999      ; 2.683      ;
; -1.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.998      ; 2.792      ;
; -1.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.997      ; 2.660      ;
; -1.569 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.460      ;
; -1.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.455      ;
; -1.557 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.856      ; 2.719      ;
; -1.553 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.456      ;
; -1.550 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.860      ; 2.732      ;
; -1.548 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.986      ; 2.737      ;
; -1.545 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.860      ; 2.727      ;
; -1.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.986      ; 2.732      ;
; -1.539 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.016      ; 2.611      ;
; -1.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.866      ; 2.578      ;
; -1.526 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.872      ; 2.720      ;
; -1.516 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.018      ; 2.590      ;
; -1.509 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.868      ; 2.563      ;
; -1.508 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.872      ; 2.702      ;
; -1.505 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.870      ; 2.698      ;
; -1.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.015      ; 2.603      ;
; -1.500 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.870      ; 2.693      ;
; -1.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.587      ;
; -1.493 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.842      ; 2.641      ;
; -1.488 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.984      ; 2.675      ;
; -1.488 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.842      ; 2.636      ;
; -1.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.984      ; 2.670      ;
; -1.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.865      ; 2.650      ;
; -1.479 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.012      ; 2.382      ;
; -1.472 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.675      ;
; -1.471 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.865      ; 2.642      ;
; -1.469 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.002      ; 2.680      ;
; -1.468 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.878      ; 2.652      ;
; -1.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.868      ; 2.517      ;
; -1.459 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.619      ;
; -1.459 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.866      ; 2.511      ;
; -1.458 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.864      ; 2.623      ;
; -1.456 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.999      ; 2.548      ;
; -1.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.869      ; 2.762      ;
; -1.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.864      ; 2.618      ;
; -1.452 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.869      ; 2.761      ;
; -1.442 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.888      ; 2.639      ;
; -1.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.002      ; 2.652      ;
; -1.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.869      ; 2.613      ;
; -1.437 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.888      ; 2.634      ;
; -1.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.524      ;
; -1.431 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.993      ; 2.627      ;
; -1.430 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.866      ; 2.603      ;
; -1.430 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.633      ;
; -1.429 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.015      ; 2.647      ;
; -1.425 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.001      ; 2.514      ;
; -1.425 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.850      ; 2.466      ;
; -1.425 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.866      ; 2.598      ;
; -1.420 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.850      ; 2.461      ;
; -1.419 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.880      ; 2.605      ;
; -1.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.985      ; 2.496      ;
; -1.414 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.013      ; 2.515      ;
; -1.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.985      ; 2.491      ;
; -1.411 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.451      ;
; -1.406 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.998      ; 2.607      ;
; -1.406 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.878      ; 2.590      ;
; -1.406 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.017      ; 2.626      ;
; -1.405 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.004      ; 2.465      ;
; -1.404 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.613      ;
; -1.402 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.996      ; 2.601      ;
; -1.400 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.004      ; 2.460      ;
; -1.394 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.016      ; 2.466      ;
; -1.392 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.884      ; 2.578      ;
; -1.392 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.981      ; 2.576      ;
; -1.391 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.996      ; 2.590      ;
; -1.390 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.871      ; 2.567      ;
; -1.389 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.998      ; 2.590      ;
; -1.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.013      ; 2.486      ;
; -1.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.000      ; 2.594      ;
; -1.383 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.015      ; 2.486      ;
; -1.376 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.872      ; 2.570      ;
; -1.376 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.878      ; 2.555      ;
; -1.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.021      ; 2.482      ;
; -1.366 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.015      ; 2.469      ;
; -1.365 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.882      ; 2.549      ;
; -1.363 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 1.034      ; 2.486      ;
; -1.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.890      ; 2.556      ;
; -1.357 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.890      ; 2.551      ;
; -1.356 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.854      ; 2.396      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.283 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.575     ; 0.636      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.577     ; 0.611      ;
; -1.089 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.579     ; 0.631      ;
; -1.065 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.676     ; 0.618      ;
; -1.034 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.879     ; 0.615      ;
; -0.901 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.755     ; 0.606      ;
; -0.895 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.751     ; 0.605      ;
; -0.789 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.759     ; 0.490      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rst_ni'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.837 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.009     ; 0.912      ;
; -0.428 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.098     ; 0.527      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.717 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.491      ; 0.636      ;
; -0.613 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.489      ; 0.611      ;
; -0.523 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.487      ; 0.631      ;
; -0.499 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.390      ; 0.618      ;
; -0.468 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.187      ; 0.615      ;
; -0.335 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.311      ; 0.606      ;
; -0.329 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.315      ; 0.605      ;
; -0.223 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.307      ; 0.490      ;
; -0.051 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.412      ; 0.934      ;
; 0.253  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.408      ; 0.847      ;
; 0.271  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.478      ; 0.902      ;
; 0.392  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.412      ; 0.491      ;
; 0.412  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.410      ; 0.491      ;
; 0.419  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.410      ; 0.491      ;
; 0.608  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.408      ; 0.491      ;
; 0.727  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.413      ; 0.491      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.690 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; -0.001     ; 0.491      ;
; -0.690 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; -0.001     ; 0.491      ;
; -0.686 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; -0.001     ; 0.491      ;
; -0.686 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; -0.001     ; 0.491      ;
; -0.684 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.001      ; 0.491      ;
; -0.684 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.000      ; 0.491      ;
; -0.684 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.000      ; 0.491      ;
; -0.682 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.001      ; 0.491      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.602 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.844      ; 0.880      ;
; -0.578 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.624      ; 0.982      ;
; -0.571 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.641      ; 0.971      ;
; -0.454 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.744      ; 0.871      ;
; -0.440 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.773      ; 0.874      ;
; -0.436 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.802      ; 0.899      ;
; -0.426 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.745      ; 0.844      ;
; -0.221 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.775      ; 0.664      ;
; -0.184 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.801      ; 0.649      ;
; -0.180 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.788      ; 0.649      ;
; -0.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.791      ; 0.644      ;
; -0.087 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.789      ; 0.794      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.877 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.814      ; 2.291      ;
; -0.455 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.650      ; 2.539      ;
; -0.454 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.650      ; 2.540      ;
; -0.386 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.650      ; 2.608      ;
; -0.324 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.814      ; 2.344      ;
; -0.302 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.650      ; 2.702      ;
; -0.250 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.814      ; 2.918      ;
; -0.198 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.650      ; 2.806      ;
; -0.194 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 2.974      ;
; -0.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.814      ; 2.979      ;
; -0.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.650      ; 2.815      ;
; -0.160 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.816      ; 3.000      ;
; -0.135 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.813      ; 3.032      ;
; -0.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.038      ;
; -0.125 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.811      ; 3.040      ;
; -0.123 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.814      ; 3.035      ;
; -0.109 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.059      ;
; -0.086 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.082      ;
; -0.086 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 2.814      ; 3.082      ;
; -0.072 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.096      ;
; -0.071 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.097      ;
; -0.071 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.097      ;
; -0.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.813      ; 3.099      ;
; -0.056 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.112      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.116      ;
; -0.048 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.120      ;
; -0.046 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.122      ;
; -0.039 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.819      ; 3.134      ;
; -0.034 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.134      ;
; -0.006 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.824      ; 3.162      ;
; 0.009  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.805      ; 3.168      ;
; 0.041  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 2.814      ; 3.199      ;
; 0.045  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.814      ; 3.213      ;
; 0.053  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.814      ; 3.221      ;
; 0.067  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.813      ; 3.234      ;
; 0.067  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.813      ; 3.234      ;
; 0.067  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.813      ; 3.234      ;
; 0.067  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 2.813      ; 3.234      ;
; 0.069  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.650      ; 2.563      ;
; 0.070  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.650      ; 2.564      ;
; 0.087  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.162      ; 1.413      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.162      ; 1.421      ;
; 0.107  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.650      ; 2.601      ;
; 0.112  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.838      ; 3.304      ;
; 0.112  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.838      ; 3.304      ;
; 0.112  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.838      ; 3.304      ;
; 0.112  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.838      ; 3.304      ;
; 0.112  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.838      ; 3.304      ;
; 0.131  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.805      ; 3.290      ;
; 0.131  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.805      ; 3.290      ;
; 0.131  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.805      ; 3.290      ;
; 0.131  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 2.805      ; 3.290      ;
; 0.175  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.650      ; 2.679      ;
; 0.226  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.814      ; 2.894      ;
; 0.263  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 2.650      ; 2.767      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.511      ;
; 0.301  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.511      ;
; 0.301  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.511      ;
; 0.302  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.065      ; 0.511      ;
; 0.302  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.065      ; 0.511      ;
; 0.305  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 2.973      ;
; 0.308  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.519      ;
; 0.316  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.814      ; 2.974      ;
; 0.326  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.065      ; 0.535      ;
; 0.328  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.065      ; 0.537      ;
; 0.334  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.065      ; 0.543      ;
; 0.334  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.544      ;
; 0.335  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.545      ;
; 0.338  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.067      ; 0.549      ;
; 0.349  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.017      ;
; 0.360  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.570      ;
; 0.361  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; -0.500       ; 2.811      ; 3.026      ;
; 0.362  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.816      ; 3.022      ;
; 0.364  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.162      ; 1.690      ;
; 0.364  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.650      ; 2.858      ;
; 0.368  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.036      ;
; 0.389  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.057      ;
; 0.394  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.814      ; 3.052      ;
; 0.401  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.069      ;
; 0.401  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.069      ;
; 0.404  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.066      ; 0.614      ;
; 0.405  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.073      ;
; 0.410  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.078      ;
; 0.414  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.082      ;
; 0.417  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 2.824      ; 3.085      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.843 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.767      ; 0.454      ;
; -0.842 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.766      ; 0.454      ;
; -0.840 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.764      ; 0.454      ;
; -0.840 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.764      ; 0.454      ;
; -0.837 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.761      ; 0.454      ;
; -0.520 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.762      ; 0.772      ;
; -0.502 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.836      ; 0.864      ;
; -0.395 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.766      ; 0.901      ;
; -0.009 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.034      ; 0.545      ;
; 0.007  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.050      ; 0.577      ;
; 0.022  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.031      ; 0.573      ;
; 0.078  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.838      ; 0.436      ;
; 0.109  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.926      ; 0.555      ;
; 0.190  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.845      ; 0.555      ;
; 0.194  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.842      ; 0.556      ;
; 0.323  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.720      ; 0.563      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.296 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.496      ; 2.390      ;
; -0.227 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.379      ; 2.342      ;
; 0.182  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 2.379      ; 2.751      ;
; 0.183  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.496      ; 2.369      ;
; 0.287  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.379      ; 2.356      ;
; 0.633  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 2.379      ; 2.702      ;
; 1.700  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 0.900      ;
; 1.730  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 0.930      ;
; 1.736  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.213     ; 1.053      ;
; 1.749  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.213     ; 1.066      ;
; 1.875  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.213     ; 1.192      ;
; 1.974  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.174      ;
; 1.991  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.212     ; 1.309      ;
; 2.004  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.204      ;
; 2.049  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.249      ;
; 2.113  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.329     ; 1.314      ;
; 2.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.213     ; 1.440      ;
; 2.144  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.344      ;
; 2.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.018     ; 1.705      ;
; 2.320  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.018     ; 1.832      ;
; 2.326  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.526      ;
; 2.349  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.330     ; 1.549      ;
; 2.349  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.329     ; 1.550      ;
; 2.396  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.018     ; 1.908      ;
; 2.565  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.099      ; 2.194      ;
; 2.645  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.018     ; 2.157      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                             ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.222 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.807      ; 2.939      ;
; -0.159 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]   ; clk_i       ; 0.000        ; 2.835      ; 3.030      ;
; -0.128 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.095      ;
; -0.119 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.807      ; 3.042      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.812      ; 3.051      ;
; -0.070 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.807      ; 3.091      ;
; -0.064 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.161      ;
; -0.044 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.807      ; 3.117      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; -0.014 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.143      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.006  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg  ; clk_i       ; 0.000        ; 2.813      ; 3.173      ;
; 0.015  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.811      ; 3.170      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.110  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; clk_i       ; 0.000        ; 2.813      ; 3.267      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.193  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.871      ; 3.418      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.209  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout  ; clk_i       ; 0.000        ; 2.869      ; 3.432      ;
; 0.229  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][1]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 2.844      ; 3.257      ;
; 0.235  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 2.844      ; 3.263      ;
; 0.267  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]           ; clk_i       ; 0.000        ; 2.897      ; 3.518      ;
; 0.270  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 2.844      ; 3.298      ;
; 0.271  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][3]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 2.844      ; 3.299      ;
; 0.291  ; rst_ni                                                                                         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][2]                      ; rst_ni                                                                                    ; clk_i       ; 0.000        ; 2.844      ; 3.319      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[27]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[27]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[18]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[18]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12]                            ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][1]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[115][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[114][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[102][1]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[20][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[22][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[21][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[21][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][4]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][5]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][5]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][6]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][6]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[123][6]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[104][2]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[105][2]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][2]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[96][2]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[97][3]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][3]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[94][3]                       ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[120][3]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[121][3]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[117][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[117][3]                      ; clk_i                                                                                     ; clk_i       ; 0.000        ; 0.067      ; 0.511      ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.029 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.058      ; 0.617      ;
; 0.035 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.048      ; 0.613      ;
; 0.050 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.044      ; 0.624      ;
; 0.076 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.031      ; 0.637      ;
; 0.088 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.046      ; 0.664      ;
; 0.203 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.108      ; 0.841      ;
; 0.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.059      ; 0.855      ;
; 0.280 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 1.029      ; 0.839      ;
; 0.284 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.999      ; 0.813      ;
; 0.315 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.998      ; 0.843      ;
; 0.504 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.890      ; 0.924      ;
; 0.539 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.872      ; 0.941      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.250      ; 1.442      ;
; 0.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.269      ; 1.511      ;
; 0.315 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.159      ; 1.504      ;
; 0.341 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.253      ; 1.624      ;
; 0.357 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.122      ; 1.509      ;
; 0.357 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.287      ; 1.674      ;
; 0.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.677      ;
; 0.365 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.127      ; 1.522      ;
; 0.367 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.300      ; 1.697      ;
; 0.374 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.250      ; 1.654      ;
; 0.378 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.300      ; 1.708      ;
; 0.389 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.287      ; 1.706      ;
; 0.389 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.287      ; 1.706      ;
; 0.390 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.269      ; 1.689      ;
; 0.391 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.282      ; 1.703      ;
; 0.401 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.269      ; 1.700      ;
; 0.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.116      ; 1.567      ;
; 0.431 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.277      ; 1.738      ;
; 0.432 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.281      ; 1.743      ;
; 0.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.263      ; 1.731      ;
; 0.446 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.279      ; 1.755      ;
; 0.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.283      ; 1.762      ;
; 0.472 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.791      ;
; 0.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.277      ; 1.784      ;
; 0.477 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.277      ; 1.784      ;
; 0.480 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.159      ; 1.669      ;
; 0.480 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.281      ; 1.791      ;
; 0.480 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.281      ; 1.791      ;
; 0.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.261      ; 1.772      ;
; 0.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.802      ;
; 0.485 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.263      ; 1.778      ;
; 0.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.127      ; 1.663      ;
; 0.508 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.159      ; 1.697      ;
; 0.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.263      ; 1.807      ;
; 0.515 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.263      ; 1.808      ;
; 0.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.711      ;
; 0.523 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.714      ;
; 0.530 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.700      ;
; 0.531 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.116      ; 1.677      ;
; 0.543 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.734      ;
; 0.551 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.112      ; 1.693      ;
; 0.556 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.875      ;
; 0.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.163      ; 1.753      ;
; 0.562 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.127      ; 1.719      ;
; 0.571 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.279      ; 1.880      ;
; 0.571 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.116      ; 1.717      ;
; 0.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.283      ; 1.888      ;
; 0.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.745      ;
; 0.576 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.302      ; 1.908      ;
; 0.580 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.136      ; 1.746      ;
; 0.582 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.282      ; 1.894      ;
; 0.582 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.261      ; 1.873      ;
; 0.600 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.770      ;
; 0.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.142      ; 1.782      ;
; 0.613 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.932      ;
; 0.617 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.787      ;
; 0.622 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.138      ; 1.790      ;
; 0.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.289      ; 1.943      ;
; 0.625 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.250      ; 1.905      ;
; 0.630 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.279      ; 1.939      ;
; 0.633 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.803      ;
; 0.635 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.283      ; 1.948      ;
; 0.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.827      ;
; 0.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.250      ; 1.916      ;
; 0.637 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.280      ; 1.947      ;
; 0.637 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.136      ; 1.803      ;
; 0.640 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.276      ; 1.946      ;
; 0.643 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.138      ; 1.811      ;
; 0.645 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.269      ; 1.944      ;
; 0.646 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.269      ; 1.945      ;
; 0.646 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.266      ; 1.942      ;
; 0.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.270      ; 1.949      ;
; 0.650 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.136      ; 1.816      ;
; 0.660 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.851      ;
; 0.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.831      ;
; 0.665 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.138      ; 1.833      ;
; 0.669 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.839      ;
; 0.675 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.129      ; 1.834      ;
; 0.676 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.262      ; 1.968      ;
; 0.680 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.129      ; 1.839      ;
; 0.685 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.855      ;
; 0.697 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.276      ; 2.003      ;
; 0.699 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.142      ; 1.871      ;
; 0.700 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.134      ; 1.864      ;
; 0.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.138      ; 1.869      ;
; 0.703 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.266      ; 1.999      ;
; 0.706 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.270      ; 2.006      ;
; 0.708 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.276      ; 2.014      ;
; 0.712 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.261      ; 2.003      ;
; 0.713 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.266      ; 2.009      ;
; 0.714 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.266      ; 2.010      ;
; 0.717 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.270      ; 2.017      ;
; 0.722 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.161      ; 1.913      ;
; 0.723 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.282      ; 2.035      ;
; 0.725 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.112      ; 1.867      ;
; 0.729 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.253      ; 2.012      ;
; 0.730 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.163      ; 1.923      ;
; 0.739 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.140      ; 1.909      ;
; 0.740 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.151      ; 1.921      ;
; 0.740 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 1.253      ; 2.023      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rst_ni'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.348 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.096      ; 0.484      ;
; 0.636 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.193      ; 0.869      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.665 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.140     ; 0.545      ;
; 0.681 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.124     ; 0.577      ;
; 0.696 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.143     ; 0.573      ;
; 0.752 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.336     ; 0.436      ;
; 0.783 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.248     ; 0.555      ;
; 0.864 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.329     ; 0.555      ;
; 0.868 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.332     ; 0.556      ;
; 0.997 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.454     ; 0.563      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.704 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.220      ; 0.454      ;
; 0.704 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.220      ; 0.454      ;
; 0.705 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.219      ; 0.454      ;
; 0.705 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.219      ; 0.454      ;
; 0.705 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.219      ; 0.454      ;
; 0.705 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.219      ; 0.454      ;
; 0.706 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.218      ; 0.454      ;
; 0.706 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.218      ; 0.454      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.741 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 1.600      ;
; 0.799 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.729      ; 1.558      ;
; 0.802 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.844      ; 1.676      ;
; 0.821 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.736      ; 1.587      ;
; 0.886 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 1.725      ;
; 0.908 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.739      ; 1.677      ;
; 0.910 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 1.680      ;
; 0.932 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.811      ; 1.773      ;
; 0.942 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 1.801      ;
; 0.946 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 1.716      ;
; 0.947 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.815      ; 1.792      ;
; 0.967 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.736      ; 1.733      ;
; 0.980 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.815      ; 1.825      ;
; 0.991 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.782      ; 1.803      ;
; 1.006 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.782      ; 1.818      ;
; 1.014 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.806      ; 1.850      ;
; 1.047 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 1.906      ;
; 1.072 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.856      ; 1.958      ;
; 1.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.713      ; 1.842      ;
; 1.109 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.818      ; 1.957      ;
; 1.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 1.951      ;
; 1.113 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.971      ; 2.114      ;
; 1.129 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 1.968      ;
; 1.131 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.835      ; 1.996      ;
; 1.133 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.811      ; 1.974      ;
; 1.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.813      ; 1.978      ;
; 1.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.713      ; 1.905      ;
; 1.165 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.818      ; 2.013      ;
; 1.166 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.848      ; 2.044      ;
; 1.184 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.758      ; 1.972      ;
; 1.192 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.813      ; 2.035      ;
; 1.212 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 2.071      ;
; 1.220 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.878      ; 2.128      ;
; 1.228 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.846      ; 2.104      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.739      ; 2.024      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 2.114      ;
; 1.255 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.878      ; 2.163      ;
; 1.270 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.988      ; 2.288      ;
; 1.272 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.856      ; 2.158      ;
; 1.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.803      ; 2.108      ;
; 1.275 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[29][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.806      ; 2.111      ;
; 1.295 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.771      ; 2.096      ;
; 1.312 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.829      ; 2.171      ;
; 1.321 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.737      ; 2.088      ;
; 1.323 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.810      ; 2.163      ;
; 1.326 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.795      ; 2.151      ;
; 1.333 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.835      ; 2.198      ;
; 1.334 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.813      ; 2.177      ;
; 1.350 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.721      ; 2.101      ;
; 1.352 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.847      ; 2.229      ;
; 1.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.740      ; 2.128      ;
; 1.358 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.990      ; 2.378      ;
; 1.362 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.713      ; 2.105      ;
; 1.365 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.709      ; 2.104      ;
; 1.368 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.813      ; 2.211      ;
; 1.372 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.779      ; 2.181      ;
; 1.382 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[24][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.711      ; 2.123      ;
; 1.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.805      ; 2.219      ;
; 1.385 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.832      ; 2.247      ;
; 1.393 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.811      ; 2.234      ;
; 1.402 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.779      ; 2.211      ;
; 1.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.753      ; 2.193      ;
; 1.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.804      ; 2.244      ;
; 1.415 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.831      ; 2.276      ;
; 1.417 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.846      ; 2.293      ;
; 1.417 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.795      ; 2.242      ;
; 1.419 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.732      ; 2.181      ;
; 1.429 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.789      ; 2.248      ;
; 1.434 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.735      ; 2.199      ;
; 1.436 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.253      ;
; 1.442 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.827      ; 2.299      ;
; 1.443 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.840      ; 2.313      ;
; 1.456 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.693      ; 2.179      ;
; 1.463 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.843      ; 2.336      ;
; 1.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.832      ; 2.326      ;
; 1.464 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.704      ; 2.198      ;
; 1.472 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.788      ; 2.290      ;
; 1.473 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.729      ; 2.232      ;
; 1.473 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.988      ; 2.491      ;
; 1.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.295      ;
; 1.483 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.755      ; 2.268      ;
; 1.487 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 2.326      ;
; 1.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.732      ; 2.251      ;
; 1.490 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.797      ; 2.317      ;
; 1.492 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.812      ; 2.334      ;
; 1.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[43][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.803      ; 2.330      ;
; 1.502 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.810      ; 2.342      ;
; 1.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.802      ; 2.339      ;
; 1.507 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.814      ; 2.351      ;
; 1.508 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[7][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.787      ; 2.325      ;
; 1.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.812      ; 2.352      ;
; 1.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.847      ; 2.388      ;
; 1.512 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.801      ; 2.343      ;
; 1.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.823      ; 2.367      ;
; 1.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.835      ; 2.379      ;
; 1.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.809      ; 2.353      ;
; 1.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.704      ; 2.254      ;
; 1.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.713      ; 2.277      ;
; 1.534 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.813      ; 2.377      ;
; 1.538 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.817      ; 2.385      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.865 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.000        ; -0.845     ; 1.040      ;
; 2.326 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; -0.500       ; -1.337     ; 0.509      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_i'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.607      ;
; -3.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.607      ;
; -3.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.607      ;
; -3.659 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.607      ;
; -3.652 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 4.598      ;
; -3.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.586      ;
; -3.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.586      ;
; -3.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.586      ;
; -3.636 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.586      ;
; -3.629 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.577      ;
; -3.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.046     ; 4.556      ;
; -3.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.557      ;
; -3.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.557      ;
; -3.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.557      ;
; -3.607 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.045     ; 4.557      ;
; -3.600 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.548      ;
; -3.584 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 4.535      ;
; -3.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.523      ;
; -3.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.523      ;
; -3.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.523      ;
; -3.575 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.047     ; 4.523      ;
; -3.574 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.087     ; 4.482      ;
; -3.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 4.513      ;
; -3.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 4.513      ;
; -3.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 4.513      ;
; -3.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.477      ;
; -3.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.477      ;
; -3.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.477      ;
; -3.570 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.477      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.090     ; 4.473      ;
; -3.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 4.514      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.474      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.066     ; 4.494      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.474      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.066     ; 4.494      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.066     ; 4.494      ;
; -3.565 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.474      ;
; -3.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 4.492      ;
; -3.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 4.492      ;
; -3.564 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.067     ; 4.492      ;
; -3.561 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 4.518      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.558 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.061     ; 4.492      ;
; -3.555 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.044     ; 4.506      ;
; -3.551 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.085     ; 4.461      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.458      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.458      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.458      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.086     ; 4.458      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.052     ; 4.492      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.052     ; 4.492      ;
; -3.549 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.052     ; 4.492      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 4.477      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 4.477      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.065     ; 4.477      ;
; -3.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.088     ; 4.454      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.453      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 4.473      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.453      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 4.473      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.064     ; 4.473      ;
; -3.542 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.084     ; 4.453      ;
; -3.540 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.041     ; 4.494      ;
; -3.539 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 4.483      ;
; -3.539 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.051     ; 4.483      ;
; -3.538 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 4.497      ;
; -3.536 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 4.491      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.535 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.059     ; 4.471      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[7]   ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13] ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[6]   ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[10]  ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[24]  ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 4.476      ;
; -3.528 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17] ; clk_i        ; clk_i       ; 1.000        ; -0.049     ; 4.474      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                    ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.061 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.835      ; 3.287      ;
; 0.112  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.839      ; 3.283      ;
; 0.115  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.836      ; 3.309      ;
; 0.178  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.820      ; 3.235      ;
; 0.190  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.816      ; 3.329      ;
; 0.209  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.685      ; 3.167      ;
; 0.216  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.844      ; 3.215      ;
; 0.225  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.688      ; 3.269      ;
; 0.225  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.677      ; 3.258      ;
; 0.243  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.705      ; 3.264      ;
; 0.250  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.857      ; 3.196      ;
; 0.256  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.838      ; 3.285      ;
; 0.258  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.723      ; 3.271      ;
; 0.261  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.699      ; 3.239      ;
; 0.264  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.819      ; 3.258      ;
; 0.279  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.701      ; 3.229      ;
; 0.282  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.701      ; 3.225      ;
; 0.286  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.821      ; 3.238      ;
; 0.288  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.823      ; 3.244      ;
; 0.295  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.819      ; 3.226      ;
; 0.303  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.692      ; 3.195      ;
; 0.304  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.695      ; 3.213      ;
; 0.336  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.689      ; 3.039      ;
; 0.339  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.715      ; 3.170      ;
; 0.350  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.705      ; 3.178      ;
; 0.365  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.725      ; 3.164      ;
; 0.368  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.723      ; 3.164      ;
; 0.445  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.703      ; 3.197      ;
; 0.449  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 3.704      ; 3.195      ;
; 0.473  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.835      ; 3.253      ;
; 0.646  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.839      ; 3.249      ;
; 0.722  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.820      ; 3.191      ;
; 0.749  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.836      ; 3.175      ;
; 0.764  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.688      ; 3.230      ;
; 0.773  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.816      ; 3.246      ;
; 0.782  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.705      ; 3.225      ;
; 0.790  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.838      ; 3.251      ;
; 0.791  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.857      ; 3.155      ;
; 0.792  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.685      ; 3.084      ;
; 0.803  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.819      ; 3.219      ;
; 0.805  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.699      ; 3.195      ;
; 0.813  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.677      ; 3.170      ;
; 0.817  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.844      ; 3.114      ;
; 0.840  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.819      ; 3.181      ;
; 0.855  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.695      ; 3.162      ;
; 0.862  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.723      ; 3.167      ;
; 0.862  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.715      ; 3.147      ;
; 0.863  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.821      ; 3.161      ;
; 0.866  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.823      ; 3.166      ;
; 0.904  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.692      ; 3.094      ;
; 0.909  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.705      ; 3.119      ;
; 0.911  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.689      ; 2.964      ;
; 0.929  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.701      ; 3.079      ;
; 0.932  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.701      ; 3.075      ;
; 0.970  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.725      ; 3.059      ;
; 0.973  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.723      ; 3.059      ;
; 1.068  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.703      ; 3.074      ;
; 1.071  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 3.704      ; 3.073      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UARTCLK'                                                                                                                                                                                ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.007 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.553      ; 3.035      ;
; -0.007 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.553      ; 3.035      ;
; -0.007 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.553      ; 3.035      ;
; -0.007 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.553      ; 3.035      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; rst_ni       ; UARTCLK     ; 0.500        ; 2.709      ; 3.029      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; rst_ni       ; UARTCLK     ; 0.500        ; 2.709      ; 3.029      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.708      ; 3.028      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.712      ; 3.032      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.030      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.030      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.030      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.040      ;
; 0.155  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.719      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.029      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.029      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.029      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 2.716      ; 3.035      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 2.716      ; 3.035      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 2.716      ; 3.035      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 2.710      ; 3.029      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.156  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.720      ; 3.039      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.158  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 2.733      ; 3.050      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.159  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; rst_ni       ; UARTCLK     ; 0.500        ; 2.736      ; 3.052      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.500        ; 2.715      ; 3.027      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.721      ; 3.033      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.721      ; 3.033      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.725      ; 3.037      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][6]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.721      ; 3.033      ;
; 0.163  ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 2.726      ; 3.038      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                     ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.069 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.006      ; 2.967      ;
; -1.048 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.843      ; 2.825      ;
; -1.042 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.019      ; 3.007      ;
; -1.000 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.982      ; 3.012      ;
; -0.999 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.997      ; 3.028      ;
; -0.993 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.983      ; 3.020      ;
; -0.978 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.980      ; 3.032      ;
; -0.969 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.980      ; 3.041      ;
; -0.962 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.859      ; 2.927      ;
; -0.959 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.857      ; 2.928      ;
; -0.953 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.880      ; 2.957      ;
; -0.952 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.878      ; 2.956      ;
; -0.952 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.855      ; 2.933      ;
; -0.948 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.855      ; 2.937      ;
; -0.941 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.979      ; 3.068      ;
; -0.932 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 4.000      ; 3.098      ;
; -0.930 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.999      ; 3.099      ;
; -0.927 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.839      ; 2.942      ;
; -0.925 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.846      ; 2.951      ;
; -0.925 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.996      ; 3.101      ;
; -0.912 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.977      ; 3.095      ;
; -0.905 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.870      ; 2.995      ;
; -0.887 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.878      ; 3.021      ;
; -0.875 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.859      ; 3.014      ;
; -0.837 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.831      ; 3.024      ;
; -0.836 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.853      ; 3.047      ;
; -0.825 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.850      ; 3.055      ;
; -0.814 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.860      ; 3.076      ;
; -0.790 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 3.842      ; 3.082      ;
; -0.528 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.019      ; 3.021      ;
; -0.503 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.843      ; 2.870      ;
; -0.497 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.006      ; 3.039      ;
; -0.460 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.980      ; 3.050      ;
; -0.451 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.980      ; 3.059      ;
; -0.451 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.982      ; 3.061      ;
; -0.446 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.983      ; 3.067      ;
; -0.428 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.979      ; 3.081      ;
; -0.426 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 4.000      ; 3.104      ;
; -0.423 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.999      ; 3.106      ;
; -0.418 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.996      ; 3.108      ;
; -0.397 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.997      ; 3.130      ;
; -0.376 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.839      ; 2.993      ;
; -0.365 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.870      ; 3.035      ;
; -0.359 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.977      ; 3.148      ;
; -0.356 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.846      ; 3.020      ;
; -0.346 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.880      ; 3.064      ;
; -0.344 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.878      ; 3.064      ;
; -0.336 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.855      ; 3.049      ;
; -0.332 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.855      ; 3.053      ;
; -0.325 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.859      ; 3.064      ;
; -0.322 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.857      ; 3.065      ;
; -0.321 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.853      ; 3.062      ;
; -0.315 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.878      ; 3.093      ;
; -0.312 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.859      ; 3.077      ;
; -0.304 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.860      ; 3.086      ;
; -0.281 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.842      ; 3.091      ;
; -0.281 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.831      ; 3.080      ;
; -0.269 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 3.850      ; 3.111      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_i'                                                                                                                                                        ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.271 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]           ; rst_ni       ; clk_i       ; 0.000        ; 2.897      ; 2.810      ;
; -0.187 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]          ; rst_ni       ; clk_i       ; 0.000        ; 2.852      ; 2.849      ;
; -0.187 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[19]          ; rst_ni       ; clk_i       ; 0.000        ; 2.852      ; 2.849      ;
; -0.187 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[31]          ; rst_ni       ; clk_i       ; 0.000        ; 2.852      ; 2.849      ;
; -0.186 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.825      ; 2.823      ;
; -0.186 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.825      ; 2.823      ;
; -0.186 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en                           ; rst_ni       ; clk_i       ; 0.000        ; 2.825      ; 2.823      ;
; -0.186 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren                        ; rst_ni       ; clk_i       ; 0.000        ; 2.825      ; 2.823      ;
; -0.186 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren                         ; rst_ni       ; clk_i       ; 0.000        ; 2.825      ; 2.823      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.827      ; 2.826      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.827      ; 2.826      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.827      ; 2.826      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[25]          ; rst_ni       ; clk_i       ; 0.000        ; 2.855      ; 2.854      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[26]          ; rst_ni       ; clk_i       ; 0.000        ; 2.855      ; 2.854      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]          ; rst_ni       ; clk_i       ; 0.000        ; 2.855      ; 2.854      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[1]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.827      ; 2.826      ;
; -0.185 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.827      ; 2.826      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][4]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][4]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][27] ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][27]  ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][0]   ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][0]  ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][29] ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][29]  ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][30]  ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][30] ; rst_ni       ; clk_i       ; 0.000        ; 2.808      ; 2.808      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][6]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][7]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.816      ;
; -0.184 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]           ; rst_ni       ; clk_i       ; 0.000        ; 2.810      ; 2.810      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][4]     ; rst_ni       ; clk_i       ; 0.000        ; 2.810      ; 2.811      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[28]                    ; rst_ni       ; clk_i       ; 0.000        ; 2.805      ; 2.806      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[28]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.805      ; 2.806      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][5]     ; rst_ni       ; clk_i       ; 0.000        ; 2.810      ; 2.811      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][5]     ; rst_ni       ; clk_i       ; 0.000        ; 2.811      ; 2.812      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][5]     ; rst_ni       ; clk_i       ; 0.000        ; 2.811      ; 2.812      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][5]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][6]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][6]     ; rst_ni       ; clk_i       ; 0.000        ; 2.810      ; 2.811      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][6]     ; rst_ni       ; clk_i       ; 0.000        ; 2.810      ; 2.811      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[72][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.806      ; 2.807      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.806      ; 2.807      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.806      ; 2.807      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.811      ; 2.812      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][2]     ; rst_ni       ; clk_i       ; 0.000        ; 2.806      ; 2.807      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[18]                    ; rst_ni       ; clk_i       ; 0.000        ; 2.805      ; 2.806      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[18]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.805      ; 2.806      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][3]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][3]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.812      ; 2.813      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][0]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][7]     ; rst_ni       ; clk_i       ; 0.000        ; 2.811      ; 2.812      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][7]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][7]     ; rst_ni       ; clk_i       ; 0.000        ; 2.816      ; 2.817      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[23]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.805      ; 2.806      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[24]                    ; rst_ni       ; clk_i       ; 0.000        ; 2.804      ; 2.805      ;
; -0.183 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[24]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.804      ; 2.805      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[9]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[9]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[26]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[26]                    ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[8]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.182 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[8]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.802      ; 2.804      ;
; -0.178 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.837      ; 2.843      ;
; -0.178 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[7]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.837      ; 2.843      ;
; -0.178 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.837      ; 2.843      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]                        ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[0]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[54][3]     ; rst_ni       ; clk_i       ; 0.000        ; 2.820      ; 2.827      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][2]  ; rst_ni       ; clk_i       ; 0.000        ; 2.847      ; 2.854      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][2]  ; rst_ni       ; clk_i       ; 0.000        ; 2.847      ; 2.854      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[2]                     ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 2.840      ; 2.847      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[31][0]  ; rst_ni       ; clk_i       ; 0.000        ; 2.851      ; 2.858      ;
; -0.177 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[1]                        ; rst_ni       ; clk_i       ; 0.000        ; 2.832      ; 2.839      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[21]          ; rst_ni       ; clk_i       ; 0.000        ; 2.838      ; 2.846      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[15]                    ; rst_ni       ; clk_i       ; 0.000        ; 2.809      ; 2.817      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[20]          ; rst_ni       ; clk_i       ; 0.000        ; 2.838      ; 2.846      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]           ; rst_ni       ; clk_i       ; 0.000        ; 2.835      ; 2.843      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10]          ; rst_ni       ; clk_i       ; 0.000        ; 2.835      ; 2.843      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.820      ; 2.828      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[64][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.820      ; 2.828      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.820      ; 2.828      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[69][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.817      ; 2.825      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.820      ; 2.828      ;
; -0.176 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][1]     ; rst_ni       ; clk_i       ; 0.000        ; 2.814      ; 2.822      ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UARTCLK'                                                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.169 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.869      ; 2.884      ;
; -0.169 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.869      ; 2.884      ;
; -0.169 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.862      ; 2.877      ;
; -0.169 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 2.865      ; 2.880      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; rst_ni       ; UARTCLK     ; 0.000        ; 2.842      ; 2.858      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; rst_ni       ; UARTCLK     ; 0.000        ; 2.842      ; 2.858      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; rst_ni       ; UARTCLK     ; 0.000        ; 2.842      ; 2.858      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; rst_ni       ; UARTCLK     ; 0.000        ; 2.842      ; 2.858      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][2]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][2]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][3]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][3]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][1]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.168 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.000        ; 2.819      ; 2.836      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                          ; rst_ni       ; UARTCLK     ; 0.000        ; 2.805      ; 2.822      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 2.805      ; 2.822      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 2.805      ; 2.822      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 2.805      ; 2.822      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 2.805      ; 2.822      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.816      ; 2.833      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.813      ; 2.830      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.816      ; 2.833      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.829      ; 2.846      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.825      ; 2.842      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.810      ; 2.827      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.816      ; 2.833      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.830      ; 2.847      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.815      ; 2.832      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.817      ; 2.834      ;
; -0.167 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 2.814      ; 2.831      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rst_ni'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_ni ; Rise       ; rst_ni                                                                                                                   ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datad                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datad                                ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datac                                 ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datac                                ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.394 ; 0.394        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datac                                ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datac                                ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datac                                ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datac                                ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datac                                ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datac                                ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datac                                ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datac                                ;
; 0.595 ; 0.595        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datac                                ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datac                                ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datac                                ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datac                                ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datac                                ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datad                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.537 ; 0.537        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datac                              ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datac                              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datac                              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datad                              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datac                              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datac                              ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datac                              ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datac                              ;
; 0.491 ; 0.491        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datad                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.494 ; 0.494        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datad                              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datab                              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datab                              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datac                              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.505 ; 0.505        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datad                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.558 ; 0.558        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.460 ; 0.460        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.529 ; 0.529        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.560 ; 0.560        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; 2.782 ; 3.204 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; 2.012 ; 2.391 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 1.956 ; 2.300 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 2.012 ; 2.391 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 1.030 ; 1.163 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.264 ; 4.696 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.264 ; 4.696 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.230 ; 2.596 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.216 ; 2.629 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.065 ; 3.495 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.383 ; 2.813 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.568 ; 2.992 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.445 ; 2.886 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.312 ; 3.725 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; -1.189 ; -1.568 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; -0.712 ; -1.072 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.712 ; -1.072 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -1.236 ; -1.585 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.269 ; -0.320 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.109 ; -1.465 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.884 ; -3.291 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.109 ; -1.465 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.221 ; -1.621 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.902 ; -2.302 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.261 ; -1.672 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.567 ; -1.979 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.490 ; -1.911 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -2.127 ; -2.521 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.622  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.622  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 3.608  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 3.608  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.242  ; 7.227  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.906  ; 6.871  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.178  ; 7.140  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.087  ; 7.048  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.239  ; 7.220  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.558  ; 6.533  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.125  ; 7.092  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.987  ; 6.957  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.748  ; 6.730  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.000  ; 6.986  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.975  ; 6.952  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.242  ; 7.227  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.739  ; 6.759  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 8.894  ; 8.895  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.159  ; 4.300  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.159  ; 4.300  ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 7.680  ; 7.661  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 6.676  ; 6.646  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 6.491  ; 6.487  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 6.437  ; 6.414  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 6.672  ; 6.661  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 7.249  ; 7.191  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 7.476  ; 7.462  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 6.336  ; 6.303  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 7.326  ; 7.296  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 6.725  ; 6.776  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 7.551  ; 7.521  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 5.952  ; 5.942  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 7.253  ; 7.255  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 6.632  ; 6.607  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 6.423  ; 6.393  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 5.950  ; 5.947  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 6.381  ; 6.351  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 6.310  ; 6.263  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 6.386  ; 6.352  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 7.680  ; 7.661  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 6.581  ; 6.544  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 6.132  ; 6.101  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 6.381  ; 6.340  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 6.123  ; 6.091  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 6.122  ; 6.091  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 6.614  ; 6.587  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 5.949  ; 5.942  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 6.125  ; 6.095  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 6.641  ; 6.603  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 6.128  ; 6.108  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 6.542  ; 6.582  ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 7.251  ; 7.181  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 6.429  ; 6.428  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 6.179  ; 6.197  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 7.012  ; 6.963  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 6.936  ; 6.916  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 6.393  ; 6.390  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 6.393  ; 6.387  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 6.209  ; 6.226  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 7.251  ; 7.181  ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 9.285  ; 9.312  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 8.632  ; 8.678  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 8.234  ; 8.329  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 7.729  ; 7.804  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 7.230  ; 7.271  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 7.056  ; 7.075  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 8.145  ; 8.214  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 9.285  ; 9.312  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 7.930  ; 8.000  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 7.905  ; 7.851  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 7.006  ; 7.001  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 7.014  ; 7.009  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 8.057  ; 8.005  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 7.702  ; 7.739  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 7.142  ; 7.087  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 6.707  ; 6.751  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 7.084  ; 7.037  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 7.344  ; 7.287  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 7.495  ; 7.467  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 7.155  ; 7.128  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 6.734  ; 6.783  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 8.214  ; 8.233  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 7.158  ; 7.131  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 7.916  ; 7.934  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 8.283  ; 8.260  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 6.988  ; 7.012  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 7.701  ; 7.719  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 7.554  ; 7.600  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 7.716  ; 7.735  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 8.298  ; 8.286  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 7.175  ; 7.151  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 8.925  ; 8.926  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 6.831  ; 6.778  ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 9.215  ; 9.322  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 6.373  ; 6.354  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 8.081  ; 8.071  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 7.980  ; 7.994  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 6.933  ; 6.970  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 7.787  ; 7.796  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 6.838  ; 6.835  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 7.652  ; 7.676  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 7.323  ; 7.369  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 6.974  ; 6.936  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 8.434  ; 8.443  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 7.487  ; 7.473  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 9.191  ; 9.322  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 8.028  ; 8.031  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 9.215  ; 9.227  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 8.015  ; 8.046  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 7.558  ; 7.593  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 8.076  ; 8.108  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 8.142  ; 8.124  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 7.205  ; 7.208  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 8.396  ; 8.386  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 7.324  ; 7.270  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 7.144  ; 7.176  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 8.211  ; 8.176  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 8.471  ; 8.551  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 7.031  ; 7.057  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 8.202  ; 8.229  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 7.295  ; 7.376  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 8.229  ; 8.255  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 8.458  ; 8.488  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 7.240  ; 7.277  ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 12.576 ; 12.608 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 10.188 ; 10.232 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 10.355 ; 10.373 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 12.576 ; 12.608 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 9.229  ; 9.218  ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 10.620 ; 10.615 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 9.549  ; 9.511  ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 10.229 ; 10.208 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 11.952 ; 11.943 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 8.848  ; 8.889  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 7.092  ; 7.076  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 7.100  ; 7.041  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 6.909  ; 6.865  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 6.898  ; 6.855  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 6.479  ; 6.454  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 6.864  ; 6.823  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 8.848  ; 8.889  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 7.033  ; 7.022  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 6.831  ; 6.820  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 6.942  ; 6.913  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 7.278  ; 7.216  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 7.631  ; 7.605  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 6.514  ; 6.530  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 6.619  ; 6.645  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 6.875  ; 6.900  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 7.637  ; 7.605  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 7.123  ; 7.069  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 6.947  ; 6.913  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 7.422  ; 7.389  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 7.115  ; 7.060  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 6.583  ; 6.530  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 6.640  ; 6.600  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 6.829  ; 6.854  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 7.676  ; 7.643  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 7.678  ; 7.650  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 7.704  ; 7.656  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 7.913  ; 7.914  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 7.358  ; 7.299  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 7.313  ; 7.253  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 7.635  ; 7.650  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 6.928  ; 6.971  ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.195  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.195  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.220  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.220  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.507 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 3.507 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 3.493 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 3.493 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.327 ; 6.302 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.660 ; 6.626 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.920 ; 6.884 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.834 ; 6.796 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.979 ; 6.961 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.327 ; 6.302 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.870 ; 6.838 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.738 ; 6.708 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.503 ; 6.485 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.751 ; 6.737 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.725 ; 6.702 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.982 ; 6.968 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 6.500 ; 6.520 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 6.656 ; 6.584 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.046 ; 4.187 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.046 ; 4.187 ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 5.758 ; 5.750 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 6.455 ; 6.426 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 6.278 ; 6.274 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 6.227 ; 6.204 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 6.451 ; 6.440 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 7.005 ; 6.948 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 7.268 ; 7.255 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 6.128 ; 6.096 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 7.079 ; 7.050 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 6.501 ; 6.551 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 7.295 ; 7.266 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 5.760 ; 5.750 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 7.055 ; 7.057 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 6.414 ; 6.390 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 6.214 ; 6.185 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 5.758 ; 5.755 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 6.174 ; 6.144 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 6.104 ; 6.059 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 6.178 ; 6.145 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 7.463 ; 7.445 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 6.366 ; 6.330 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 5.933 ; 5.904 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 6.173 ; 6.133 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 5.923 ; 5.892 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 5.924 ; 5.894 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 6.396 ; 6.370 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 5.758 ; 5.751 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 5.927 ; 5.897 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 6.423 ; 6.386 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 5.931 ; 5.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 6.326 ; 6.365 ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 5.977 ; 5.994 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 6.217 ; 6.217 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 5.977 ; 5.994 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 6.778 ; 6.731 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 6.706 ; 6.687 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 6.183 ; 6.180 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 6.183 ; 6.176 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 6.007 ; 6.022 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 7.008 ; 6.941 ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 6.486 ; 6.527 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 8.377 ; 8.421 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 7.951 ; 8.042 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 7.465 ; 7.538 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 6.988 ; 7.026 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 6.820 ; 6.837 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 7.865 ; 7.930 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 8.961 ; 8.986 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 7.658 ; 7.725 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 7.637 ; 7.584 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 6.773 ; 6.767 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 6.781 ; 6.775 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 7.783 ; 7.731 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 7.443 ; 7.477 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 6.903 ; 6.849 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 6.486 ; 6.527 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 6.848 ; 6.802 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 7.096 ; 7.041 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 7.244 ; 7.216 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 6.915 ; 6.889 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 6.511 ; 6.558 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 7.933 ; 7.950 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 6.918 ; 6.891 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 7.645 ; 7.662 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 7.999 ; 7.976 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 6.755 ; 6.778 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 7.440 ; 7.457 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 7.299 ; 7.342 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 7.454 ; 7.472 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 8.014 ; 8.000 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 6.936 ; 6.912 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 8.656 ; 8.657 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 6.605 ; 6.553 ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 6.166 ; 6.147 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 6.166 ; 6.147 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 7.807 ; 7.796 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 7.706 ; 7.719 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 6.702 ; 6.736 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 7.523 ; 7.530 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 6.610 ; 6.607 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 7.392 ; 7.414 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 7.076 ; 7.119 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 6.741 ; 6.704 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 8.143 ; 8.151 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 7.235 ; 7.219 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 8.914 ; 9.040 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 7.753 ; 7.755 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 8.893 ; 8.904 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 7.740 ; 7.770 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 7.304 ; 7.337 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 7.801 ; 7.831 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 7.863 ; 7.844 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 6.964 ; 6.966 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 8.149 ; 8.141 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 7.078 ; 7.026 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 6.906 ; 6.936 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 7.931 ; 7.896 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 8.221 ; 8.298 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 6.798 ; 6.822 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 7.921 ; 7.947 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 7.051 ; 7.128 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 7.947 ; 7.972 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 8.167 ; 8.196 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 6.999 ; 7.034 ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 7.466 ; 7.448 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 8.814 ; 8.826 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 8.525 ; 8.487 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 9.826 ; 9.859 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 7.466 ; 7.483 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 8.626 ; 8.625 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 7.473 ; 7.448 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 8.337 ; 8.364 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 8.556 ; 8.567 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 6.267 ; 6.241 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 6.855 ; 6.839 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 6.864 ; 6.806 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 6.679 ; 6.636 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 6.670 ; 6.628 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 6.267 ; 6.241 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 6.636 ; 6.596 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 8.586 ; 8.626 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 6.798 ; 6.786 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 6.605 ; 6.594 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 6.710 ; 6.681 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 7.034 ; 6.973 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 7.373 ; 7.347 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 6.300 ; 6.314 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 6.400 ; 6.424 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 6.648 ; 6.670 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 7.378 ; 7.347 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 6.887 ; 6.833 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 6.717 ; 6.683 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 7.171 ; 7.139 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 6.878 ; 6.824 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 6.366 ; 6.314 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 6.420 ; 6.381 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 6.602 ; 6.626 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 7.416 ; 7.383 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 7.417 ; 7.389 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 7.442 ; 7.394 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 7.644 ; 7.644 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 7.111 ; 7.053 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 7.067 ; 7.009 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 7.376 ; 7.389 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 6.697 ; 6.736 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.057 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.057 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 4.080 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 4.080 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 9.728  ; 9.691  ; 10.124 ; 10.116 ;
; data_input[9] ; data_out[1] ; 9.124  ; 9.042  ; 9.510  ; 9.457  ;
; data_input[9] ; data_out[2] ; 10.734 ; 10.740 ; 11.100 ; 11.135 ;
; data_input[9] ; data_out[3] ; 8.678  ; 8.613  ; 9.050  ; 9.073  ;
; data_input[9] ; data_out[4] ; 10.468 ; 10.409 ; 10.866 ; 10.836 ;
; data_input[9] ; data_out[5] ; 9.458  ; 9.352  ; 9.852  ; 9.792  ;
; data_input[9] ; data_out[6] ; 10.156 ; 10.122 ; 10.552 ; 10.548 ;
; data_input[9] ; data_out[7] ; 10.642 ; 10.677 ; 11.102 ; 11.033 ;
+---------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 9.378  ; 9.342  ; 9.770  ; 9.762  ;
; data_input[9] ; data_out[1] ; 8.800  ; 8.721  ; 9.182  ; 9.131  ;
; data_input[9] ; data_out[2] ; 10.390 ; 10.395 ; 10.752 ; 10.785 ;
; data_input[9] ; data_out[3] ; 8.365  ; 8.311  ; 8.741  ; 8.741  ;
; data_input[9] ; data_out[4] ; 10.090 ; 10.032 ; 10.483 ; 10.453 ;
; data_input[9] ; data_out[5] ; 9.107  ; 9.012  ; 9.490  ; 9.426  ;
; data_input[9] ; data_out[6] ; 9.793  ; 9.759  ; 10.185 ; 10.179 ;
; data_input[9] ; data_out[7] ; 10.246 ; 10.270 ; 10.695 ; 10.626 ;
+---------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -7.909 ; -10122.274    ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -3.452 ; -101.549      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -2.090 ; -4.881        ;
; UARTCLK                                                                                                             ; -1.400 ; -267.921      ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; -1.359 ; -2.291        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -0.624 ; -12.951       ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -0.419 ; -2.144        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.278 ; -1.037        ;
; rst_ni                                                                                                              ; -0.232 ; -0.232        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.184 ; -1.458        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.093 ; -0.213        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; UARTCLK                                                                                                             ; -0.658 ; -8.826        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.491 ; -3.301        ;
; clk_i                                                                                                               ; -0.333 ; -8.316        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -0.262 ; -0.502        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -0.064 ; -0.116        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.027  ; 0.000         ;
; rst_ni                                                                                                              ; 0.209  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.368  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.421  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.531  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 1.206  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                            ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                   ; -2.065 ; -633.204      ;
; UARTCLK                                                                                 ; -0.139 ; -7.901        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.072  ; 0.000         ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                             ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                   ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------+--------+---------------+
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.803 ; -20.243       ;
; clk_i                                                                                   ; -0.217 ; -427.644      ;
; UARTCLK                                                                                 ; -0.146 ; -50.041       ;
+-----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_i                                                                                                               ; -3.000 ; -3462.993     ;
; UARTCLK                                                                                                             ; -3.000 ; -359.376      ;
; rst_ni                                                                                                              ; -3.000 ; -3.000        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0.321  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0.347  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.347  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 0.360  ; 0.000         ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 0.416  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0.420  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 0.424  ; 0.000         ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0.471  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_i'                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                         ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.909 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.883      ;
; -7.864 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.835      ;
; -7.679 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.651      ;
; -7.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.640      ;
; -7.539 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.515      ;
; -7.498 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.474      ;
; -7.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.467      ;
; -7.482 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.454      ;
; -7.481 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.455      ;
; -7.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.426      ;
; -7.448 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.422      ;
; -7.446 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.418      ;
; -7.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.413      ;
; -7.437 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.406      ;
; -7.436 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.407      ;
; -7.403 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.374      ;
; -7.401 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.370      ;
; -7.396 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.365      ;
; -7.359 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.335      ;
; -7.350 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.326      ;
; -7.348 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.324      ;
; -7.342 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.311      ;
; -7.329 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.303      ;
; -7.314 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.287      ;
; -7.309 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.283      ;
; -7.307 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.281      ;
; -7.305 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.278      ;
; -7.304 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.276      ;
; -7.303 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.276      ;
; -7.301 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.272      ;
; -7.301 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.273      ;
; -7.297 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 8.263      ;
; -7.284 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.255      ;
; -7.268 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.242      ;
; -7.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.233      ;
; -7.260 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.231      ;
; -7.259 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.228      ;
; -7.256 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.225      ;
; -7.252 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 8.222      ;
; -7.251 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.223      ;
; -7.244 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.211      ;
; -7.243 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.212      ;
; -7.226 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.198      ;
; -7.218 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.190      ;
; -7.216 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 8.186      ;
; -7.211 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 8.181      ;
; -7.210 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.179      ;
; -7.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 8.155      ;
; -7.208 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.175      ;
; -7.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 8.156      ;
; -7.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.170      ;
; -7.196 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.172      ;
; -7.195 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.167      ;
; -7.193 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 8.142      ;
; -7.181 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.150      ;
; -7.168 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.137      ;
; -7.167 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.011     ; 8.143      ;
; -7.152 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.126      ;
; -7.151 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.124      ;
; -7.150 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.119      ;
; -7.145 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.114      ;
; -7.132 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 8.079      ;
; -7.132 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.043     ; 8.076      ;
; -7.129 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.103      ;
; -7.123 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 8.089      ;
; -7.122 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.014     ; 8.095      ;
; -7.121 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en           ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.092      ;
; -7.121 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren         ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 8.072      ;
; -7.120 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.094      ;
; -7.118 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.092      ;
; -7.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.079      ;
; -7.112 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.083      ;
; -7.111 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.085      ;
; -7.110 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.081      ;
; -7.107 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.078      ;
; -7.104 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[4]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.023     ; 8.068      ;
; -7.103 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 8.050      ;
; -7.100 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rd_rs2_en     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 8.066      ;
; -7.099 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.071      ;
; -7.098 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.013     ; 8.072      ;
; -7.091 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.060      ;
; -7.082 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 8.033      ;
; -7.080 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.049      ;
; -7.077 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 8.049      ;
; -7.074 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 8.044      ;
; -7.071 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 8.041      ;
; -7.069 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 8.038      ;
; -7.069 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 8.016      ;
; -7.066 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_ld_en       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.033      ;
; -7.066 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.037      ;
; -7.063 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 8.030      ;
; -7.054 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[3]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 8.001      ;
; -7.053 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[1]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.016     ; 8.024      ;
; -7.041 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_addr[0]   ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 7.992      ;
; -7.035 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 8.001      ;
; -7.002 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.036     ; 7.953      ;
; -6.996 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 7.966      ;
; -6.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[1]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.027     ; 7.955      ;
; -6.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 7.944      ;
; -6.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 7.960      ;
+--------+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -3.452 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.324      ; 4.278      ;
; -3.449 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.324      ; 4.275      ;
; -3.410 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.326      ; 4.238      ;
; -3.393 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.220      ;
; -3.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.359      ; 4.242      ;
; -3.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.324      ; 4.199      ;
; -3.364 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.323      ; 4.189      ;
; -3.363 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.331      ; 4.196      ;
; -3.350 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.352      ; 4.206      ;
; -3.349 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.359      ; 4.212      ;
; -3.337 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.332      ; 4.177      ;
; -3.326 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.349      ; 4.177      ;
; -3.324 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.331      ; 4.157      ;
; -3.324 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.328      ; 4.154      ;
; -3.317 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.359      ; 4.180      ;
; -3.313 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.333      ; 4.148      ;
; -3.312 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.145      ;
; -3.304 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.349      ; 4.155      ;
; -3.302 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.324      ; 4.128      ;
; -3.301 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.342      ; 4.145      ;
; -3.300 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.349      ; 4.151      ;
; -3.296 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.123      ;
; -3.296 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.123      ;
; -3.289 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.329      ; 4.120      ;
; -3.286 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.334      ; 4.124      ;
; -3.283 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.334      ; 4.121      ;
; -3.270 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.401      ; 4.090      ;
; -3.266 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.332      ; 4.106      ;
; -3.262 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.344      ; 4.113      ;
; -3.257 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.084      ;
; -3.253 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.332      ; 4.093      ;
; -3.247 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.408      ; 4.074      ;
; -3.244 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.336      ; 4.084      ;
; -3.234 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[10]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.061      ;
; -3.227 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.335      ; 4.066      ;
; -3.222 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[18]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.333      ; 4.057      ;
; -3.221 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.277      ; 4.084      ;
; -3.218 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.277      ; 4.081      ;
; -3.217 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.049      ;
; -3.214 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.319      ; 4.032      ;
; -3.214 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.046      ;
; -3.209 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.328      ; 4.043      ;
; -3.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 4.092      ;
; -3.207 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.334      ; 4.045      ;
; -3.206 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.328      ; 4.040      ;
; -3.205 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 4.032      ;
; -3.203 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.312      ; 4.014      ;
; -3.200 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.312      ; 4.015      ;
; -3.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.329      ; 4.029      ;
; -3.198 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.333      ; 4.035      ;
; -3.197 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.341      ; 4.042      ;
; -3.194 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.331      ; 4.032      ;
; -3.194 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.294      ; 3.987      ;
; -3.191 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.331      ; 4.029      ;
; -3.191 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.294      ; 3.984      ;
; -3.188 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.383      ; 3.990      ;
; -3.185 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.383      ; 3.987      ;
; -3.184 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[60][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.279      ; 4.048      ;
; -3.184 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.319      ; 4.002      ;
; -3.183 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[16]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.326      ; 4.011      ;
; -3.180 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[4]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.354      ; 4.038      ;
; -3.179 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.279      ; 4.044      ;
; -3.178 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.378      ; 4.056      ;
; -3.177 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 4.062      ;
; -3.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.246      ; 4.003      ;
; -3.175 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.327      ; 4.009      ;
; -3.172 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.246      ; 4.000      ;
; -3.167 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.330      ; 4.003      ;
; -3.164 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[14]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 3.991      ;
; -3.162 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.278      ; 4.026      ;
; -3.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[17]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.341      ; 4.003      ;
; -3.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.338      ; 4.000      ;
; -3.158 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.326      ; 3.991      ;
; -3.152 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.319      ; 3.970      ;
; -3.152 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.333      ; 3.992      ;
; -3.152 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.296      ; 3.947      ;
; -3.151 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.344      ; 3.992      ;
; -3.150 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.331      ; 3.988      ;
; -3.150 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.329      ; 3.985      ;
; -3.148 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.285      ; 4.017      ;
; -3.147 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.277      ; 4.009      ;
; -3.147 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.343      ; 3.994      ;
; -3.146 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 3.950      ;
; -3.145 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.385      ; 4.030      ;
; -3.144 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.351      ; 4.002      ;
; -3.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.352      ; 4.003      ;
; -3.143 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[0]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.310      ; 3.956      ;
; -3.142 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.277      ; 4.005      ;
; -3.140 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.333      ; 3.973      ;
; -3.138 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.325      ; 3.970      ;
; -3.136 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[20]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.334      ; 3.974      ;
; -3.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.332      ; 3.974      ;
; -3.135 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.295      ; 3.929      ;
; -3.133 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.276      ; 3.995      ;
; -3.133 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[31]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.248      ; 3.963      ;
; -3.132 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.284      ; 4.002      ;
; -3.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[23]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.307      ; 3.945      ;
; -3.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[21]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.328      ; 3.964      ;
; -3.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[13]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.335      ; 3.969      ;
; -3.130 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[12]            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.000        ; 0.335      ; 3.969      ;
+--------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.090 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.068     ; 1.491      ;
; -1.887 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.068     ; 1.288      ;
; -1.867 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.068     ; 1.268      ;
; -1.858 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 1.024      ;
; -1.838 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 1.004      ;
; -1.706 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.302     ; 0.873      ;
; -1.634 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.800      ;
; -1.610 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.776      ;
; -1.490 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.005     ; 1.479      ;
; -1.301 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.302     ; 1.049      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.240     ; 0.933      ;
; -1.165 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.912      ;
; -1.161 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.068     ; 1.143      ;
; -1.096 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.239     ; 0.851      ;
; -1.082 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.829      ;
; -1.037 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.240     ; 0.791      ;
; -0.933 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.240     ; 0.687      ;
; -0.930 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.240     ; 0.684      ;
; -0.900 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.647      ;
; -0.873 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; -0.303     ; 0.620      ;
; -0.448 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 1.565      ; 1.607      ;
; -0.015 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 1.565      ; 1.755      ;
; 0.036  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 1.565      ; 1.623      ;
; 0.280  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.500        ; 1.628      ; 1.467      ;
; 0.389  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 1.565      ; 1.851      ;
; 0.618  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 1.000        ; 1.628      ; 1.629      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UARTCLK'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.400 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.325      ;
; -1.400 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.325      ;
; -1.400 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.325      ;
; -1.400 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.325      ;
; -1.375 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.300      ;
; -1.344 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.269      ;
; -1.344 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.269      ;
; -1.344 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.269      ;
; -1.344 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.269      ;
; -1.319 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.244      ;
; -1.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.254      ;
; -1.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.254      ;
; -1.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.254      ;
; -1.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.254      ;
; -1.313 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.254      ;
; -1.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.213      ;
; -1.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.213      ;
; -1.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.213      ;
; -1.288 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.213      ;
; -1.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.191      ;
; -1.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.191      ;
; -1.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.191      ;
; -1.266 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.191      ;
; -1.263 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.188      ;
; -1.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.198      ;
; -1.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.198      ;
; -1.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.198      ;
; -1.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.198      ;
; -1.257 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.198      ;
; -1.241 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.166      ;
; -1.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.157      ;
; -1.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.157      ;
; -1.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.157      ;
; -1.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.157      ;
; -1.228 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.155      ;
; -1.228 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.155      ;
; -1.228 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.155      ;
; -1.228 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.155      ;
; -1.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.149      ;
; -1.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.149      ;
; -1.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.149      ;
; -1.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.149      ;
; -1.207 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.132      ;
; -1.203 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 2.130      ;
; -1.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.142      ;
; -1.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.142      ;
; -1.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.142      ;
; -1.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.142      ;
; -1.201 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.142      ;
; -1.199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.124      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.120      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.120      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.120      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.120      ;
; -1.179 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.120      ;
; -1.171 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.037     ; 2.121      ;
; -1.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.091      ;
; -1.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.091      ;
; -1.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.091      ;
; -1.166 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.091      ;
; -1.155 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.080      ;
; -1.155 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.080      ;
; -1.155 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.080      ;
; -1.155 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.080      ;
; -1.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.086      ;
; -1.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.086      ;
; -1.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.086      ;
; -1.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.086      ;
; -1.145 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.086      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.066      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 2.084      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 2.084      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 2.084      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 2.084      ;
; -1.141 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.044     ; 2.084      ;
; -1.137 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.078      ;
; -1.137 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.078      ;
; -1.137 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.078      ;
; -1.137 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.078      ;
; -1.137 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.078      ;
; -1.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.062     ; 2.055      ;
; -1.086 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.040     ; 2.033      ;
; -1.084 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][0]       ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.067     ; 2.004      ;
; -1.084 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.043     ; 2.028      ;
; -1.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.020      ;
; -1.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.020      ;
; -1.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.020      ;
; -1.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.020      ;
; -1.079 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.020      ;
; -1.074 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 2.020      ;
; -1.073 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.038     ; 2.022      ;
; -1.070 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.041     ; 2.016      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.009      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.009      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.009      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.009      ;
; -1.068 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5] ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.046     ; 2.009      ;
; -1.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 1.989      ;
; -1.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 1.989      ;
; -1.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]    ; UARTCLK      ; UARTCLK     ; 1.000        ; -0.060     ; 1.989      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.359 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.500        ; -0.987     ; 0.359      ;
; -0.932 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 1.000        ; -0.707     ; 0.711      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.650      ; 1.754      ;
; -0.612 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.839      ;
; -0.610 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.650      ; 1.740      ;
; -0.600 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.739      ; 1.754      ;
; -0.600 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.739      ; 1.754      ;
; -0.597 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.745      ; 1.644      ;
; -0.591 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.736      ; 1.822      ;
; -0.579 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.746      ; 1.627      ;
; -0.572 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.799      ;
; -0.571 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.651      ; 1.702      ;
; -0.566 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.650      ; 1.696      ;
; -0.561 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.774      ;
; -0.560 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.773      ;
; -0.545 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.747      ; 1.707      ;
; -0.544 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.644      ; 1.742      ;
; -0.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.649      ; 1.658      ;
; -0.532 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.649      ; 1.658      ;
; -0.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.722      ; 1.744      ;
; -0.529 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.722      ; 1.744      ;
; -0.524 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.679      ;
; -0.514 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.748      ; 1.677      ;
; -0.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.665      ;
; -0.510 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.745      ; 1.557      ;
; -0.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.749      ; 1.653      ;
; -0.506 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.643      ; 1.703      ;
; -0.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.652      ; 1.717      ;
; -0.497 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.652      ; 1.717      ;
; -0.492 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.726      ; 1.711      ;
; -0.492 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.726      ; 1.711      ;
; -0.489 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.736      ; 1.720      ;
; -0.488 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.750      ; 1.636      ;
; -0.486 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.657      ; 1.620      ;
; -0.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.635      ; 1.667      ;
; -0.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.730      ; 1.701      ;
; -0.478 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.635      ; 1.667      ;
; -0.475 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.660      ; 1.703      ;
; -0.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.737      ; 1.513      ;
; -0.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.658      ; 1.609      ;
; -0.474 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.737      ; 1.513      ;
; -0.469 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.658      ; 1.681      ;
; -0.466 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.736      ; 1.697      ;
; -0.466 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.660      ; 1.694      ;
; -0.462 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.658      ; 1.674      ;
; -0.461 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.739      ; 1.615      ;
; -0.454 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.658      ; 1.589      ;
; -0.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.667      ; 1.675      ;
; -0.452 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.739      ; 1.606      ;
; -0.447 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.674      ;
; -0.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.672      ;
; -0.444 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.672      ;
; -0.441 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.748      ; 1.604      ;
; -0.440 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.668      ;
; -0.439 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.667      ;
; -0.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.725      ; 1.656      ;
; -0.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.747      ; 1.600      ;
; -0.438 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.725      ; 1.656      ;
; -0.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.643      ; 1.632      ;
; -0.435 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.662      ;
; -0.431 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.748      ; 1.672      ;
; -0.427 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.733      ; 1.653      ;
; -0.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.579      ;
; -0.424 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.745      ; 1.471      ;
; -0.423 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.661      ; 1.638      ;
; -0.423 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.667      ; 1.645      ;
; -0.423 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.733      ; 1.649      ;
; -0.422 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.748      ; 1.585      ;
; -0.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.759      ; 1.597      ;
; -0.420 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.650      ;
; -0.419 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.749      ; 1.566      ;
; -0.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.642      ; 1.540      ;
; -0.418 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.642      ; 1.540      ;
; -0.416 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.643      ; 1.613      ;
; -0.414 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.739      ; 1.568      ;
; -0.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.656      ; 1.622      ;
; -0.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.746      ; 1.461      ;
; -0.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.657      ; 1.547      ;
; -0.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.749      ; 1.655      ;
; -0.413 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.656      ; 1.622      ;
; -0.408 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.621      ;
; -0.408 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.638      ;
; -0.408 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.659      ; 1.621      ;
; -0.396 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.674      ; 1.628      ;
; -0.396 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.674      ; 1.628      ;
; -0.395 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.760      ; 1.572      ;
; -0.394 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.735      ; 1.622      ;
; -0.393 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.649      ; 1.519      ;
; -0.390 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.722      ; 1.605      ;
; -0.388 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.662      ; 1.604      ;
; -0.384 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.649      ; 1.510      ;
; -0.381 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.722      ; 1.596      ;
; -0.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.741      ; 1.518      ;
; -0.379 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.741      ; 1.518      ;
; -0.376 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.734      ; 1.530      ;
; -0.376 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.747      ; 1.538      ;
; -0.375 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.660      ; 1.683      ;
; -0.375 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.660      ; 1.683      ;
; -0.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.726      ; 1.519      ;
; -0.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.731      ; 1.597      ;
; -0.373 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.726      ; 1.519      ;
; -0.371 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 0.660      ; 1.599      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.419 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.358     ; 0.388      ;
; -0.357 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.357     ; 0.369      ;
; -0.302 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.360     ; 0.385      ;
; -0.297 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.429     ; 0.379      ;
; -0.268 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.542     ; 0.391      ;
; -0.193 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.470     ; 0.388      ;
; -0.188 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.467     ; 0.387      ;
; -0.120 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 1.000        ; -0.473     ; 0.312      ;
+--------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.278 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.283      ; 0.388      ;
; -0.216 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.284      ; 0.369      ;
; -0.161 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.281      ; 0.385      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.212      ; 0.379      ;
; -0.127 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.099      ; 0.391      ;
; -0.052 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.171      ; 0.388      ;
; -0.047 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.174      ; 0.387      ;
; 0.021  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.168      ; 0.312      ;
; 0.257  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.998      ; 0.582      ;
; 0.434  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 1.029      ; 0.583      ;
; 0.446  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.995      ; 0.529      ;
; 0.536  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.998      ; 0.300      ;
; 0.557  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.997      ; 0.300      ;
; 0.559  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.997      ; 0.300      ;
; 0.672  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.994      ; 0.300      ;
; 0.753  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; 0.500        ; 0.999      ; 0.300      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rst_ni'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.232 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.050     ; 0.589      ;
; 0.066  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 1.000        ; -0.099     ; 0.323      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.184 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.062      ; 0.300      ;
; -0.184 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.062      ; 0.300      ;
; -0.183 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.063      ; 0.300      ;
; -0.183 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.063      ; 0.300      ;
; -0.182 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.064      ; 0.300      ;
; -0.181 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.063      ; 0.300      ;
; -0.181 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.063      ; 0.300      ;
; -0.180 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; 0.500        ; 0.064      ; 0.300      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.093 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.657      ; 0.564      ;
; -0.062 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.519      ; 0.619      ;
; -0.058 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.531      ; 0.614      ;
; 0.004  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.588      ; 0.555      ;
; 0.009  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.605      ; 0.561      ;
; 0.010  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.621      ; 0.576      ;
; 0.023  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.589      ; 0.538      ;
; 0.164  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.604      ; 0.410      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.620      ; 0.404      ;
; 0.189  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.617      ; 0.400      ;
; 0.190  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.615      ; 0.402      ;
; 0.266  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0.500        ; 0.617      ; 0.489      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UARTCLK'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.658 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 1.867      ; 1.428      ;
; -0.423 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.757      ; 1.543      ;
; -0.408 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.757      ; 1.558      ;
; -0.407 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.757      ; 1.559      ;
; -0.398 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 1.757      ; 1.578      ;
; -0.355 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 1.867      ; 1.731      ;
; -0.321 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 1.757      ; 1.655      ;
; -0.316 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.770      ;
; -0.278 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.808      ;
; -0.274 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.812      ;
; -0.274 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.757      ; 1.692      ;
; -0.273 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.865      ; 1.811      ;
; -0.267 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.819      ;
; -0.265 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.867      ; 1.811      ;
; -0.260 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.826      ;
; -0.258 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.872      ; 1.823      ;
; -0.249 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.837      ;
; -0.248 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.838      ;
; -0.245 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.841      ;
; -0.242 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.844      ;
; -0.242 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.844      ;
; -0.235 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.867      ; 1.841      ;
; -0.226 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.860      ;
; -0.224 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.866      ; 1.861      ;
; -0.212 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.874      ;
; -0.207 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; 0.000        ; 1.867      ; 1.879      ;
; -0.189 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.861      ; 1.891      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK     ; -0.500       ; 1.867      ; 1.422      ;
; -0.158 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.867      ; 1.928      ;
; -0.157 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.877      ; 1.929      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.868      ; 1.931      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.868      ; 1.931      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.868      ; 1.931      ;
; -0.156 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.868      ; 1.931      ;
; -0.144 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK     ; 0.000        ; 1.867      ; 1.942      ;
; -0.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.878      ; 1.966      ;
; -0.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.878      ; 1.966      ;
; -0.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.878      ; 1.966      ;
; -0.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.878      ; 1.966      ;
; -0.131 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.878      ; 1.966      ;
; -0.130 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 1.867      ; 1.946      ;
; -0.122 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.866      ; 1.963      ;
; -0.108 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.871      ; 1.982      ;
; -0.091 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.831      ; 0.844      ;
; -0.082 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.831      ; 0.853      ;
; -0.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.861      ; 2.000      ;
; -0.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.861      ; 2.000      ;
; -0.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.861      ; 2.000      ;
; -0.080 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK     ; 0.000        ; 1.861      ; 2.000      ;
; 0.059  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.831      ; 0.994      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.095  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.944      ; 1.143      ;
; 0.122  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.831      ; 1.057      ;
; 0.122  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.941      ; 1.167      ;
; 0.156  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.945      ; 1.205      ;
; 0.171  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.940      ; 1.215      ;
; 0.171  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.940      ; 1.215      ;
; 0.175  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.941      ; 1.220      ;
; 0.176  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.941      ; 1.221      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                         ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                          ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.307      ;
; 0.186  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.314      ;
; 0.186  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.313      ;
; 0.188  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]                       ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.315      ;
; 0.196  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.324      ;
; 0.196  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.324      ;
; 0.200  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.328      ;
; 0.201  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.328      ;
; 0.214  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.044      ; 0.342      ;
; 0.223  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.947      ; 1.274      ;
; 0.223  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.947      ; 1.274      ;
; 0.223  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                    ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; 0.000        ; 0.947      ; 1.274      ;
; 0.229  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK     ; -0.500       ; 1.757      ; 1.695      ;
; 0.240  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]                             ; UARTCLK                                                                                                             ; UARTCLK     ; 0.000        ; 0.043      ; 0.367      ;
; 0.266  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[0]            ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                     ; clk_i                                                                                                               ; UARTCLK     ; 0.000        ; 0.066      ; 0.456      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.491 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.237      ; 0.276      ;
; -0.491 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.237      ; 0.276      ;
; -0.489 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.235      ; 0.276      ;
; -0.489 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.235      ; 0.276      ;
; -0.486 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.232      ; 0.276      ;
; -0.311 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.233      ; 0.452      ;
; -0.291 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.269      ; 0.508      ;
; -0.253 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; UARTCLK                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 1.237      ; 0.514      ;
; 0.154  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.650      ; 0.324      ;
; 0.157  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.662      ; 0.339      ;
; 0.167  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.648      ; 0.335      ;
; 0.212  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.527      ; 0.259      ;
; 0.239  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.573      ; 0.332      ;
; 0.276  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.533      ; 0.329      ;
; 0.281  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.529      ; 0.330      ;
; 0.357  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; -0.500       ; 0.458      ; 0.335      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_i'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.333 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.863      ; 1.749      ;
; -0.264 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 1.863      ;
; -0.247 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.867      ; 1.829      ;
; -0.235 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.863      ; 1.847      ;
; -0.221 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                            ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i       ; 0.000        ; 1.870      ; 1.868      ;
; -0.211 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.863      ; 1.871      ;
; -0.204 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 1.925      ;
; -0.185 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.863      ; 1.897      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.164 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i       ; 0.000        ; 1.866      ; 1.921      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.147 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.868      ; 1.930      ;
; -0.120 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.955      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.117 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i       ; 0.000        ; 1.866      ; 1.958      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.105 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.910      ; 2.024      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.099 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i       ; 0.000        ; 1.908      ; 2.028      ;
; -0.058 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]                             ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i       ; 0.000        ; 1.919      ; 2.080      ;
; 0.030  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.038      ;
; 0.042  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][1]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.050      ;
; 0.068  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.076      ;
; 0.070  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][3]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.078      ;
; 0.075  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][5]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.083      ;
; 0.076  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][6]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.084      ;
; 0.085  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][2]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.093      ;
; 0.092  ; rst_ni                                                                                                              ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][4]                      ; rst_ni                                                                                                              ; clk_i       ; 0.000        ; 1.884      ; 2.100      ;
; 0.107  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][3]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.877      ; 2.203      ;
; 0.107  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][4]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.877      ; 2.203      ;
; 0.107  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][5]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.877      ; 2.203      ;
; 0.107  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][2]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.877      ; 2.203      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][3]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][4]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][5]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][8]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][9]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][7]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.116  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][10]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.889      ; 2.224      ;
; 0.122  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][9]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.887      ; 2.228      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][2]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.886      ; 2.228      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][1]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.886      ; 2.228      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][6]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.886      ; 2.228      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][0]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.886      ; 2.228      ;
; 0.123  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][11]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.886      ; 2.228      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][3]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][4]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][5]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][2]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][1]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][8]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][9]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][6]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][7]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][0]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][10]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.127  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][11]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.870      ; 2.216      ;
; 0.132  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4]        ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i       ; 0.000        ; 1.881      ; 2.232      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                                              ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.262 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 1.629      ; 1.482      ;
; -0.240 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 1.695      ; 1.570      ;
; 0.031  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; 0.000        ; 1.629      ; 1.775      ;
; 0.102  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 1.695      ; 1.412      ;
; 0.132  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 1.629      ; 1.376      ;
; 0.426  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 1.629      ; 1.670      ;
; 1.180  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.542      ;
; 1.184  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.102     ; 0.612      ;
; 1.189  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.551      ;
; 1.212  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.102     ; 0.640      ;
; 1.286  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.102     ; 0.714      ;
; 1.317  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.101     ; 0.746      ;
; 1.359  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.721      ;
; 1.367  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.729      ;
; 1.391  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.753      ;
; 1.418  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.058      ; 1.006      ;
; 1.423  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.167     ; 0.786      ;
; 1.442  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.804      ;
; 1.443  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.102     ; 0.871      ;
; 1.542  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.167     ; 0.905      ;
; 1.543  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.905      ;
; 1.544  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.058      ; 1.132      ;
; 1.552  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; -0.168     ; 0.914      ;
; 1.568  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.058      ; 1.156      ;
; 1.644  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.124      ; 1.298      ;
; 1.746  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ; clk_i                                                                                     ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; -0.500       ; 0.058      ; 1.334      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.064 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.907      ; 0.873      ;
; -0.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 0.899      ;
; 0.011  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.934      ; 0.975      ;
; 0.012  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.933      ; 0.975      ;
; 0.024  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.859      ; 0.913      ;
; 0.040  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.940      ; 1.010      ;
; 0.044  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 0.995      ;
; 0.048  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.907      ; 0.985      ;
; 0.050  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.835      ; 0.915      ;
; 0.050  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.940      ; 1.020      ;
; 0.054  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.906      ; 0.990      ;
; 0.059  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.827      ; 0.916      ;
; 0.060  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.020      ;
; 0.062  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.927      ; 1.019      ;
; 0.063  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.023      ;
; 0.063  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.926      ; 1.019      ;
; 0.064  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.929      ; 1.023      ;
; 0.066  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.829      ; 0.925      ;
; 0.088  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.859      ; 0.977      ;
; 0.088  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.934      ; 1.052      ;
; 0.094  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 1.045      ;
; 0.095  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.916      ; 1.041      ;
; 0.096  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.933      ; 1.059      ;
; 0.100  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.933      ; 1.063      ;
; 0.102  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.915      ; 1.047      ;
; 0.109  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.835      ; 0.974      ;
; 0.116  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.916      ; 1.062      ;
; 0.117  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.860      ; 1.007      ;
; 0.118  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.861      ; 1.009      ;
; 0.120  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.859      ; 1.009      ;
; 0.120  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.916      ; 1.066      ;
; 0.128  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.915      ; 1.073      ;
; 0.130  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.829      ; 0.989      ;
; 0.131  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.006      ;
; 0.131  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.934      ; 1.095      ;
; 0.136  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.862      ; 1.028      ;
; 0.143  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.018      ;
; 0.145  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.927      ; 1.102      ;
; 0.148  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.826      ; 1.004      ;
; 0.149  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.109      ;
; 0.159  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.835      ; 1.024      ;
; 0.159  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.941      ; 1.130      ;
; 0.159  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.915      ; 1.104      ;
; 0.160  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.120      ;
; 0.164  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.038      ;
; 0.164  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.926      ; 1.120      ;
; 0.165  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.929      ; 1.124      ;
; 0.172  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.926      ; 1.128      ;
; 0.173  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.929      ; 1.132      ;
; 0.175  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.049      ;
; 0.180  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.829      ; 1.039      ;
; 0.181  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.056      ;
; 0.186  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.861      ; 1.077      ;
; 0.187  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.932      ; 1.149      ;
; 0.189  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.064      ;
; 0.189  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.907      ; 1.126      ;
; 0.190  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.064      ;
; 0.199  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.074      ;
; 0.200  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.074      ;
; 0.200  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.932      ; 1.162      ;
; 0.205  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.843      ; 1.078      ;
; 0.209  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.084      ;
; 0.212  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.086      ;
; 0.213  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.087      ;
; 0.214  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.860      ; 1.104      ;
; 0.216  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.090      ;
; 0.222  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.837      ; 1.089      ;
; 0.225  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.927      ; 1.182      ;
; 0.229  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.925      ; 1.184      ;
; 0.229  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.189      ;
; 0.233  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.914      ; 1.177      ;
; 0.234  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.918      ; 1.182      ;
; 0.235  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 1.186      ;
; 0.235  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.862      ; 1.127      ;
; 0.235  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.837      ; 1.102      ;
; 0.236  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.841      ; 1.107      ;
; 0.236  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.861      ; 1.127      ;
; 0.237  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[9]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 1.188      ;
; 0.237  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.932      ; 1.199      ;
; 0.238  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.929      ; 1.197      ;
; 0.239  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.907      ; 1.176      ;
; 0.242  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[11] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 1.193      ;
; 0.242  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.925      ; 1.197      ;
; 0.242  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.930      ; 1.202      ;
; 0.247  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.852      ; 1.129      ;
; 0.247  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.918      ; 1.195      ;
; 0.248  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[8]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.921      ; 1.199      ;
; 0.250  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.125      ;
; 0.250  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.124      ;
; 0.251  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.844      ; 1.125      ;
; 0.253  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.826      ; 1.109      ;
; 0.256  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.916      ; 1.202      ;
; 0.256  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.845      ; 1.131      ;
; 0.262  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.846      ; 1.138      ;
; 0.264  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.910      ; 1.204      ;
; 0.267  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.914      ; 1.211      ;
; 0.268  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.860      ; 1.158      ;
; 0.270  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.841      ; 1.141      ;
; 0.272  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[12] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.837      ; 1.139      ;
; 0.273  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[10] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 0.907      ; 1.210      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.027 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.792      ; 0.349      ;
; 0.030 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.795      ; 0.355      ;
; 0.035 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.790      ; 0.355      ;
; 0.054 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.778      ; 0.362      ;
; 0.076 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.792      ; 0.398      ;
; 0.123 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.836      ; 0.489      ;
; 0.168 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.796      ; 0.494      ;
; 0.178 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.779      ; 0.487      ;
; 0.184 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.762      ; 0.476      ;
; 0.193 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.762      ; 0.485      ;
; 0.307 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.702      ; 0.539      ;
; 0.326 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ; UARTCLK      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.500       ; 0.689      ; 0.545      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rst_ni'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.209 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.034      ; 0.283      ;
; 0.388 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ; UARTCLK      ; rst_ni      ; 0.000        ; 0.086      ; 0.514      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                  ; Launch Clock                                                                                        ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.368 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.064     ; 0.324      ;
; 0.371 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.052     ; 0.339      ;
; 0.381 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.066     ; 0.335      ;
; 0.426 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.187     ; 0.259      ;
; 0.453 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.141     ; 0.332      ;
; 0.490 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.181     ; 0.329      ;
; 0.495 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.185     ; 0.330      ;
; 0.571 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; 0.000        ; -0.256     ; 0.335      ;
+-------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                     ; Launch Clock ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.421 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.497      ; 0.948      ;
; 0.445 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.513      ; 0.988      ;
; 0.447 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.440      ; 0.917      ;
; 0.453 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.450      ; 0.933      ;
; 0.494 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.484      ; 1.008      ;
; 0.511 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.454      ; 0.995      ;
; 0.517 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.451      ; 0.998      ;
; 0.520 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.494      ; 1.044      ;
; 0.531 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.497      ; 1.058      ;
; 0.531 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.454      ; 1.015      ;
; 0.538 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.450      ; 1.018      ;
; 0.544 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.497      ; 1.071      ;
; 0.547 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.497      ; 1.074      ;
; 0.568 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.468      ; 1.066      ;
; 0.573 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.468      ; 1.071      ;
; 0.586 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.511      ; 1.127      ;
; 0.598 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.477      ; 1.105      ;
; 0.605 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.524      ; 1.159      ;
; 0.618 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.425      ; 1.073      ;
; 0.624 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.502      ; 1.156      ;
; 0.635 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.507      ; 1.172      ;
; 0.642 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.502      ; 1.174      ;
; 0.644 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.494      ; 1.168      ;
; 0.649 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.482      ; 1.161      ;
; 0.655 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.482      ; 1.167      ;
; 0.658 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.485      ; 1.173      ;
; 0.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.438      ; 1.129      ;
; 0.661 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[5]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.518      ; 1.209      ;
; 0.668 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.472      ; 1.170      ;
; 0.671 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.572      ; 1.273      ;
; 0.672 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.496      ; 1.198      ;
; 0.679 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.517      ; 1.226      ;
; 0.698 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.511      ; 1.239      ;
; 0.701 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.451      ; 1.182      ;
; 0.703 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.546      ; 1.279      ;
; 0.721 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.501      ; 1.252      ;
; 0.721 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.546      ; 1.297      ;
; 0.727 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.524      ; 1.281      ;
; 0.728 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.588      ; 1.346      ;
; 0.735 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.484      ; 1.249      ;
; 0.749 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[29][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.477      ; 1.256      ;
; 0.750 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.507      ; 1.287      ;
; 0.752 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.446      ; 1.228      ;
; 0.758 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.446      ; 1.234      ;
; 0.761 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.496      ; 1.287      ;
; 0.761 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.479      ; 1.270      ;
; 0.767 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.518      ; 1.315      ;
; 0.770 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.453      ; 1.253      ;
; 0.775 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.501      ; 1.306      ;
; 0.777 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.501      ; 1.308      ;
; 0.783 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.438      ; 1.251      ;
; 0.785 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.457      ; 1.272      ;
; 0.785 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[24][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.423      ; 1.238      ;
; 0.786 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[12][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.466      ; 1.282      ;
; 0.788 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.465      ; 1.283      ;
; 0.793 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.504      ; 1.327      ;
; 0.794 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[35][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.501      ; 1.325      ;
; 0.795 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.517      ; 1.342      ;
; 0.801 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.589      ; 1.420      ;
; 0.804 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[38][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.476      ; 1.310      ;
; 0.805 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.500      ; 1.335      ;
; 0.810 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.486      ; 1.326      ;
; 0.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.481      ; 1.325      ;
; 0.814 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[10][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.474      ; 1.318      ;
; 0.818 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][5]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.475      ; 1.323      ;
; 0.819 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[20][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.444      ; 1.293      ;
; 0.819 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.479      ; 1.328      ;
; 0.820 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.422      ; 1.272      ;
; 0.824 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[11]               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.466      ; 1.320      ;
; 0.825 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.445      ; 1.300      ;
; 0.830 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[16][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.502      ; 1.362      ;
; 0.835 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][3]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.420      ; 1.285      ;
; 0.837 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.496      ; 1.363      ;
; 0.841 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.503      ; 1.374      ;
; 0.842 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.588      ; 1.460      ;
; 0.845 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[17][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.496      ; 1.371      ;
; 0.846 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.515      ; 1.391      ;
; 0.848 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[6]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.467      ; 1.345      ;
; 0.851 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.508      ; 1.389      ;
; 0.852 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][6]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.418      ; 1.300      ;
; 0.853 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]                ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.507      ; 1.390      ;
; 0.855 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[9][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.480      ; 1.365      ;
; 0.857 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[43][2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.484      ; 1.371      ;
; 0.858 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.442      ; 1.330      ;
; 0.861 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.440      ; 1.331      ;
; 0.862 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[11][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.474      ; 1.366      ;
; 0.865 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][4]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.494      ; 1.389      ;
; 0.866 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.519      ; 1.415      ;
; 0.866 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[5][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.472      ; 1.368      ;
; 0.869 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.418      ; 1.317      ;
; 0.872 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.497      ; 1.399      ;
; 0.872 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[1][7]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.495      ; 1.397      ;
; 0.876 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[28][6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.425      ; 1.331      ;
; 0.876 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[7][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.472      ; 1.378      ;
; 0.876 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[34][7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.476      ; 1.382      ;
; 0.878 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[25][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.482      ; 1.390      ;
; 0.881 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.488      ; 1.399      ;
; 0.883 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[39][0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.508      ; 1.421      ;
; 0.883 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[27][5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.480      ; 1.393      ;
; 0.888 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[8][2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; clk_i        ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 0.000        ; 0.453      ; 1.371      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                ; Launch Clock ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.531 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.215      ; 0.276      ;
; 0.531 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.215      ; 0.276      ;
; 0.532 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.214      ; 0.276      ;
; 0.532 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.214      ; 0.276      ;
; 0.532 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.214      ; 0.276      ;
; 0.532 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.214      ; 0.276      ;
; 0.533 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.213      ; 0.276      ;
; 0.533 ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; -0.500       ; 0.213      ; 0.276      ;
+-------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                              ; Launch Clock ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.206 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; 0.000        ; -0.608     ; 0.618      ;
; 1.686 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ; clk_i        ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; -0.500       ; -0.899     ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_i'                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.065 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.023     ; 3.029      ;
; -2.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 3.021      ;
; -2.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 3.021      ;
; -2.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 3.021      ;
; -2.055 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 3.021      ;
; -2.052 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 3.018      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 3.010      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 3.010      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 3.010      ;
; -2.042 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 3.010      ;
; -2.030 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 2.996      ;
; -2.020 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 2.988      ;
; -2.020 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 2.988      ;
; -2.020 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 2.988      ;
; -2.020 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.019     ; 2.988      ;
; -2.018 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.023     ; 2.982      ;
; -2.017 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 2.984      ;
; -2.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 2.974      ;
; -2.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[27] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 2.974      ;
; -2.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 2.974      ;
; -2.008 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.021     ; 2.974      ;
; -2.004 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 2.973      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.930      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.946      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.930      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.946      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.946      ;
; -1.999 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.930      ;
; -1.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.926      ;
; -1.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.926      ;
; -1.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.926      ;
; -1.997 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.926      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.029     ; 2.953      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.029     ; 2.953      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.029     ; 2.953      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.995 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.060     ; 2.922      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.992 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.037     ; 2.942      ;
; -1.990 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.937      ;
; -1.990 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.937      ;
; -1.990 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.050     ; 2.927      ;
; -1.990 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.040     ; 2.937      ;
; -1.987 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.006     ; 2.968      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[16] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 2.919      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[28]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.935      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[10] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 2.919      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[18] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.935      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.935      ;
; -1.986 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[15] ; clk_i        ; clk_i       ; 1.000        ; -0.054     ; 2.919      ;
; -1.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[13]  ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.915      ;
; -1.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[11] ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.915      ;
; -1.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[20]  ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.915      ;
; -1.984 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[16]  ; clk_i        ; clk_i       ; 1.000        ; -0.056     ; 2.915      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[2]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.018     ; 2.951      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[1]    ; clk_i        ; clk_i       ; 1.000        ; -0.027     ; 2.942      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[2]   ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[21]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[25] ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.027     ; 2.942      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[5]  ; clk_i        ; clk_i       ; 1.000        ; -0.027     ; 2.942      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[26] ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[22]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[31]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.982 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[19]  ; clk_i        ; clk_i       ; 1.000        ; -0.058     ; 2.911      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.017     ; 2.949      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_wb_en[0]     ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[9]  ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[5]   ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[29]  ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[14]  ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[15]  ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.979 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[0]   ; clk_i        ; clk_i       ; 1.000        ; -0.035     ; 2.931      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.926      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[1]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.926      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[7]    ; clk_i        ; clk_i       ; 1.000        ; -0.048     ; 2.916      ;
; -1.977 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[3]  ; clk_i        ; clk_i       ; 1.000        ; -0.038     ; 2.926      ;
; -1.974 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_br        ; clk_i        ; clk_i       ; 1.000        ; -0.004     ; 2.957      ;
; -1.973 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[29] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 2.945      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[7]   ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rs2_data[13] ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[8]   ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[6]   ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[10]  ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_pc_four[24]  ; clk_i        ; clk_i       ; 1.000        ; -0.026     ; 2.931      ;
; -1.970 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28] ; clk_i        ; clk_i       ; 1.000        ; -0.020     ; 2.937      ;
; -1.966 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_addr[0]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[30] ; clk_i        ; clk_i       ; 1.000        ; -0.015     ; 2.938      ;
; -1.964 ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_rd_addr[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[19] ; clk_i        ; clk_i       ; 1.000        ; -0.024     ; 2.927      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UARTCLK'                                                                                                                                                                                ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.139 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.690      ; 2.296      ;
; -0.139 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.690      ; 2.296      ;
; -0.139 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.690      ; 2.296      ;
; -0.139 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.690      ; 2.296      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.029 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]                       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.805      ; 2.301      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx            ; rst_ni       ; UARTCLK     ; 0.500        ; 1.795      ; 2.290      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling           ; rst_ni       ; UARTCLK     ; 0.500        ; 1.795      ; 2.290      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[10]      ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[8]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[9]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[11]      ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[5]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[7]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[6]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[3]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[1]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[2]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.808      ; 2.303      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.794      ; 2.289      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.798      ; 2.293      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]                     ; rst_ni       ; UARTCLK     ; 0.500        ; 1.801      ; 2.296      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.291      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 1.801      ; 2.296      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                              ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.291      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.291      ;
; -0.028 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]                    ; rst_ni       ; UARTCLK     ; 0.500        ; 1.801      ; 2.296      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[4]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]                          ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.300      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.290      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.290      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.290      ;
; -0.027 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.796      ; 2.290      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.299      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.299      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.299      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.299      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.836      ; 2.326      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.836      ; 2.326      ;
; -0.023 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.500        ; 1.799      ; 2.288      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.828      ; 2.317      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.806      ; 2.295      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]                             ; rst_ni       ; UARTCLK     ; 0.500        ; 1.834      ; 2.323      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                               ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.809      ; 2.298      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
; -0.022 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.500        ; 1.810      ; 2.299      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                   ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.072 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.608      ; 2.338      ;
; 0.175 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.612      ; 2.335      ;
; 0.189 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.610      ; 2.336      ;
; 0.203 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.597      ; 2.314      ;
; 0.238 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.513      ; 2.255      ;
; 0.252 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.593      ; 2.334      ;
; 0.256 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.521      ; 2.319      ;
; 0.257 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.531      ; 2.328      ;
; 0.262 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.527      ; 2.318      ;
; 0.266 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.615      ; 2.265      ;
; 0.267 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.596      ; 2.322      ;
; 0.268 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.622      ; 2.271      ;
; 0.268 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.611      ; 2.336      ;
; 0.275 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.506      ; 2.285      ;
; 0.285 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.597      ; 2.305      ;
; 0.291 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.598      ; 2.302      ;
; 0.291 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.598      ; 2.298      ;
; 0.304 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.530      ; 2.280      ;
; 0.308 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.530      ; 2.277      ;
; 0.311 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.545      ; 2.288      ;
; 0.322 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.523      ; 2.269      ;
; 0.336 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.524      ; 2.242      ;
; 0.340 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.538      ; 2.252      ;
; 0.343 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.520      ; 2.154      ;
; 0.357 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.547      ; 2.245      ;
; 0.358 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.545      ; 2.245      ;
; 0.361 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.530      ; 2.238      ;
; 0.417 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.529      ; 2.260      ;
; 0.420 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.500        ; 2.531      ; 2.259      ;
; 0.734 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.608      ; 2.176      ;
; 0.837 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.612      ; 2.173      ;
; 0.884 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.597      ; 2.133      ;
; 0.915 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.610      ; 2.110      ;
; 0.918 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.521      ; 2.157      ;
; 0.924 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.593      ; 2.162      ;
; 0.925 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.531      ; 2.160      ;
; 0.930 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.611      ; 2.174      ;
; 0.934 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.622      ; 2.105      ;
; 0.934 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.513      ; 2.059      ;
; 0.935 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.596      ; 2.154      ;
; 0.943 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.527      ; 2.137      ;
; 0.959 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.506      ; 2.101      ;
; 0.965 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.598      ; 2.124      ;
; 0.971 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.598      ; 2.122      ;
; 0.975 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.597      ; 2.115      ;
; 0.979 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.615      ; 2.052      ;
; 0.985 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.523      ; 2.106      ;
; 0.998 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.538      ; 2.094      ;
; 1.002 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.545      ; 2.097      ;
; 1.025 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.530      ; 2.074      ;
; 1.038 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.524      ; 2.040      ;
; 1.041 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.530      ; 2.043      ;
; 1.045 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.530      ; 2.040      ;
; 1.050 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.520      ; 1.947      ;
; 1.074 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.547      ; 2.028      ;
; 1.075 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.545      ; 2.028      ;
; 1.146 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.529      ; 2.031      ;
; 1.149 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 1.000        ; 2.531      ; 2.030      ;
+-------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                                     ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                              ; Launch Clock ; Latch Clock                                                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.803 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.626      ; 1.853      ;
; -0.802 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.725      ; 1.953      ;
; -0.758 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.732      ; 2.004      ;
; -0.740 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.719      ; 2.009      ;
; -0.733 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.637      ; 1.934      ;
; -0.730 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.635      ; 1.935      ;
; -0.724 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.653      ; 1.959      ;
; -0.724 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.636      ; 1.942      ;
; -0.723 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.651      ; 1.958      ;
; -0.722 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.706      ; 2.014      ;
; -0.721 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.636      ; 1.945      ;
; -0.717 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.707      ; 2.020      ;
; -0.716 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.629      ; 1.943      ;
; -0.715 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.707      ; 2.022      ;
; -0.705 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.706      ; 2.031      ;
; -0.687 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.618      ; 1.961      ;
; -0.684 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.705      ; 2.051      ;
; -0.684 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.651      ; 1.997      ;
; -0.682 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.721      ; 2.069      ;
; -0.680 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.644      ; 1.994      ;
; -0.680 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.721      ; 2.071      ;
; -0.676 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.718      ; 2.072      ;
; -0.672 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.701      ; 2.059      ;
; -0.663 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.636      ; 2.003      ;
; -0.640 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.611      ; 2.001      ;
; -0.627 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.633      ; 2.036      ;
; -0.625 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.628      ; 2.033      ;
; -0.609 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.637      ; 2.058      ;
; -0.601 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 0.000        ; 2.626      ; 2.055      ;
; -0.110 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.626      ; 2.046      ;
; -0.104 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.732      ; 2.158      ;
; -0.102 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.725      ; 2.153      ;
; -0.053 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.707      ; 2.184      ;
; -0.046 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.706      ; 2.190      ;
; -0.045 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.707      ; 2.192      ;
; -0.037 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.706      ; 2.199      ;
; -0.032 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.721      ; 2.219      ;
; -0.030 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.721      ; 2.221      ;
; -0.028 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.705      ; 2.207      ;
; -0.026 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.718      ; 2.222      ;
; -0.025 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.629      ; 2.134      ;
; -0.025 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.719      ; 2.224      ;
; -0.012 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.701      ; 2.219      ;
; -0.004 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.644      ; 2.170      ;
; -0.003 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.651      ; 2.178      ;
; -0.001 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.618      ; 2.147      ;
; 0.000  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.653      ; 2.183      ;
; 0.001  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.651      ; 2.182      ;
; 0.002  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.636      ; 2.168      ;
; 0.005  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.636      ; 2.171      ;
; 0.009  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.636      ; 2.175      ;
; 0.010  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.637      ; 2.177      ;
; 0.013  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.635      ; 2.178      ;
; 0.034  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.611      ; 2.175      ;
; 0.040  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.633      ; 2.203      ;
; 0.045  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.637      ; 2.212      ;
; 0.047  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.628      ; 2.205      ;
; 0.052  ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ; rst_ni       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; -0.500       ; 2.626      ; 2.208      ;
+--------+-----------+--------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_i'                                                                                                                                                        ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.217 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1]           ; rst_ni       ; clk_i       ; 0.000        ; 1.919      ; 1.826      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.833      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.828      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.833      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][5]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.828      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][6]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.833      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][6]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.828      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][6]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.828      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.833      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[24]                    ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.822      ;
; -0.158 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[24]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.822      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[25]          ; rst_ni       ; clk_i       ; 0.000        ; 1.889      ; 1.856      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[9]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[9]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[28]                    ; rst_ni       ; clk_i       ; 0.000        ; 1.857      ; 1.824      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[28]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.857      ; 1.824      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][5]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.829      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][5]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.829      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][5]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[30]          ; rst_ni       ; clk_i       ; 0.000        ; 1.885      ; 1.852      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][6]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[26]          ; rst_ni       ; clk_i       ; 0.000        ; 1.889      ; 1.856      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[26]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[72][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.858      ; 1.825      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.858      ; 1.825      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[65][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.858      ; 1.825      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.829      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][2]     ; rst_ni       ; clk_i       ; 0.000        ; 1.858      ; 1.825      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[18]                    ; rst_ni       ; clk_i       ; 0.000        ; 1.857      ; 1.824      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[18]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.857      ; 1.824      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[26]                    ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][3]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][3]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[24]          ; rst_ni       ; clk_i       ; 0.000        ; 1.889      ; 1.856      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[71][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.863      ; 1.830      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[80][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[88][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[8]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[8]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.854      ; 1.821      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[19]          ; rst_ni       ; clk_i       ; 0.000        ; 1.885      ; 1.852      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[86][7]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[87][7]     ; rst_ni       ; clk_i       ; 0.000        ; 1.862      ; 1.829      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[89][7]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[79][7]     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.834      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[23]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.857      ; 1.824      ;
; -0.157 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[31]          ; rst_ni       ; clk_i       ; 0.000        ; 1.885      ; 1.852      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.861      ; 1.829      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[0]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.859      ; 1.827      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.859      ; 1.827      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[3]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.861      ; 1.829      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_addr[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.861      ; 1.829      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_en                           ; rst_ni       ; clk_i       ; 0.000        ; 1.859      ; 1.827      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren                        ; rst_ni       ; clk_i       ; 0.000        ; 1.859      ; 1.827      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_rd_wren                         ; rst_ni       ; clk_i       ; 0.000        ; 1.859      ; 1.827      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][27] ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][27]  ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][0]   ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][0]  ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][29] ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][29]  ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[9][30]  ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[11][30] ; rst_ni       ; clk_i       ; 0.000        ; 1.856      ; 1.824      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[1]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.861      ; 1.829      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[1]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.861      ; 1.829      ;
; -0.156 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]           ; rst_ni       ; clk_i       ; 0.000        ; 1.858      ; 1.826      ;
; -0.153 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[31][0]  ; rst_ni       ; clk_i       ; 0.000        ; 1.890      ; 1.861      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.844      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][6]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.842      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[82][0]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.842      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][2]  ; rst_ni       ; clk_i       ; 0.000        ; 1.886      ; 1.858      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[36][2]  ; rst_ni       ; clk_i       ; 0.000        ; 1.886      ; 1.858      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[7]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.844      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[7]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.844      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]   ; rst_ni       ; clk_i       ; 0.000        ; 1.887      ; 1.859      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][1]   ; rst_ni       ; clk_i       ; 0.000        ; 1.887      ; 1.859      ;
; -0.152 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[3][0]   ; rst_ni       ; clk_i       ; 0.000        ; 1.887      ; 1.859      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_wb_en[0]                        ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.840      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_alu_data[0]                     ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.840      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[2]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.840      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[73][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[69][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.866      ; 1.839      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.869      ; 1.842      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[49][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.845      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][1]     ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.845      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[33][1]  ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[37][1]  ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[48][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.845      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[49][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.872      ; 1.845      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[69][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.866      ; 1.839      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[76][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[74][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[75][4]     ; rst_ni       ; clk_i       ; 0.000        ; 1.870      ; 1.843      ;
; -0.151 ; rst_ni    ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_pc_four[4]                      ; rst_ni       ; clk_i       ; 0.000        ; 1.867      ; 1.840      ;
+--------+-----------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UARTCLK'                                                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.146 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.909      ; 1.887      ;
; -0.146 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.909      ; 1.887      ;
; -0.146 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.901      ; 1.879      ;
; -0.146 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 1.907      ; 1.885      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[2]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[3]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[2]       ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[1]       ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[3]       ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected ; rst_ni       ; UARTCLK     ; 0.000        ; 1.871      ; 1.850      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0]       ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]                         ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.867      ; 1.846      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.866      ; 1.845      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.867      ; 1.846      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.878      ; 1.857      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][5]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.866      ; 1.845      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.878      ; 1.857      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.866      ; 1.845      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.866      ; 1.845      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.862      ; 1.841      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.867      ; 1.846      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.863      ; 1.842      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.878      ; 1.857      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6]                                ; rst_ni       ; UARTCLK     ; 0.000        ; 1.870      ; 1.849      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.866      ; 1.845      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6]                             ; rst_ni       ; UARTCLK     ; 0.000        ; 1.878      ; 1.857      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.873      ; 1.852      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.881      ; 1.860      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.872      ; 1.851      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.882      ; 1.861      ;
; -0.145 ; rst_ni    ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2]                               ; rst_ni       ; UARTCLK     ; 0.000        ; 1.862      ; 1.841      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_i'                                                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_i ; Rise       ; clk_i                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE|Q                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX_BLOCK|Q                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[10]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[11]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[6]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[7]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[8]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK|Q[9]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_IDLE                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_READ                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_RENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLE             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WENABLEP            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITE               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WRITEP              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state.ST_WWAIT               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[0]                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_i ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'UARTCLK'                                                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; UARTCLK ; Rise       ; UARTCLK                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; UARTCLK ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]            ;
+--------+--------------+----------------+------------+---------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rst_ni'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; rst_ni ; Rise       ; rst_ni                                                                                                                   ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.136  ; 0.136        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.146  ; 0.146        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rst_ni ; Rise       ; rst_ni~input|i                                                                                                           ;
; 0.846  ; 0.846        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1] ;
; 0.852  ; 0.852        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[1]|datac                                       ;
; 0.860  ; 0.860        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0]|dataa                                       ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|inclk[0]                                                                                             ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~inputclkctrl|outclk                                                                                               ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK|state_isr_o[0] ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; rst_ni ; Rise       ; rst_ni~input|o                                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.324 ; 0.324        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6|q                                   ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                                 ;
; 0.547 ; 0.547        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datab                                   ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|dataa                                   ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5]   ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|combout                                  ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                     ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1|datab                                    ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~2|combout                                 ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6]   ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                     ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0]   ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7]   ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1]   ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3]   ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4]   ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                     ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                     ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                     ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                         ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                           ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                     ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                     ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                     ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2]   ;
; 0.588 ; 0.588        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|combout                                  ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2|datab                                    ;
; 0.651 ; 0.651        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5]|datac                                   ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[0] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[1] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[2] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[3] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[4] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[6] ;
; 0.653 ; 0.653        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[7] ;
; 0.654 ; 0.654        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|temp_reg[5] ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6]|datad                                   ;
; 0.657 ; 0.657        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7]|datad                                   ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|inclk[0]                          ;
; 0.660 ; 0.660        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2clkctrl|outclk                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 0.347 ; 0.347        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]|q                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|datac                                 ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3|combout                               ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[5] ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5]|datad                                   ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[6] ;
; 0.627 ; 0.627        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1]|datac                                   ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[0] ;
; 0.628 ; 0.628        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[7] ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[1] ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[3] ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[4] ;
; 0.631 ; 0.631        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6]|datad                                   ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0]|datad                                   ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7]|datad                                   ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|inclk[0]                       ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~3clkctrl|outclk                         ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2]|dataa                                   ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3]|dataa                                   ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4]|dataa                                   ;
; 0.639 ; 0.639        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|rx_out[2] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.347 ; 0.347        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.352 ; 0.352        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.352 ; 0.352        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.354 ; 0.354        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.355 ; 0.355        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag|q                                              ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[11] ;
; 0.637 ; 0.637        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[4]  ;
; 0.638 ; 0.638        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10]|datac                                       ;
; 0.639 ; 0.639        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11]|datad                                       ;
; 0.640 ; 0.640        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[7]  ;
; 0.640 ; 0.640        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2]|datac                                        ;
; 0.640 ; 0.640        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5]|datac                                        ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[10] ;
; 0.641 ; 0.641        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0]|datac                                        ;
; 0.641 ; 0.641        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4]|datad                                        ;
; 0.643 ; 0.643        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[2]  ;
; 0.643 ; 0.643        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[5]  ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3]|datac                                        ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8]|datac                                        ;
; 0.643 ; 0.643        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9]|datac                                        ;
; 0.644 ; 0.644        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[0]  ;
; 0.644 ; 0.644        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1]|datac                                        ;
; 0.644 ; 0.644        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6]|datac                                        ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[3]  ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[8]  ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[9]  ;
; 0.647 ; 0.647        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[1]  ;
; 0.647 ; 0.647        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|data_out[6]  ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7]|dataa                                        ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|inclk[0]                               ;
; 0.648 ; 0.648        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl|outclk                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][0]|datab                              ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|inclk[0]                              ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]~clkctrl|outclk                                ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][2]|datac                              ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][4]|datac                              ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][3]|datac                              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][0]|datac                              ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][5]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][6]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][6]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][7]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][1]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][6]|datac                              ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][0]|datac                              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][4]|datac                              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][5]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datad                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][7]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][1]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][2]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][7]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][1]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][0]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][7]|datac                              ;
; 0.371 ; 0.371        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][5]|datad                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][3]|datad                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][2]|datac                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datac                              ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datad                              ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.378 ; 0.378        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|EX_instance|MEM_mem_en[0]|q                                             ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ;
; 0.619 ; 0.619        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ;
; 0.620 ; 0.620        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][2]|datad                              ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[2][5]|datad                              ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ;
; 0.621 ; 0.621        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][1]|datac                              ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[1][3]|datad                              ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][3]|datad                              ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[3][4]|datac                              ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ;
; 0.623 ; 0.623        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][4]|datac                              ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; Rise       ; PIPELINE_RISCV_MOD2|MEM_instance|dmem_inst|temp_ld[0][6]|datad                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]'                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                   ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27] ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|inclk[0]                     ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0clkctrl|outclk                       ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26] ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28] ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[27]|datac                                ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14] ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[26]|datac                                ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[28]|datac                                ;
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[14]|datac                                ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22] ;
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29] ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[20]|datac                                ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11] ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13] ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]  ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[18]|datad                                ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[19]|datad                                ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[21]|datad                                ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[22]|datac                                ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24] ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]  ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[29]|datac                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[13]|datac                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datad                                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[9]|datad                                 ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datac                                 ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datad                                 ;
; 0.428 ; 0.428        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|PC_inst|Q[0]|q                                       ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|datad                               ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|always0~0|combout                             ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16] ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]  ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]  ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30] ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]  ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]  ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]  ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15] ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17] ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23] ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]  ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[16]|datad                                ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[6]|datad                                 ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18] ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21] ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[31]|datad                                ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19] ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[10]|datad                                ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[11]|datac                                ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[1]|datad                                 ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[24]|datac                                ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[25]|datad                                ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[30]|datad                                ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[3]|datad                                 ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[4]|datac                                 ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[5]|datac                                 ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[7]|datad                                 ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[8]|datad                                 ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[15]|datad                                ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[17]|datad                                ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; Fall       ; PIPELINE_RISCV_MOD2|IF_instance|i_inst|inst[23]|datad                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg'                                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg|q                                            ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[1] ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[2] ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[3] ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[4] ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[6] ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[0] ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[5] ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|PWDATA[7] ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[1]|datad                                    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[2]|datad                                    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[3]|datad                                    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[4]|datad                                    ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[6]|datad                                    ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[0]|datad                                    ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[5]|datad                                    ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWDATA_BLOCK|PWDATA[7]|datad                                    ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|inclk[0]                             ;
; 0.577 ; 0.577        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl|outclk                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q'                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                     ; Clock Edge ; Target                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|D_FF_PWRITE|Q|q                                                    ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|RXen ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|RXen|datac                                  ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|combout                        ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|datad                          ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector14~0|datad                          ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector13~0|combout                        ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|TXen|datac                                  ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|TXen ;
+-------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout|q                                                          ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207  ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191  ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_207|datad                                   ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199|datac                                  ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_191|datad                                   ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_199 ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|inclk[0]                                           ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout ; Rise       ; AHB_APB_UART_BLOCK|AHB_APB_BRIDGE|State_machine|HREADYout~clkctrl|outclk                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; 1.790 ; 2.361 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; 1.238 ; 1.909 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 1.147 ; 1.815 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 1.238 ; 1.909 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 0.593 ; 0.904 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.651 ; 3.518 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.651 ; 3.518 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.351 ; 2.032 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.352 ; 2.041 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.909 ; 2.669 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.484 ; 2.199 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.582 ; 2.297 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 1.541 ; 2.263 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.045 ; 2.825 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; -0.732 ; -1.368 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; -0.421 ; -1.008 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.421 ; -1.008 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -0.730 ; -1.331 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.070 ; -0.370 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.649 ; -1.318 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.784 ; -2.624 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.649 ; -1.318 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.725 ; -1.404 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.183 ; -1.912 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.779 ; -1.481 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.954 ; -1.656 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.938 ; -1.643 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.300 ; -2.063 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                        ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.420 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.420 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.528 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.528 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.934 ; 5.020 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.724 ; 4.777 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.884 ; 4.948 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.832 ; 4.893 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.931 ; 5.017 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.520 ; 4.558 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.857 ; 4.926 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.766 ; 4.825 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.638 ; 4.676 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.798 ; 4.857 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.769 ; 4.822 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.934 ; 5.020 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.650 ; 4.726 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 5.773 ; 5.880 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.840 ; 3.154 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.840 ; 3.154 ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 5.266 ; 5.408 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 4.443 ; 4.536 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 4.338 ; 4.432 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 4.308 ; 4.387 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 4.452 ; 4.550 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 4.781 ; 4.908 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 5.137 ; 5.261 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 4.216 ; 4.284 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 4.846 ; 4.992 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 4.589 ; 4.499 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 5.002 ; 5.157 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 3.998 ; 4.043 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 5.021 ; 5.130 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 4.425 ; 4.521 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 4.298 ; 4.372 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 3.997 ; 4.043 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 4.268 ; 4.340 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 4.206 ; 4.262 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 4.271 ; 4.343 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 5.266 ; 5.408 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 4.394 ; 4.478 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 4.109 ; 4.158 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 4.255 ; 4.319 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 4.089 ; 4.140 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 4.107 ; 4.155 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 4.403 ; 4.497 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 4.010 ; 4.052 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 4.097 ; 4.148 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 4.419 ; 4.515 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 4.115 ; 4.162 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 4.459 ; 4.375 ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 4.764 ; 4.914 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 4.293 ; 4.384 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 4.149 ; 4.229 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 4.639 ; 4.760 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 4.588 ; 4.730 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 4.274 ; 4.364 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 4.264 ; 4.351 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 4.172 ; 4.255 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 4.764 ; 4.914 ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 6.094 ; 6.433 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 5.856 ; 6.108 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 5.455 ; 5.742 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 5.125 ; 5.357 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 4.799 ; 4.970 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 4.671 ; 4.840 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 5.374 ; 5.631 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 6.094 ; 6.433 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 5.234 ; 5.477 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 5.177 ; 5.380 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 4.636 ; 4.787 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 4.637 ; 4.796 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 5.294 ; 5.502 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 5.085 ; 5.307 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 4.695 ; 4.840 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 4.465 ; 4.618 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 4.669 ; 4.810 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 4.819 ; 4.976 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 4.944 ; 5.121 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 4.714 ; 4.869 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 4.487 ; 4.643 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 5.442 ; 5.679 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 4.716 ; 4.876 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 5.245 ; 5.457 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 5.437 ; 5.690 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 4.644 ; 4.785 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 5.122 ; 5.314 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 5.022 ; 5.218 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 5.126 ; 5.324 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 5.434 ; 5.681 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 4.739 ; 4.896 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 6.040 ; 6.287 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 4.508 ; 4.627 ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 6.250 ; 6.576 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 4.270 ; 4.343 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 5.303 ; 5.539 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 5.274 ; 5.493 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 4.603 ; 4.766 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 5.123 ; 5.336 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 4.520 ; 4.667 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 5.029 ; 5.252 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 4.861 ; 5.041 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 4.594 ; 4.734 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 5.559 ; 5.812 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 4.925 ; 5.110 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 6.250 ; 6.576 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 5.255 ; 5.490 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 6.043 ; 6.370 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 5.293 ; 5.524 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 5.010 ; 5.203 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 5.333 ; 5.574 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 5.304 ; 5.549 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 4.758 ; 4.914 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 5.705 ; 5.900 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 4.798 ; 4.956 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 4.728 ; 4.905 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 5.376 ; 5.606 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 5.786 ; 6.025 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 4.670 ; 4.814 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 5.424 ; 5.666 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 4.872 ; 5.060 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 5.411 ; 5.665 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 5.579 ; 5.857 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 4.800 ; 4.981 ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 8.330 ; 8.877 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 6.567 ; 6.989 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 6.667 ; 7.083 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 8.330 ; 8.877 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 5.989 ; 6.306 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 6.841 ; 7.281 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 6.164 ; 6.509 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 6.648 ; 7.031 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 7.688 ; 8.234 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 6.018 ; 6.278 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 4.677 ; 4.833 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 4.662 ; 4.803 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 4.539 ; 4.673 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 4.544 ; 4.675 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 4.284 ; 4.390 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 4.522 ; 4.648 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 6.018 ; 6.278 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 4.629 ; 4.783 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 4.531 ; 4.666 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 4.574 ; 4.713 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 4.765 ; 4.918 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 5.004 ; 5.198 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 4.345 ; 4.445 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 4.392 ; 4.527 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 4.559 ; 4.710 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 5.006 ; 5.203 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 4.697 ; 4.837 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 4.587 ; 4.724 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 4.866 ; 5.049 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 4.691 ; 4.832 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 4.349 ; 4.447 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 4.382 ; 4.490 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 4.546 ; 4.676 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 5.057 ; 5.249 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 5.062 ; 5.255 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 5.050 ; 5.241 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 5.245 ; 5.446 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 4.825 ; 4.989 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 4.797 ; 4.955 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 5.018 ; 5.227 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 4.584 ; 4.752 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.808 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.808 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.970 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.970 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.344 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.344 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.449 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.449 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.362 ; 4.399 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.559 ; 4.609 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.711 ; 4.773 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.661 ; 4.719 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.757 ; 4.839 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.362 ; 4.399 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.686 ; 4.752 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.598 ; 4.655 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.472 ; 4.509 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.630 ; 4.686 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.600 ; 4.651 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.759 ; 4.842 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.487 ; 4.560 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 4.442 ; 4.422 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.761 ; 3.077 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.761 ; 3.077 ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 3.866 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 4.295 ; 4.384 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 4.194 ; 4.284 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 4.166 ; 4.243 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 4.303 ; 4.397 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 4.618 ; 4.740 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 4.996 ; 5.118 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 4.076 ; 4.142 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 4.681 ; 4.821 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 4.435 ; 4.348 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 4.831 ; 4.980 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 3.867 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 4.886 ; 4.993 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 4.279 ; 4.371 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 4.157 ; 4.228 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 3.866 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 4.128 ; 4.197 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 4.067 ; 4.121 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 4.131 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 5.121 ; 5.260 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 4.249 ; 4.330 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 3.974 ; 4.022 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 4.115 ; 4.177 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 3.954 ; 4.004 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 3.973 ; 4.019 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 4.256 ; 4.347 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 3.880 ; 3.920 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 3.963 ; 4.012 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 4.273 ; 4.365 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 3.980 ; 4.026 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 4.310 ; 4.229 ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 4.013 ; 4.090 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 4.150 ; 4.239 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 4.013 ; 4.090 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 4.483 ; 4.599 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 4.435 ; 4.572 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 4.132 ; 4.219 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 4.123 ; 4.206 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 4.035 ; 4.115 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 4.603 ; 4.748 ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 4.315 ; 4.462 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 5.686 ; 5.931 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 5.265 ; 5.540 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 4.947 ; 5.171 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 4.637 ; 4.801 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 4.512 ; 4.675 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 5.188 ; 5.435 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 5.879 ; 6.205 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 5.054 ; 5.287 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 5.000 ; 5.196 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 4.480 ; 4.626 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 4.481 ; 4.635 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 5.112 ; 5.313 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 4.913 ; 5.127 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 4.537 ; 4.677 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 4.315 ; 4.462 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 4.512 ; 4.648 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 4.654 ; 4.807 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 4.777 ; 4.948 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 4.555 ; 4.705 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 4.336 ; 4.487 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 5.255 ; 5.482 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 4.556 ; 4.711 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 5.065 ; 5.269 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 5.249 ; 5.493 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 4.486 ; 4.622 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 4.947 ; 5.132 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 4.850 ; 5.038 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 4.951 ; 5.141 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 5.246 ; 5.484 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 4.580 ; 4.731 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 5.862 ; 6.101 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 4.356 ; 4.472 ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 4.129 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 4.129 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 5.121 ; 5.348 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 5.093 ; 5.303 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 4.447 ; 4.604 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 4.949 ; 5.153 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 4.368 ; 4.510 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 4.857 ; 5.072 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 4.696 ; 4.869 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 4.440 ; 4.576 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 5.366 ; 5.610 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 4.758 ; 4.937 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 6.067 ; 6.382 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 5.075 ; 5.301 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 5.832 ; 6.146 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 5.111 ; 5.333 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 4.840 ; 5.025 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 5.149 ; 5.381 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 5.122 ; 5.357 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 4.598 ; 4.748 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 5.541 ; 5.730 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 4.636 ; 4.788 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 4.569 ; 4.740 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 5.192 ; 5.413 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 5.619 ; 5.850 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 4.513 ; 4.652 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 5.237 ; 5.470 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 4.709 ; 4.889 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 5.225 ; 5.469 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 5.386 ; 5.653 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 4.638 ; 4.813 ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 4.877 ; 5.058 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 5.719 ; 6.027 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 5.530 ; 5.793 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 6.605 ; 6.939 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 4.890 ; 5.098 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 5.612 ; 5.893 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 4.877 ; 5.058 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 5.472 ; 5.724 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 5.602 ; 5.895 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 4.141 ; 4.244 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 4.519 ; 4.670 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 4.506 ; 4.641 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 4.386 ; 4.516 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 4.393 ; 4.519 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 4.141 ; 4.244 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 4.370 ; 4.492 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 5.844 ; 6.096 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 4.473 ; 4.622 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 4.380 ; 4.510 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 4.420 ; 4.555 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 4.604 ; 4.752 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 4.834 ; 5.022 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 4.202 ; 4.297 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 4.245 ; 4.375 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 4.405 ; 4.551 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 4.834 ; 5.024 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 4.539 ; 4.674 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 4.434 ; 4.567 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 4.701 ; 4.878 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 4.534 ; 4.670 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 4.205 ; 4.299 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 4.236 ; 4.341 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 4.394 ; 4.519 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 4.884 ; 5.069 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 4.889 ; 5.075 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 4.877 ; 5.062 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 5.065 ; 5.258 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 4.661 ; 4.820 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 4.634 ; 4.787 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 4.847 ; 5.049 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 4.430 ; 4.592 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.716 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.716 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.872 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.872 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 6.301 ; 6.498 ; 7.020 ; 7.235 ;
; data_input[9] ; data_out[1] ; 5.943 ; 6.109 ; 6.603 ; 6.787 ;
; data_input[9] ; data_out[2] ; 7.208 ; 7.471 ; 7.871 ; 8.152 ;
; data_input[9] ; data_out[3] ; 5.692 ; 5.789 ; 6.373 ; 6.531 ;
; data_input[9] ; data_out[4] ; 6.765 ; 7.011 ; 7.486 ; 7.750 ;
; data_input[9] ; data_out[5] ; 6.120 ; 6.253 ; 6.850 ; 7.003 ;
; data_input[9] ; data_out[6] ; 6.612 ; 6.826 ; 7.331 ; 7.564 ;
; data_input[9] ; data_out[7] ; 6.909 ; 7.218 ; 7.681 ; 7.920 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 6.078 ; 6.267 ; 6.783 ; 6.992 ;
; data_input[9] ; data_out[1] ; 5.736 ; 5.895 ; 6.385 ; 6.564 ;
; data_input[9] ; data_out[2] ; 6.985 ; 7.237 ; 7.638 ; 7.910 ;
; data_input[9] ; data_out[3] ; 5.486 ; 5.589 ; 6.163 ; 6.305 ;
; data_input[9] ; data_out[4] ; 6.524 ; 6.760 ; 7.231 ; 7.487 ;
; data_input[9] ; data_out[5] ; 5.897 ; 6.022 ; 6.605 ; 6.754 ;
; data_input[9] ; data_out[6] ; 6.377 ; 6.583 ; 7.083 ; 7.308 ;
; data_input[9] ; data_out[7] ; 6.655 ; 6.941 ; 7.408 ; 7.637 ;
+---------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+----------+---------------------+
; Clock                                                                                                                ; Setup      ; Hold    ; Recovery  ; Removal  ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+----------+---------------------+
; Worst-case Slack                                                                                                     ; -14.648    ; -1.064  ; -4.229    ; -1.264   ; -3.000              ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; -2.646     ; 1.206   ; N/A       ; N/A      ; 0.424               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -4.055     ; -0.362  ; N/A       ; N/A      ; 0.412               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -0.758     ; 0.531   ; N/A       ; N/A      ; 0.420               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -1.513     ; 0.368   ; N/A       ; N/A      ; 0.347               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -0.842     ; -1.064  ; N/A       ; N/A      ; 0.321               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -0.666     ; -0.104  ; N/A       ; N/A      ; 0.347               ;
;  UARTCLK                                                                                                             ; -3.097     ; -0.953  ; -0.139    ; -0.174   ; -3.000              ;
;  clk_i                                                                                                               ; -14.648    ; -0.333  ; -4.229    ; -0.271   ; -3.000              ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -6.643     ; 0.421   ; N/A       ; N/A      ; 0.360               ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -1.982     ; -0.064  ; -0.061    ; -1.264   ; 0.367               ;
;  rst_ni                                                                                                              ; -1.058     ; 0.209   ; N/A       ; N/A      ; -3.000              ;
; Design-wide TNS                                                                                                      ; -20855.539 ; -21.061 ; -1250.759 ; -602.36  ; -3825.369           ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; -4.869     ; 0.000   ; N/A       ; N/A      ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; -9.717     ; -0.617  ; N/A       ; N/A      ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; -6.030     ; 0.000   ; N/A       ; N/A      ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; -10.045    ; 0.000   ; N/A       ; N/A      ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; -4.720     ; -7.429  ; N/A       ; N/A      ; 0.000               ;
;  AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; -4.858     ; -0.363  ; N/A       ; N/A      ; 0.000               ;
;  UARTCLK                                                                                                             ; -731.822   ; -8.826  ; -7.901    ; -59.253  ; -359.376            ;
;  clk_i                                                                                                               ; -19836.320 ; -8.316  ; -1250.299 ; -510.570 ; -3462.993           ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; -196.564   ; 0.000   ; N/A       ; N/A      ; 0.000               ;
;  pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; -48.948    ; -0.116  ; -0.061    ; -32.537  ; 0.000               ;
;  rst_ni                                                                                                              ; -1.646     ; 0.000   ; N/A       ; N/A      ; -3.000              ;
+----------------------------------------------------------------------------------------------------------------------+------------+---------+-----------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                     ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; 3.199 ; 3.670 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; 2.296 ; 2.806 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; 2.247 ; 2.726 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; 2.296 ; 2.806 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; 1.142 ; 1.279 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.761 ; 5.398 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 4.761 ; 5.398 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.533 ; 3.041 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.526 ; 3.072 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.455 ; 4.048 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.706 ; 3.275 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.900 ; 3.471 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 2.772 ; 3.348 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; 3.703 ; 4.292 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                        ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                 ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+
; UART_RXD       ; UARTCLK                                                                         ; -0.732 ; -1.368 ; Rise       ; UARTCLK                                                                         ;
; data_input[*]  ; clk_i                                                                           ; -0.421 ; -1.008 ; Rise       ; clk_i                                                                           ;
;  data_input[8] ; clk_i                                                                           ; -0.421 ; -1.008 ; Rise       ; clk_i                                                                           ;
;  data_input[9] ; clk_i                                                                           ; -0.730 ; -1.331 ; Rise       ; clk_i                                                                           ;
; rst_ni         ; clk_i                                                                           ; -0.070 ; -0.318 ; Rise       ; clk_i                                                                           ;
; data_input[*]  ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.649 ; -1.318 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[0] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.784 ; -2.624 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[1] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.649 ; -1.318 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[2] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.725 ; -1.404 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[3] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.183 ; -1.912 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[4] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.779 ; -1.481 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[5] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.954 ; -1.656 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[6] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -0.938 ; -1.643 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
;  data_input[7] ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; -1.300 ; -2.063 ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ;
+----------------+---------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 4.070  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 4.070  ;        ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 4.085  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;        ; 4.085  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.160  ; 8.147  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.785  ; 7.753  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.087  ; 8.056  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.993  ; 7.954  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.149  ; 8.143  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.413  ; 7.382  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.032  ; 8.002  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.874  ; 7.853  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.633  ; 7.606  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.901  ; 7.876  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.869  ; 7.843  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 8.160  ; 8.147  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 7.613  ; 7.625  ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 9.911  ; 9.947  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.664  ; 4.788  ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 4.664  ; 4.788  ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 8.567  ; 8.644  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 7.446  ; 7.435  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 7.249  ; 7.257  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 7.177  ; 7.175  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 7.446  ; 7.450  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 8.072  ; 8.046  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 8.364  ; 8.422  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 7.081  ; 7.059  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 8.152  ; 8.161  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 7.524  ; 7.551  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 8.400  ; 8.399  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 6.662  ; 6.653  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 8.117  ; 8.192  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 7.391  ; 7.391  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 7.156  ; 7.153  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 6.664  ; 6.663  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 7.116  ; 7.109  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 7.044  ; 7.017  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 7.116  ; 7.109  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 8.567  ; 8.644  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 7.326  ; 7.323  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 6.853  ; 6.831  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 7.121  ; 7.101  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 6.845  ; 6.823  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 6.838  ; 6.820  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 7.376  ; 7.373  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 6.657  ; 6.653  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 6.842  ; 6.829  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 7.397  ; 7.390  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 6.854  ; 6.837  ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 7.327  ; 7.335  ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 8.044  ; 8.045  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 7.189  ; 7.199  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 6.918  ; 6.937  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 7.815  ; 7.801  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 7.711  ; 7.749  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 7.147  ; 7.156  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 7.151  ; 7.156  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 6.952  ; 6.970  ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 8.044  ; 8.045  ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 10.299 ; 10.393 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 9.606  ; 9.785  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 9.123  ; 9.319  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 8.580  ; 8.737  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 8.047  ; 8.147  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 7.833  ; 7.922  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 9.048  ; 9.198  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 10.299 ; 10.393 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 8.802  ; 8.958  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 8.746  ; 8.784  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 7.781  ; 7.838  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 7.794  ; 7.848  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 8.928  ; 8.941  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 8.523  ; 8.663  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 7.923  ; 7.929  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 7.458  ; 7.557  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 7.870  ; 7.882  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 8.149  ; 8.161  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 8.299  ; 8.350  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 7.942  ; 7.985  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 7.486  ; 7.590  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 9.139  ; 9.190  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 7.954  ; 7.984  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 8.821  ; 8.861  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 9.175  ; 9.230  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 7.790  ; 7.852  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 8.582  ; 8.618  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 8.419  ; 8.493  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 8.599  ; 8.639  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 9.180  ; 9.268  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 7.960  ; 8.003  ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 9.929  ; 10.049 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 7.588  ; 7.591  ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 10.225 ; 10.498 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 7.111  ; 7.116  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 8.949  ; 9.033  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 8.878  ; 8.932  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 7.706  ; 7.798  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 8.624  ; 8.725  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 7.607  ; 7.658  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 8.485  ; 8.591  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 8.153  ; 8.249  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 7.751  ; 7.772  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 9.375  ; 9.434  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 8.307  ; 8.366  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 10.221 ; 10.498 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 8.894  ; 8.992  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 10.225 ; 10.299 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 8.915  ; 8.993  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 8.410  ; 8.494  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 8.976  ; 9.067  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 9.009  ; 9.099  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 8.021  ; 8.079  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 9.353  ; 9.460  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 8.121  ; 8.148  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 7.929  ; 8.033  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 9.087  ; 9.145  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 9.444  ; 9.635  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 7.832  ; 7.909  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 9.136  ; 9.191  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 8.115  ; 8.246  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 9.155  ; 9.232  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 9.384  ; 9.477  ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 8.029  ; 8.152  ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 13.944 ; 14.142 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 11.240 ; 11.468 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 11.410 ; 11.620 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 13.944 ; 14.142 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 10.194 ; 10.332 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 11.698 ; 11.880 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 10.532 ; 10.644 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 11.315 ; 11.408 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 13.158 ; 13.346 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 9.871  ; 10.009 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 7.838  ; 7.884  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 7.889  ; 7.881  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 7.679  ; 7.691  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 7.669  ; 7.681  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 7.219  ; 7.233  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 7.630  ; 7.637  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 9.871  ; 10.009 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 7.822  ; 7.870  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 7.601  ; 7.638  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 7.722  ; 7.751  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 8.072  ; 8.087  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 8.460  ; 8.512  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 7.269  ; 7.311  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 7.362  ; 7.440  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 7.645  ; 7.724  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 8.482  ; 8.510  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 7.912  ; 7.905  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 7.728  ; 7.742  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 8.238  ; 8.279  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 7.905  ; 7.899  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 7.326  ; 7.313  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 7.392  ; 7.398  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 7.617  ; 7.672  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 8.521  ; 8.538  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 8.523  ; 8.543  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 8.552  ; 8.567  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 8.811  ; 8.838  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 8.167  ; 8.175  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 8.124  ; 8.117  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 8.459  ; 8.567  ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 7.699  ; 7.816  ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.704  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 4.704  ;        ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.759  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;        ; 4.759  ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.344 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 2.344 ;       ; Rise       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_io_ledr_o[*]   ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.449 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
;  data_io_ledr_o[0]  ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;       ; 2.449 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ;
; data_trans[*]       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.362 ; 4.399 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[0]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.559 ; 4.609 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[1]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.711 ; 4.773 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[2]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.661 ; 4.719 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[3]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.757 ; 4.839 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[4]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.362 ; 4.399 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[5]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.686 ; 4.752 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[6]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.598 ; 4.655 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[7]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.472 ; 4.509 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[8]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.630 ; 4.686 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[9]      ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.600 ; 4.651 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[10]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.759 ; 4.842 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
;  data_trans[11]     ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 4.487 ; 4.560 ; Fall       ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ;
; UART_TXD            ; UARTCLK                                                                                                             ; 4.442 ; 4.422 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.761 ; 3.077 ; Rise       ; UARTCLK                                                                                                             ;
; baud_tick           ; UARTCLK                                                                                                             ; 2.761 ; 3.077 ; Fall       ; UARTCLK                                                                                                             ;
; HADDR[*]            ; clk_i                                                                                                               ; 3.866 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[2]           ; clk_i                                                                                                               ; 4.295 ; 4.384 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[3]           ; clk_i                                                                                                               ; 4.194 ; 4.284 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[4]           ; clk_i                                                                                                               ; 4.166 ; 4.243 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[5]           ; clk_i                                                                                                               ; 4.303 ; 4.397 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[6]           ; clk_i                                                                                                               ; 4.618 ; 4.740 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[7]           ; clk_i                                                                                                               ; 4.996 ; 5.118 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[8]           ; clk_i                                                                                                               ; 4.076 ; 4.142 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[9]           ; clk_i                                                                                                               ; 4.681 ; 4.821 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[10]          ; clk_i                                                                                                               ; 4.435 ; 4.348 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[11]          ; clk_i                                                                                                               ; 4.831 ; 4.980 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[12]          ; clk_i                                                                                                               ; 3.867 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[13]          ; clk_i                                                                                                               ; 4.886 ; 4.993 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[14]          ; clk_i                                                                                                               ; 4.279 ; 4.371 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[15]          ; clk_i                                                                                                               ; 4.157 ; 4.228 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[16]          ; clk_i                                                                                                               ; 3.866 ; 3.910 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[17]          ; clk_i                                                                                                               ; 4.128 ; 4.197 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[18]          ; clk_i                                                                                                               ; 4.067 ; 4.121 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[19]          ; clk_i                                                                                                               ; 4.131 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[20]          ; clk_i                                                                                                               ; 5.121 ; 5.260 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[21]          ; clk_i                                                                                                               ; 4.249 ; 4.330 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[22]          ; clk_i                                                                                                               ; 3.974 ; 4.022 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[23]          ; clk_i                                                                                                               ; 4.115 ; 4.177 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[24]          ; clk_i                                                                                                               ; 3.954 ; 4.004 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[25]          ; clk_i                                                                                                               ; 3.973 ; 4.019 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[26]          ; clk_i                                                                                                               ; 4.256 ; 4.347 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[27]          ; clk_i                                                                                                               ; 3.880 ; 3.920 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[28]          ; clk_i                                                                                                               ; 3.963 ; 4.012 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[29]          ; clk_i                                                                                                               ; 4.273 ; 4.365 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[30]          ; clk_i                                                                                                               ; 3.980 ; 4.026 ; Rise       ; clk_i                                                                                                               ;
;  HADDR[31]          ; clk_i                                                                                                               ; 4.310 ; 4.229 ; Rise       ; clk_i                                                                                                               ;
; HRDATA[*]           ; clk_i                                                                                                               ; 4.013 ; 4.090 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[0]          ; clk_i                                                                                                               ; 4.150 ; 4.239 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[1]          ; clk_i                                                                                                               ; 4.013 ; 4.090 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[2]          ; clk_i                                                                                                               ; 4.483 ; 4.599 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[3]          ; clk_i                                                                                                               ; 4.435 ; 4.572 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[4]          ; clk_i                                                                                                               ; 4.132 ; 4.219 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[5]          ; clk_i                                                                                                               ; 4.123 ; 4.206 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[6]          ; clk_i                                                                                                               ; 4.035 ; 4.115 ; Rise       ; clk_i                                                                                                               ;
;  HRDATA[7]          ; clk_i                                                                                                               ; 4.603 ; 4.748 ; Rise       ; clk_i                                                                                                               ;
; data_io_lcd_o[*]    ; clk_i                                                                                                               ; 4.315 ; 4.462 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[0]   ; clk_i                                                                                                               ; 5.686 ; 5.931 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[1]   ; clk_i                                                                                                               ; 5.265 ; 5.540 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[2]   ; clk_i                                                                                                               ; 4.947 ; 5.171 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[3]   ; clk_i                                                                                                               ; 4.637 ; 4.801 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[4]   ; clk_i                                                                                                               ; 4.512 ; 4.675 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[5]   ; clk_i                                                                                                               ; 5.188 ; 5.435 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[6]   ; clk_i                                                                                                               ; 5.879 ; 6.205 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[7]   ; clk_i                                                                                                               ; 5.054 ; 5.287 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[8]   ; clk_i                                                                                                               ; 5.000 ; 5.196 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[9]   ; clk_i                                                                                                               ; 4.480 ; 4.626 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[10]  ; clk_i                                                                                                               ; 4.481 ; 4.635 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[11]  ; clk_i                                                                                                               ; 5.112 ; 5.313 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[12]  ; clk_i                                                                                                               ; 4.913 ; 5.127 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[13]  ; clk_i                                                                                                               ; 4.537 ; 4.677 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[14]  ; clk_i                                                                                                               ; 4.315 ; 4.462 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[15]  ; clk_i                                                                                                               ; 4.512 ; 4.648 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[16]  ; clk_i                                                                                                               ; 4.654 ; 4.807 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[17]  ; clk_i                                                                                                               ; 4.777 ; 4.948 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[18]  ; clk_i                                                                                                               ; 4.555 ; 4.705 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[19]  ; clk_i                                                                                                               ; 4.336 ; 4.487 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[20]  ; clk_i                                                                                                               ; 5.255 ; 5.482 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[21]  ; clk_i                                                                                                               ; 4.556 ; 4.711 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[22]  ; clk_i                                                                                                               ; 5.065 ; 5.269 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[23]  ; clk_i                                                                                                               ; 5.249 ; 5.493 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[24]  ; clk_i                                                                                                               ; 4.486 ; 4.622 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[25]  ; clk_i                                                                                                               ; 4.947 ; 5.132 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[26]  ; clk_i                                                                                                               ; 4.850 ; 5.038 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[27]  ; clk_i                                                                                                               ; 4.951 ; 5.141 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[28]  ; clk_i                                                                                                               ; 5.246 ; 5.484 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[29]  ; clk_i                                                                                                               ; 4.580 ; 4.731 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[30]  ; clk_i                                                                                                               ; 5.862 ; 6.101 ; Rise       ; clk_i                                                                                                               ;
;  data_io_lcd_o[31]  ; clk_i                                                                                                               ; 4.356 ; 4.472 ; Rise       ; clk_i                                                                                                               ;
; data_io_ledr_o[*]   ; clk_i                                                                                                               ; 4.129 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[1]  ; clk_i                                                                                                               ; 4.129 ; 4.200 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[3]  ; clk_i                                                                                                               ; 5.121 ; 5.348 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[4]  ; clk_i                                                                                                               ; 5.093 ; 5.303 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[5]  ; clk_i                                                                                                               ; 4.447 ; 4.604 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[6]  ; clk_i                                                                                                               ; 4.949 ; 5.153 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[7]  ; clk_i                                                                                                               ; 4.368 ; 4.510 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[8]  ; clk_i                                                                                                               ; 4.857 ; 5.072 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[9]  ; clk_i                                                                                                               ; 4.696 ; 4.869 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[10] ; clk_i                                                                                                               ; 4.440 ; 4.576 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[11] ; clk_i                                                                                                               ; 5.366 ; 5.610 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[12] ; clk_i                                                                                                               ; 4.758 ; 4.937 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[13] ; clk_i                                                                                                               ; 6.067 ; 6.382 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[14] ; clk_i                                                                                                               ; 5.075 ; 5.301 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[15] ; clk_i                                                                                                               ; 5.832 ; 6.146 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[16] ; clk_i                                                                                                               ; 5.111 ; 5.333 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[17] ; clk_i                                                                                                               ; 4.840 ; 5.025 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[18] ; clk_i                                                                                                               ; 5.149 ; 5.381 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[19] ; clk_i                                                                                                               ; 5.122 ; 5.357 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[20] ; clk_i                                                                                                               ; 4.598 ; 4.748 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[21] ; clk_i                                                                                                               ; 5.541 ; 5.730 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[22] ; clk_i                                                                                                               ; 4.636 ; 4.788 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[23] ; clk_i                                                                                                               ; 4.569 ; 4.740 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[24] ; clk_i                                                                                                               ; 5.192 ; 5.413 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[25] ; clk_i                                                                                                               ; 5.619 ; 5.850 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[26] ; clk_i                                                                                                               ; 4.513 ; 4.652 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[27] ; clk_i                                                                                                               ; 5.237 ; 5.470 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[28] ; clk_i                                                                                                               ; 4.709 ; 4.889 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[29] ; clk_i                                                                                                               ; 5.225 ; 5.469 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[30] ; clk_i                                                                                                               ; 5.386 ; 5.653 ; Rise       ; clk_i                                                                                                               ;
;  data_io_ledr_o[31] ; clk_i                                                                                                               ; 4.638 ; 4.813 ; Rise       ; clk_i                                                                                                               ;
; data_out[*]         ; clk_i                                                                                                               ; 4.877 ; 5.058 ; Rise       ; clk_i                                                                                                               ;
;  data_out[0]        ; clk_i                                                                                                               ; 5.719 ; 6.027 ; Rise       ; clk_i                                                                                                               ;
;  data_out[1]        ; clk_i                                                                                                               ; 5.530 ; 5.793 ; Rise       ; clk_i                                                                                                               ;
;  data_out[2]        ; clk_i                                                                                                               ; 6.605 ; 6.939 ; Rise       ; clk_i                                                                                                               ;
;  data_out[3]        ; clk_i                                                                                                               ; 4.890 ; 5.098 ; Rise       ; clk_i                                                                                                               ;
;  data_out[4]        ; clk_i                                                                                                               ; 5.612 ; 5.893 ; Rise       ; clk_i                                                                                                               ;
;  data_out[5]        ; clk_i                                                                                                               ; 4.877 ; 5.058 ; Rise       ; clk_i                                                                                                               ;
;  data_out[6]        ; clk_i                                                                                                               ; 5.472 ; 5.724 ; Rise       ; clk_i                                                                                                               ;
;  data_out[7]        ; clk_i                                                                                                               ; 5.602 ; 5.895 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; clk_i                                                                                                               ; 4.141 ; 4.244 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[1]      ; clk_i                                                                                                               ; 4.519 ; 4.670 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[2]      ; clk_i                                                                                                               ; 4.506 ; 4.641 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[3]      ; clk_i                                                                                                               ; 4.386 ; 4.516 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[4]      ; clk_i                                                                                                               ; 4.393 ; 4.519 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[5]      ; clk_i                                                                                                               ; 4.141 ; 4.244 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[6]      ; clk_i                                                                                                               ; 4.370 ; 4.492 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[7]      ; clk_i                                                                                                               ; 5.844 ; 6.096 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[8]      ; clk_i                                                                                                               ; 4.473 ; 4.622 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[9]      ; clk_i                                                                                                               ; 4.380 ; 4.510 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[10]     ; clk_i                                                                                                               ; 4.420 ; 4.555 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[11]     ; clk_i                                                                                                               ; 4.604 ; 4.752 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[12]     ; clk_i                                                                                                               ; 4.834 ; 5.022 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[13]     ; clk_i                                                                                                               ; 4.202 ; 4.297 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[14]     ; clk_i                                                                                                               ; 4.245 ; 4.375 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[15]     ; clk_i                                                                                                               ; 4.405 ; 4.551 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[16]     ; clk_i                                                                                                               ; 4.834 ; 5.024 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[17]     ; clk_i                                                                                                               ; 4.539 ; 4.674 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[18]     ; clk_i                                                                                                               ; 4.434 ; 4.567 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[19]     ; clk_i                                                                                                               ; 4.701 ; 4.878 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[20]     ; clk_i                                                                                                               ; 4.534 ; 4.670 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[21]     ; clk_i                                                                                                               ; 4.205 ; 4.299 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[22]     ; clk_i                                                                                                               ; 4.236 ; 4.341 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[23]     ; clk_i                                                                                                               ; 4.394 ; 4.519 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[24]     ; clk_i                                                                                                               ; 4.884 ; 5.069 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[25]     ; clk_i                                                                                                               ; 4.889 ; 5.075 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[26]     ; clk_i                                                                                                               ; 4.877 ; 5.062 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[27]     ; clk_i                                                                                                               ; 5.065 ; 5.258 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[28]     ; clk_i                                                                                                               ; 4.661 ; 4.820 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[29]     ; clk_i                                                                                                               ; 4.634 ; 4.787 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[30]     ; clk_i                                                                                                               ; 4.847 ; 5.049 ; Rise       ; clk_i                                                                                                               ;
;  pc_debug_o[31]     ; clk_i                                                                                                               ; 4.430 ; 4.592 ; Rise       ; clk_i                                                                                                               ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.716 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 2.716 ;       ; Rise       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
; pc_debug_o[*]       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.872 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
;  pc_debug_o[0]      ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;       ; 2.872 ; Fall       ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ;
+---------------------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Progagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; data_input[9] ; data_out[0] ; 10.837 ; 10.893 ; 11.380 ; 11.468 ;
; data_input[9] ; data_out[1] ; 10.171 ; 10.178 ; 10.679 ; 10.718 ;
; data_input[9] ; data_out[2] ; 12.016 ; 12.111 ; 12.508 ; 12.635 ;
; data_input[9] ; data_out[3] ; 9.706  ; 9.686  ; 10.204 ; 10.287 ;
; data_input[9] ; data_out[4] ; 11.626 ; 11.682 ; 12.170 ; 12.258 ;
; data_input[9] ; data_out[5] ; 10.546 ; 10.504 ; 11.096 ; 11.097 ;
; data_input[9] ; data_out[6] ; 11.341 ; 11.351 ; 11.884 ; 11.926 ;
; data_input[9] ; data_out[7] ; 11.854 ; 11.963 ; 12.473 ; 12.469 ;
+---------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Progagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; data_input[9] ; data_out[0] ; 6.078 ; 6.267 ; 6.783 ; 6.992 ;
; data_input[9] ; data_out[1] ; 5.736 ; 5.895 ; 6.385 ; 6.564 ;
; data_input[9] ; data_out[2] ; 6.985 ; 7.237 ; 7.638 ; 7.910 ;
; data_input[9] ; data_out[3] ; 5.486 ; 5.589 ; 6.163 ; 6.305 ;
; data_input[9] ; data_out[4] ; 6.524 ; 6.760 ; 7.231 ; 7.487 ;
; data_input[9] ; data_out[5] ; 5.897 ; 6.022 ; 6.605 ; 6.754 ;
; data_input[9] ; data_out[6] ; 6.377 ; 6.583 ; 7.083 ; 7.308 ;
; data_input[9] ; data_out[7] ; 6.655 ; 6.941 ; 7.408 ; 7.637 ;
+---------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[16]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[17]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[18]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[19]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[20]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[21]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[22]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[23]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[24]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[25]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[26]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[27]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[28]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[29]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[30]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pc_debug_o[31]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[25]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[26]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[27]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[28]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[29]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[30]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[31]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HRDATA[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[13]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[14]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[15]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[16]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[17]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[18]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[19]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[20]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[21]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[22]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[23]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[24]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[25]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[26]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[27]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[28]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[29]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[30]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HADDR[31]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; baud_tick          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_trans[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; data_input[9]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UARTCLK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_ni              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[8]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_input[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; HADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; HADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; baud_tick          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_trans[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.99e-09 V                   ; 2.53 V              ; -0.0412 V           ; 0.279 V                              ; 0.088 V                              ; 1.14e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.99e-09 V                  ; 2.53 V             ; -0.0412 V          ; 0.279 V                             ; 0.088 V                             ; 1.14e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.21e-09 V                   ; 2.38 V              ; -0.0507 V           ; 0.161 V                              ; 0.093 V                              ; 2.91e-10 s                  ; 2.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.21e-09 V                  ; 2.38 V             ; -0.0507 V          ; 0.161 V                             ; 0.093 V                             ; 2.91e-10 s                 ; 2.66e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; HADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; baud_tick          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.99e-07 V                   ; 2.39 V              ; -0.0291 V           ; 0.081 V                              ; 0.039 V                              ; 1.9e-10 s                   ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.99e-07 V                  ; 2.39 V             ; -0.0291 V          ; 0.081 V                             ; 0.039 V                             ; 1.9e-10 s                  ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.5e-07 V                    ; 2.35 V              ; -0.0159 V           ; 0.081 V                              ; 0.032 V                              ; 4.24e-10 s                  ; 3.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 8.5e-07 V                   ; 2.35 V             ; -0.0159 V          ; 0.081 V                             ; 0.032 V                             ; 4.24e-10 s                 ; 3.5e-10 s                  ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pc_debug_o[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; pc_debug_o[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[16]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[17]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[18]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[19]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[20]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[21]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[22]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[23]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[24]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[25]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[26]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[27]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pc_debug_o[28]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[29]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[30]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pc_debug_o[31]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_ledr_o[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_ledr_o[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_out[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; UART_TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HRDATA[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HRDATA[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HRDATA[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HADDR[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[13]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HADDR[14]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[15]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[16]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[17]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[18]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[19]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[20]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HADDR[21]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[22]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[23]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[24]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[25]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[26]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[27]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[28]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[29]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[30]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HADDR[31]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; baud_tick          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_trans[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_io_lcd_o[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; data_io_lcd_o[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 1        ; 0        ; 1        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0        ; 0        ; 3        ; 3        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0        ; 0        ; 20       ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0        ; 0        ; 8        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0        ; 0        ; 0        ; 8        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 0        ; 8        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0        ; 0        ; 12       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i                                                                                                               ; 29       ; 17       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i                                                                                                               ; 31       ; 34       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i                                                                                                               ; 12       ; 20       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i                                                                                                               ; 0        ; 8        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; clk_i                                                                                                               ; 8        ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i                                                                                                               ; 396      ; 780      ; 0        ; 0        ;
; clk_i                                                                                                               ; clk_i                                                                                                               ; 4426963  ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i                                                                                                               ; 35539    ; 35467    ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i                                                                                                               ; 33       ; 1        ; 0        ; 0        ;
; rst_ni                                                                                                              ; clk_i                                                                                                               ; 42       ; 40       ; 0        ; 0        ;
; UARTCLK                                                                                                             ; clk_i                                                                                                               ; 7524     ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 28123    ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 569      ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; rst_ni                                                                                                              ; 2        ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK                                                                                                             ; 47       ; 306      ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK                                                                                                             ; 7        ; 7        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK                                                                                                             ; 7        ; 7        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK                                                                                                             ; 13       ; 13       ; 0        ; 0        ;
; clk_i                                                                                                               ; UARTCLK                                                                                                             ; 276      ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; UARTCLK                                                                                                             ; 3774     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; 1        ; 0        ; 1        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0        ; 0        ; 3        ; 3        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; 0        ; 0        ; 20       ; 0        ;
; clk_i                                                                                                               ; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; 0        ; 0        ; 8        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; 0        ; 0        ; 0        ; 8        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 8        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; 0        ; 0        ; 8        ; 0        ;
; UARTCLK                                                                                                             ; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; 0        ; 0        ; 12       ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; clk_i                                                                                                               ; 29       ; 17       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout                            ; clk_i                                                                                                               ; 31       ; 34       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg                            ; clk_i                                                                                                               ; 12       ; 20       ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; clk_i                                                                                                               ; 0        ; 8        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; clk_i                                                                                                               ; 8        ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; clk_i                                                                                                               ; 396      ; 780      ; 0        ; 0        ;
; clk_i                                                                                                               ; clk_i                                                                                                               ; 4426963  ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; clk_i                                                                                                               ; 35539    ; 35467    ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; clk_i                                                                                                               ; 33       ; 1        ; 0        ; 0        ;
; rst_ni                                                                                                              ; clk_i                                                                                                               ; 42       ; 40       ; 0        ; 0        ;
; UARTCLK                                                                                                             ; clk_i                                                                                                               ; 7524     ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]                                     ; 28123    ; 0        ; 0        ; 0        ;
; clk_i                                                                                                               ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]                             ; 569      ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; rst_ni                                                                                                              ; 2        ; 0        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q                           ; UARTCLK                                                                                                             ; 47       ; 306      ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]           ; UARTCLK                                                                                                             ; 7        ; 7        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                 ; UARTCLK                                                                                                             ; 7        ; 7        ; 0        ; 0        ;
; AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag ; UARTCLK                                                                                                             ; 13       ; 13       ; 0        ; 0        ;
; clk_i                                                                                                               ; UARTCLK                                                                                                             ; 276      ; 0        ; 0        ; 0        ;
; UARTCLK                                                                                                             ; UARTCLK                                                                                                             ; 3774     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                           ; clk_i                                                                                   ; 3401     ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i                                                                                   ; 115      ; 115      ; 0        ; 0        ;
; rst_ni                                                                          ; clk_i                                                                                   ; 3384     ; 3384     ; 0        ; 0        ;
; rst_ni                                                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 29       ; 29       ; 0        ; 0        ;
; rst_ni                                                                          ; UARTCLK                                                                                 ; 352      ; 352      ; 0        ; 0        ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_i                                                                           ; clk_i                                                                                   ; 3401     ; 0        ; 0        ; 0        ;
; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] ; clk_i                                                                                   ; 115      ; 115      ; 0        ; 0        ;
; rst_ni                                                                          ; clk_i                                                                                   ; 3384     ; 3384     ; 0        ; 0        ;
; rst_ni                                                                          ; pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] ; 29       ; 29       ; 0        ; 0        ;
; rst_ni                                                                          ; UARTCLK                                                                                 ; 352      ; 352      ; 0        ; 0        ;
+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 155   ; 155  ;
; Unconstrained Output Port Paths ; 191   ; 191  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 09 01:23:44 2024
Info: Command: quartus_sta Thesis_Project -c Thesis_Project
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 104 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_i clk_i
    Info (332105): create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0]
    Info (332105): create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag
    Info (332105): create_clock -period 1.000 -name rst_ni rst_ni
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]
    Info (332105): create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6
    Info (332105): create_clock -period 1.000 -name UARTCLK UARTCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.648    -19836.320 clk_i 
    Info (332119):    -6.643      -196.564 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -4.055        -9.717 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -3.097      -731.822 UARTCLK 
    Info (332119):    -2.646        -4.869 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
    Info (332119):    -1.982       -48.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -1.513       -10.045 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):    -1.058        -1.646 rst_ni 
    Info (332119):    -0.842        -4.720 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.758        -6.030 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):    -0.666        -4.858 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
Info (332146): Worst-case hold slack is -1.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.064        -7.429 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.953        -5.660 UARTCLK 
    Info (332119):    -0.362        -0.617 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -0.310        -2.006 clk_i 
    Info (332119):    -0.104        -0.363 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.113         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.377         0.000 rst_ni 
    Info (332119):     0.661         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.751         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.804         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     2.026         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
Info (332146): Worst-case recovery slack is -4.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.229     -1250.299 clk_i 
    Info (332119):    -0.115        -0.460 UARTCLK 
    Info (332119):     0.025         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
Info (332146): Worst-case removal slack is -1.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.264       -32.537 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.248      -510.570 clk_i 
    Info (332119):    -0.174       -59.253 UARTCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3415.000 clk_i 
    Info (332119):    -3.000      -355.000 UARTCLK 
    Info (332119):    -3.000        -3.000 rst_ni 
    Info (332119):     0.348         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.354         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.372         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.400         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.425         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.429         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
    Info (332119):     0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):     0.437         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.070
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.070    -17521.515 clk_i 
    Info (332119):    -5.820      -172.755 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -3.676        -8.753 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -2.695      -629.643 UARTCLK 
    Info (332119):    -2.376        -4.302 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
    Info (332119):    -1.731       -42.901 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -1.283        -8.235 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):    -0.837        -1.265 rst_ni 
    Info (332119):    -0.717        -3.758 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.690        -5.486 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):    -0.602        -4.358 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
Info (332146): Worst-case hold slack is -0.877
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.877        -4.301 UARTCLK 
    Info (332119):    -0.843        -5.628 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.296        -0.523 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -0.222        -1.009 clk_i 
    Info (332119):     0.029         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.162         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.348         0.000 rst_ni 
    Info (332119):     0.665         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.704         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.741         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     1.865         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
Info (332146): Worst-case recovery slack is -3.659
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.659     -1074.332 clk_i 
    Info (332119):    -0.061        -0.061 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.007        -0.028 UARTCLK 
Info (332146): Worst-case removal slack is -1.069
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.069       -27.085 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.271      -494.981 clk_i 
    Info (332119):    -0.169       -57.636 UARTCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3415.000 clk_i 
    Info (332119):    -3.000      -355.000 UARTCLK 
    Info (332119):    -3.000        -3.000 rst_ni 
    Info (332119):     0.367         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.412         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):     0.422         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.423         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.428         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.439         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.909    -10122.274 clk_i 
    Info (332119):    -3.452      -101.549 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):    -2.090        -4.881 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -1.400      -267.921 UARTCLK 
    Info (332119):    -1.359        -2.291 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
    Info (332119):    -0.624       -12.951 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.419        -2.144 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):    -0.278        -1.037 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.232        -0.232 rst_ni 
    Info (332119):    -0.184        -1.458 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):    -0.093        -0.213 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
Info (332146): Worst-case hold slack is -0.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.658        -8.826 UARTCLK 
    Info (332119):    -0.491        -3.301 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):    -0.333        -8.316 clk_i 
    Info (332119):    -0.262        -0.502 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
    Info (332119):    -0.064        -0.116 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.027         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.209         0.000 rst_ni 
    Info (332119):     0.368         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.421         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.531         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     1.206         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
Info (332146): Worst-case recovery slack is -2.065
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.065      -633.204 clk_i 
    Info (332119):    -0.139        -7.901 UARTCLK 
    Info (332119):     0.072         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
Info (332146): Worst-case removal slack is -0.803
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.803       -20.243 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):    -0.217      -427.644 clk_i 
    Info (332119):    -0.146       -50.041 UARTCLK 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -3462.993 clk_i 
    Info (332119):    -3.000      -359.376 UARTCLK 
    Info (332119):    -3.000        -3.000 rst_ni 
    Info (332119):     0.321         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6 
    Info (332119):     0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] 
    Info (332119):     0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag 
    Info (332119):     0.360         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] 
    Info (332119):     0.416         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[0] 
    Info (332119):     0.420         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg 
    Info (332119):     0.424         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE|Q 
    Info (332119):     0.471         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Mon Dec 09 01:23:53 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


