// Generated by CIRCT 42e53322a
module bsg_unconcentrate_static_7(	// /tmp/tmp.wqUyYkh5hE/11308_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_7.cleaned.mlir:2:3
  input  [2:0] i,	// /tmp/tmp.wqUyYkh5hE/11308_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_7.cleaned.mlir:2:44
  output [2:0] o	// /tmp/tmp.wqUyYkh5hE/11308_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_7.cleaned.mlir:2:57
);

  assign o = i;	// /tmp/tmp.wqUyYkh5hE/11308_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_unconcentrate_static_7.cleaned.mlir:3:5
endmodule

