<profile>

<section name = "Vivado HLS Report for 'math_accel'" level="0">
<item name = "Date">Sun Sep  4 20:47:50 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">math_accel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 16.41, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">20, 20, 21, 21, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_math_accel_Block_ZrsILi32ELb0EE11ap_int_s_fu_84">math_accel_Block_ZrsILi32ELb0EE11ap_int_s, 20, 20, 20, 20, none</column>
<column name="stg_9_math_accel_hls_fptoui_double_i321_fu_103">math_accel_hls_fptoui_double_i321, 0, 0, 0, 0, none</column>
<column name="stg_31_math_accel_Block_ZrsILi32ELb0EE11ap_int_1_fu_109">math_accel_Block_ZrsILi32ELb0EE11ap_int_1, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">0, -, 10, 60</column>
<column name="Instance">0, 2, 1494, 3254</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 4, 18</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="math_accel_Block_ZrsILi32ELb0EE11ap_int_1_U0">math_accel_Block_ZrsILi32ELb0EE11ap_int_1, 0, 0, 3, 4</column>
<column name="math_accel_Block_ZrsILi32ELb0EE11ap_int_U0">math_accel_Block_ZrsILi32ELb0EE11ap_int_s, 0, 2, 1421, 2694</column>
<column name="math_accel_control_intr_s_axi_U">math_accel_control_intr_s_axi, 0, 0, 36, 40</column>
<column name="math_accel_hls_fptoui_double_i321_U0">math_accel_hls_fptoui_double_i321, 0, 0, 34, 516</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="p_channel_U">0, 5, 44, 2, 32, 64</column>
<column name="tmp_4_loc_channel_U">0, 0, 0, 2, 64, 128</column>
<column name="tmp_last_V_2_loc_channel_U">0, 5, 16, 2, 1, 2</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_intr_AWVALID">in, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_AWREADY">out, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_AWADDR">in, 4, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_WVALID">in, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_WREADY">out, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_WDATA">in, 32, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_WSTRB">in, 4, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_ARVALID">in, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_ARREADY">out, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_ARADDR">in, 4, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_RVALID">out, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_RREADY">in, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_RDATA">out, 32, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_RRESP">out, 2, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_BVALID">out, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_BREADY">in, 1, s_axi, control_intr, return void</column>
<column name="s_axi_control_intr_BRESP">out, 2, s_axi, control_intr, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, math_accel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, math_accel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, math_accel, return value</column>
<column name="in_stream_TDATA">in, 32, axis, input_stream_V_data_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, input_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, input_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, input_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 1, axis, input_stream_V_id_V, pointer</column>
<column name="in_stream_TDEST">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, output_stream_V_data_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, output_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, output_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 1, axis, output_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, output_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 1, axis, output_stream_V_id_V, pointer</column>
<column name="out_stream_TDEST">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, output_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, output_stream_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
