{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 17:38:22 2015 " "Info: Processing started: Mon Nov 02 17:38:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 " "Warning: Node \"DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9\" is a latch" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 " "Warning: Node \"DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25\" is a latch" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 register DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 399.04 MHz 2.506 ns Internal " "Info: Clock \"clk\" has Internal fmax of 399.04 MHz between source register \"DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9\" and destination register \"DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25\" (period= 2.506 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 1 REG LCCOMB_X1_Y5_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.396 ns DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 2 REG LCCOMB_X1_Y5_N6 2 " "Info: 2: + IC(0.246 ns) + CELL(0.150 ns) = 0.396 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.88 % ) " "Info: Total cell delay = 0.150 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.246 ns ( 62.12 % ) " "Info: Total interconnect delay = 0.246 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.246 ns - Smallest " "Info: - Smallest clock skew is 0.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.528 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.393 ns) 2.528 ns DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25 3 REG LCCOMB_X1_Y5_N6 2 " "Info: 3: + IC(1.024 ns) + CELL(0.393 ns) = 2.528 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_7\|z~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 54.67 % ) " "Info: Total cell delay = 1.382 ns ( 54.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 45.33 % ) " "Info: Total interconnect delay = 1.146 ns ( 45.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.024ns } { 0.000ns 0.989ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.282 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 2.282 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 3 REG LCCOMB_X1_Y5_N0 2 " "Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 49.91 % ) " "Info: Total cell delay = 1.139 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.143 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.024ns } { 0.000ns 0.989ns 0.000ns 0.393ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.103 ns + " "Info: + Micro setup delay of destination is 1.103 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_7|z~25 } { 0.000ns 0.000ns 0.122ns 1.024ns } { 0.000ns 0.989ns 0.000ns 0.393ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 S clk 4.300 ns register " "Info: tsu for register \"DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9\" (data pin = \"S\", clock pin = \"clk\") is 4.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.712 ns + Longest pin register " "Info: + Longest pin to register delay is 5.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns S 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'S'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.447 ns) + CELL(0.413 ns) 5.712 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 2 REG LCCOMB_X1_Y5_N0 2 " "Info: 2: + IC(4.447 ns) + CELL(0.413 ns) = 5.712 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 22.15 % ) " "Info: Total cell delay = 1.265 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.447 ns ( 77.85 % ) " "Info: Total interconnect delay = 4.447 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { S S~combout DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 4.447ns } { 0.000ns 0.852ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.870 ns + " "Info: + Micro setup delay of destination is 0.870 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.282 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 2.282 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 3 REG LCCOMB_X1_Y5_N0 2 " "Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 49.91 % ) " "Info: Total cell delay = 1.139 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.143 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { S S~combout DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 4.447ns } { 0.000ns 0.852ns 0.413ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk NotQ DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 6.287 ns register " "Info: tco from clock \"clk\" to destination pin \"NotQ\" through register \"DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9\" is 6.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.282 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 2.282 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 3 REG LCCOMB_X1_Y5_N0 2 " "Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 49.91 % ) " "Info: Total cell delay = 1.139 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.143 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.005 ns + Longest register pin " "Info: + Longest register to pin delay is 4.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 1 REG LCCOMB_X1_Y5_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 0.904 ns DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_8\|z~0 2 COMB LCCOMB_X1_Y5_N20 1 " "Info: 2: + IC(0.466 ns) + CELL(0.438 ns) = 0.904 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_8\|z~0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(2.642 ns) 4.005 ns NotQ 3 PIN PIN_24 0 " "Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 4.005 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 76.90 % ) " "Info: Total cell delay = 3.080 ns ( 76.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 23.10 % ) " "Info: Total interconnect delay = 0.925 ns ( 23.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.466ns 0.459ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.005 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.005 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.466ns 0.459ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk NotQ 4.967 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"NotQ\" is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.275 ns) 1.866 ns DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_8\|z~0 2 COMB LCCOMB_X1_Y5_N20 1 " "Info: 2: + IC(0.602 ns) + CELL(0.275 ns) = 1.866 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Slave\|MyNor:comb_8\|z~0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { clk DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(2.642 ns) 4.967 ns NotQ 3 PIN PIN_24 0 " "Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 4.967 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.906 ns ( 78.64 % ) " "Info: Total cell delay = 3.906 ns ( 78.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 21.36 % ) " "Info: Total interconnect delay = 1.061 ns ( 21.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { clk DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { clk clk~combout DFlipFlopStruct:comb_7|DLatchStruct:Slave|MyNor:comb_8|z~0 NotQ } { 0.000ns 0.000ns 0.602ns 0.459ns } { 0.000ns 0.989ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 S clk -3.430 ns register " "Info: th for register \"DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9\" (data pin = \"S\", clock pin = \"clk\") is -3.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.282 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.150 ns) 2.282 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 3 REG LCCOMB_X1_Y5_N0 2 " "Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 49.91 % ) " "Info: Total cell delay = 1.139 ns ( 49.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 50.09 % ) " "Info: Total interconnect delay = 1.143 ns ( 50.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.712 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns S 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'S'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "RSFlipFlopStruct.v" "" { Text "H:/Workspaces/QII/lab4/RSFlipFlopStruct.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.447 ns) + CELL(0.413 ns) 5.712 ns DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9 2 REG LCCOMB_X1_Y5_N0 2 " "Info: 2: + IC(4.447 ns) + CELL(0.413 ns) = 5.712 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 2; REG Node = 'DFlipFlopStruct:comb_7\|DLatchStruct:Master\|MyNor:comb_7\|z~9'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "MyNor.v" "" { Text "H:/Workspaces/QII/lab4/MyNor.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 22.15 % ) " "Info: Total cell delay = 1.265 ns ( 22.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.447 ns ( 77.85 % ) " "Info: Total interconnect delay = 4.447 ns ( 77.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { S S~combout DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 4.447ns } { 0.000ns 0.852ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { clk clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.282 ns" { clk clk~combout clk~clkctrl DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 0.122ns 1.021ns } { 0.000ns 0.989ns 0.000ns 0.150ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { S DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.712 ns" { S S~combout DFlipFlopStruct:comb_7|DLatchStruct:Master|MyNor:comb_7|z~9 } { 0.000ns 0.000ns 4.447ns } { 0.000ns 0.852ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Allocated 161 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 17:38:23 2015 " "Info: Processing ended: Mon Nov 02 17:38:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
