ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Dec 30, 2020 at 19:30:23 CST
ncverilog
	MinmaxWrapper_tb.sv
	../../MinMax/MinmaxWrapper.sv
	../../MinMax/MinmaxNode.sv
	../../MinMax/PointGen.sv
	../../MinMax/Score.sv
	../../MinMax/CheckFive.sv
	../../Suansha/KillWrapper.sv
	../../Suansha/KillNode.sv
	../../Suansha/Threats.sv
	+access+r
Recompiling... reason: file './MinmaxWrapper_tb.sv' is newer than expected.
	expected: Wed Dec 30 19:24:10 2020
	actual:   Wed Dec 30 19:30:19 2020
file: MinmaxWrapper_tb.sv
	module worklib.minmax_tb:sv
		errors: 0, warnings: 0
file: ../../MinMax/MinmaxNode.sv
	module worklib.Minmax:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Minmax:sv <0x4f9479d9>
			streams:  36, words: 32291
		worklib.minmax_tb:sv <0x5973d255>
			streams:  11, words: 17695
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 122       9
		Registers:              5303     374
		Scalar wires:            811       -
		Vectored wires:          881       -
		Always blocks:           222      13
		Initial blocks:            3       3
		Cont. assignments:       389      50
		Pseudo assignments:      941     193
		Compilation units:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.minmax_tb:sv
Loading snapshot worklib.minmax_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'MinmaxWrapper.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
File was opened successfully : -2147483645
(X, Y) = ( 1,  5)

Simulation complete via $finish(1) at time 16765 NS + 4
./MinmaxWrapper_tb.sv:66                 $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Dec 30, 2020 at 19:30:28 CST  (total: 00:00:05)
