#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 19:11:21 2024
# Process ID: 31284
# Current directory: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src
# Command line: vivado
# Log file: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/vivado.log
# Journal file: /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/project_cache.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v] -no_script -reset -force -quiet
remove_files  /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v
add_files -norecurse {/home/inf2021/kvarakliotis/Desktop/mem_entire/cache.v /home/inf2021/kvarakliotis/Desktop/mem_entire/hash_param.v /home/inf2021/kvarakliotis/Desktop/mem_entire/cache_controller.v /home/inf2021/kvarakliotis/Desktop/mem_entire/cache_entire.v /home/inf2021/kvarakliotis/Desktop/mem_entire/priority_handler.v /home/inf2021/kvarakliotis/Desktop/mem_entire/write_buffer.v /home/inf2021/kvarakliotis/Desktop/mem_entire/bram.v /home/inf2021/kvarakliotis/Desktop/mem_entire/done_sig_obscuring.v /home/inf2021/kvarakliotis/Desktop/mem_entire/reading_fsm.v /home/inf2021/kvarakliotis/Desktop/mem_entire/word_to_block.v /home/inf2021/kvarakliotis/Desktop/mem_entire/mem_entire.v /home/inf2021/kvarakliotis/Desktop/mem_entire/writing_fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
source tb.tcl
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
run 800 ns
relaunch_sim
relaunch_sim
run 800 ns
run all
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
save_wave_config {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg}
close_sim
add_files -norecurse /home/inf2021/kvarakliotis/Desktop/mem_entire/vector2offset_convert.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
open_wave_config /home/inf2021/kvarakliotis/Desktop/riscv-RV32I_UNIT_TESTS/project_cache/tb_behav.wcfg
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
