library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library xpm;
use xpm.vcomponents.all;

entity RadDebugHub is
  generic (
    C_S_AXI_DATA_WIDTH : integer := 32;
    C_S_AXI_ADDR_WIDTH : integer := 6;
    SAMPLE_WIDTH       : integer := 32;
    EVENT_WIDTH        : integer := 8;
    DEPTH              : integer := 1024;
    ADDR_WIDTH         : integer := 10;
    CMD_LANES          : integer := 4;
    VENDOR_TAG         : string  := "XILINX";
    PRODUCT_SERIES_TAG : string  := "7SERIES";
    G_DEBUG_BUS        : string  := "AXI_LITE"
  );
  port (
    sample_clk     : in  std_logic;
    sample_rstn    : in  std_logic;
    sample_i       : in  std_logic_vector(SAMPLE_WIDTH - 1 downto 0);
    event_i        : in  std_logic_vector(EVENT_WIDTH - 1 downto 0);
    irq_o          : out std_logic;
    S_AXI_ACLK     : in  std_logic;
    S_AXI_ARESETN  : in  std_logic;
    S_AXI_AWADDR   : in  std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
    S_AXI_AWPROT   : in  std_logic_vector(2 downto 0);
    S_AXI_AWVALID  : in  std_logic;
    S_AXI_AWREADY  : out std_logic;
    S_AXI_WDATA    : in  std_logic_vector(C_S_AXI_DATA_WIDTH - 1 downto 0);
    S_AXI_WSTRB    : in  std_logic_vector((C_S_AXI_DATA_WIDTH / 8) - 1 downto 0);
    S_AXI_WVALID   : in  std_logic;
    S_AXI_WREADY   : out std_logic;
    S_AXI_BRESP    : out std_logic_vector(1 downto 0);
    S_AXI_BVALID   : out std_logic;
    S_AXI_BREADY   : in  std_logic;
    S_AXI_ARADDR   : in  std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0);
    S_AXI_ARPROT   : in  std_logic_vector(2 downto 0);
    S_AXI_ARVALID  : in  std_logic;
    S_AXI_ARREADY  : out std_logic;
    S_AXI_RDATA    : out std_logic_vector(C_S_AXI_DATA_WIDTH - 1 downto 0);
    S_AXI_RRESP    : out std_logic_vector(1 downto 0);
    S_AXI_RVALID   : out std_logic;
    S_AXI_RREADY   : in  std_logic
  );
end entity;

architecture rtl of RadDebugHub is
  constant CMD_WIDTH    : integer := 4 + (2 * EVENT_WIDTH) + ADDR_WIDTH;
  constant STATUS_WIDTH : integer := 4 + ADDR_WIDTH + 1;
  constant SAMPLE_WORDS : integer := (SAMPLE_WIDTH + 31) / 32;

  type cmd_state_t is (CMD_IDLE, CMD_SEND, CMD_TOGGLE, CMD_WAIT_ACK);

  signal awready     : std_logic := '0';
  signal wready      : std_logic := '0';
  signal bvalid      : std_logic := '0';
  signal arready     : std_logic := '0';
  signal rvalid      : std_logic := '0';
  signal rdata       : std_logic_vector(31 downto 0) := (others => '0');
  signal awaddr      : std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0) := (others => '0');
  signal araddr      : std_logic_vector(C_S_AXI_ADDR_WIDTH - 1 downto 0) := (others => '0');
  signal aw_en       : std_logic := '1';
  signal wr_en       : std_logic;
  signal rd_en       : std_logic;

  signal control     : std_logic_vector(31 downto 0) := (others => '0');
  signal trig_mask   : std_logic_vector(EVENT_WIDTH - 1 downto 0) := (others => '0');
  signal trig_value  : std_logic_vector(EVENT_WIDTH - 1 downto 0) := (others => '0');
  signal pretrig     : unsigned(ADDR_WIDTH - 1 downto 0) := (others => '0');
  signal posttrig    : unsigned(ADDR_WIDTH - 1 downto 0) := to_unsigned(255, ADDR_WIDTH);
  signal data_index  : unsigned(ADDR_WIDTH - 1 downto 0) := (others => '0');

  signal cmd_state   : cmd_state_t := CMD_IDLE;
  signal cmd_frame   : std_logic_vector(CMD_WIDTH - 1 downto 0) := (others => '0');
  signal cmd_bit     : natural range 0 to CMD_WIDTH - 1 := 0;
  signal cmd_pending : std_logic := '0';
  signal cmd_req     : std_logic_vector(2 downto 0) := (others => '0');
  signal cmd_data_axi : std_logic_vector(CMD_LANES - 1 downto 0) := (others => '0');
  signal cmd_toggle_axi : std_logic := '0';
  signal cmd_ack_axi : std_logic;
  signal cmd_ack_seen : std_logic := '0';
  signal cmd_data_sample : std_logic_vector(CMD_LANES - 1 downto 0);
  signal cmd_toggle_sample : std_logic;
  signal cmd_ack_sample : std_logic;

  signal sample_data : std_logic_vector(SAMPLE_WIDTH - 1 downto 0);
  signal sample_now_s : std_logic_vector(SAMPLE_WIDTH - 1 downto 0);
  signal event_now_s : std_logic_vector(EVENT_WIDTH - 1 downto 0);
  signal sample_now_axi : std_logic_vector(SAMPLE_WIDTH - 1 downto 0);
  signal event_now_axi : std_logic_vector(EVENT_WIDTH - 1 downto 0);

  signal armed_s     : std_logic;
  signal capturing_s : std_logic;
  signal done_s      : std_logic;
  signal overflow_s  : std_logic;
  signal count_s     : unsigned(ADDR_WIDTH downto 0);
  signal status_s    : std_logic_vector(STATUS_WIDTH - 1 downto 0);
  signal status_axi  : std_logic_vector(STATUS_WIDTH - 1 downto 0);
  signal armed       : std_logic;
  signal capturing   : std_logic;
  signal done        : std_logic;
  signal overflow    : std_logic;
  signal count       : unsigned(ADDR_WIDTH downto 0);

  function word32(v : std_logic_vector; word : natural) return std_logic_vector is
    variable r : std_logic_vector(31 downto 0) := (others => '0');
  begin
    for i in 0 to 31 loop
      if i + (word * 32) <= v'high then
        r(i) := v(i + (word * 32));
      end if;
    end loop;
    return r;
  end function;

  function make_cmd(
    arm_req       : std_logic;
    clear_req     : std_logic;
    sw_req        : std_logic;
    auto_rearm    : std_logic;
    mask_v        : std_logic_vector(EVENT_WIDTH - 1 downto 0);
    value_v       : std_logic_vector(EVENT_WIDTH - 1 downto 0);
    post_v        : unsigned(ADDR_WIDTH - 1 downto 0)
  ) return std_logic_vector is
    variable frame : std_logic_vector(CMD_WIDTH - 1 downto 0) := (others => '0');
  begin
    frame(0) := arm_req;
    frame(1) := clear_req;
    frame(2) := sw_req;
    frame(3) := auto_rearm;
    frame(3 + EVENT_WIDTH downto 4) := mask_v;
    frame(3 + (2 * EVENT_WIDTH) downto 4 + EVENT_WIDTH) := value_v;
    frame(CMD_WIDTH - 1 downto 4 + (2 * EVENT_WIDTH)) := std_logic_vector(post_v);
    return frame;
  end function;
begin
  S_AXI_AWREADY <= awready when G_DEBUG_BUS = "AXI_LITE" else '0';
  S_AXI_WREADY <= wready when G_DEBUG_BUS = "AXI_LITE" else '0';
  S_AXI_BRESP <= "00";
  S_AXI_BVALID <= bvalid when G_DEBUG_BUS = "AXI_LITE" else '0';
  S_AXI_ARREADY <= arready when G_DEBUG_BUS = "AXI_LITE" else '0';
  S_AXI_RDATA <= rdata;
  S_AXI_RRESP <= "00";
  S_AXI_RVALID <= rvalid when G_DEBUG_BUS = "AXI_LITE" else '0';
  irq_o <= done and control(4);

  wr_en <= awready and S_AXI_AWVALID and wready and S_AXI_WVALID;
  rd_en <= arready and S_AXI_ARVALID and not rvalid;

  status_s <= std_logic_vector(count_s) & overflow_s & done_s & capturing_s & armed_s;
  count <= unsigned(status_axi(STATUS_WIDTH - 1 downto 4));
  overflow <= status_axi(3);
  done <= status_axi(2);
  capturing <= status_axi(1);
  armed <= status_axi(0);

  i_cmd_data_cdc : xpm_cdc_array_single
    generic map (
      DEST_SYNC_FF => 3,
      WIDTH        => CMD_LANES
    )
    port map (
      src_clk  => S_AXI_ACLK,
      src_in   => cmd_data_axi,
      dest_clk => sample_clk,
      dest_out => cmd_data_sample
    );

  i_cmd_toggle_cdc : xpm_cdc_single
    generic map (DEST_SYNC_FF => 3)
    port map (src_clk => S_AXI_ACLK, src_in => cmd_toggle_axi, dest_clk => sample_clk, dest_out => cmd_toggle_sample);

  i_cmd_ack_cdc : xpm_cdc_single
    generic map (DEST_SYNC_FF => 3)
    port map (src_clk => sample_clk, src_in => cmd_ack_sample, dest_clk => S_AXI_ACLK, dest_out => cmd_ack_axi);

  i_status_cdc : xpm_cdc_array_single
    generic map (
      DEST_SYNC_FF => 3,
      WIDTH        => STATUS_WIDTH
    )
    port map (
      src_clk  => sample_clk,
      src_in   => status_s,
      dest_clk => S_AXI_ACLK,
      dest_out => status_axi
    );

  i_sample_now_cdc : xpm_cdc_array_single
    generic map (
      DEST_SYNC_FF => 3,
      WIDTH        => SAMPLE_WIDTH
    )
    port map (
      src_clk  => sample_clk,
      src_in   => sample_now_s,
      dest_clk => S_AXI_ACLK,
      dest_out => sample_now_axi
    );

  i_event_now_cdc : xpm_cdc_array_single
    generic map (
      DEST_SYNC_FF => 3,
      WIDTH        => EVENT_WIDTH
    )
    port map (
      src_clk  => sample_clk,
      src_in   => event_now_s,
      dest_clk => S_AXI_ACLK,
      dest_out => event_now_axi
    );

  u_radila : entity work.RadILA
    generic map (
      SAMPLE_WIDTH => SAMPLE_WIDTH,
      EVENT_WIDTH  => EVENT_WIDTH,
      DEPTH        => DEPTH,
      ADDR_WIDTH   => ADDR_WIDTH,
      CMD_LANES    => CMD_LANES,
      VENDOR_TAG   => VENDOR_TAG,
      PRODUCT_SERIES_TAG => PRODUCT_SERIES_TAG
    )
    port map (
      sample_clk       => sample_clk,
      sample_rstn      => sample_rstn,
      axi_clk          => S_AXI_ACLK,
      axi_rstn         => S_AXI_ARESETN,
      sample_i         => sample_i,
      event_i          => event_i,
      cmd_data_i       => cmd_data_sample,
      cmd_toggle_i     => cmd_toggle_sample,
      cmd_ack_toggle_o => cmd_ack_sample,
      rd_index_i       => data_index,
      rd_data_o        => sample_data,
      sample_now_o     => sample_now_s,
      event_now_o      => event_now_s,
      armed_o          => armed_s,
      capturing_o      => capturing_s,
      done_o           => done_s,
      overflow_o       => overflow_s,
      count_o          => count_s
    );

  gen_axi_lite : if G_DEBUG_BUS = "AXI_LITE" generate
    process(S_AXI_ACLK)
      variable next_control : std_logic_vector(31 downto 0);
      variable next_mask    : std_logic_vector(EVENT_WIDTH - 1 downto 0);
      variable next_value   : std_logic_vector(EVENT_WIDTH - 1 downto 0);
      variable next_post    : unsigned(ADDR_WIDTH - 1 downto 0);
      variable next_req     : std_logic_vector(2 downto 0);
      variable next_cmd_data : std_logic_vector(CMD_LANES - 1 downto 0);
      variable bit_index     : natural;
    begin
      if rising_edge(S_AXI_ACLK) then
        if S_AXI_ARESETN = '0' then
          awready <= '0';
          wready <= '0';
          bvalid <= '0';
          arready <= '0';
          rvalid <= '0';
          aw_en <= '1';
          control <= (others => '0');
          trig_mask <= (others => '0');
          trig_value <= (others => '0');
          pretrig <= (others => '0');
          posttrig <= to_unsigned(255, ADDR_WIDTH);
          data_index <= (others => '0');
          cmd_state <= CMD_IDLE;
          cmd_frame <= (others => '0');
          cmd_bit <= 0;
          cmd_pending <= '0';
          cmd_req <= (others => '0');
          cmd_data_axi <= (others => '0');
          cmd_toggle_axi <= '0';
          cmd_ack_seen <= cmd_ack_axi;
        else
          next_control := control;
          next_mask := trig_mask;
          next_value := trig_value;
          next_post := posttrig;
          next_req := cmd_req;

          if cmd_state = CMD_IDLE and cmd_pending = '1' then
            cmd_frame <= make_cmd(cmd_req(0), cmd_req(1), cmd_req(2),
                                  control(3), trig_mask, trig_value, posttrig);
            next_req := (others => '0');
            cmd_pending <= '0';
            cmd_bit <= 0;
            cmd_state <= CMD_SEND;
          elsif cmd_state = CMD_SEND then
            next_cmd_data := (others => '0');
            for lane in 0 to CMD_LANES - 1 loop
              bit_index := cmd_bit + lane;
              if bit_index < CMD_WIDTH then
                next_cmd_data(lane) := cmd_frame(bit_index);
              end if;
            end loop;
            cmd_data_axi <= next_cmd_data;
            cmd_state <= CMD_TOGGLE;
          elsif cmd_state = CMD_TOGGLE then
            cmd_toggle_axi <= not cmd_toggle_axi;
            cmd_state <= CMD_WAIT_ACK;
          elsif cmd_state = CMD_WAIT_ACK then
            if cmd_ack_axi /= cmd_ack_seen then
              cmd_ack_seen <= cmd_ack_axi;
              if cmd_bit + CMD_LANES >= CMD_WIDTH then
                cmd_state <= CMD_IDLE;
              else
                cmd_bit <= cmd_bit + CMD_LANES;
                cmd_state <= CMD_SEND;
              end if;
            end if;
          end if;

          if awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en = '1' then
            awready <= '1';
            wready <= '1';
            awaddr <= S_AXI_AWADDR;
            aw_en <= '0';
          else
            awready <= '0';
            wready <= '0';
          end if;

          if wr_en = '1' then
            case awaddr(5 downto 2) is
              when "0010" =>
                next_control := S_AXI_WDATA;
                if S_AXI_WDATA(0) = '1' then
                  next_req(0) := '1';
                end if;
                if S_AXI_WDATA(1) = '1' then
                  next_req(2) := '1';
                end if;
                if S_AXI_WDATA(2) = '1' then
                  next_req(1) := '1';
                end if;
                cmd_pending <= '1';
              when "0100" =>
                next_mask := S_AXI_WDATA(EVENT_WIDTH - 1 downto 0);
                cmd_pending <= '1';
              when "0101" =>
                next_value := S_AXI_WDATA(EVENT_WIDTH - 1 downto 0);
                cmd_pending <= '1';
              when "0110" =>
                pretrig <= unsigned(S_AXI_WDATA(ADDR_WIDTH - 1 downto 0));
              when "0111" =>
                next_post := unsigned(S_AXI_WDATA(ADDR_WIDTH - 1 downto 0));
                cmd_pending <= '1';
              when "1000" =>
                data_index <= unsigned(S_AXI_WDATA(ADDR_WIDTH - 1 downto 0));
              when others => null;
            end case;
          end if;

          control <= next_control;
          trig_mask <= next_mask;
          trig_value <= next_value;
          posttrig <= next_post;
          cmd_req <= next_req;

          if bvalid = '0' and wr_en = '1' then
            bvalid <= '1';
          elsif S_AXI_BREADY = '1' and bvalid = '1' then
            bvalid <= '0';
            aw_en <= '1';
          end if;

          if arready = '0' and S_AXI_ARVALID = '1' then
            arready <= '1';
            araddr <= S_AXI_ARADDR;
          else
            arready <= '0';
          end if;

          if rd_en = '1' then
            case araddr(5 downto 2) is
              when "0000" => rdata <= x"52414449";
              when "0001" => rdata <= x"00020800";
              when "0010" => rdata <= control;
              when "0011" =>
                rdata <= std_logic_vector(resize(count, 16)) & x"000" & overflow & done & capturing & armed;
              when "0100" => rdata <= (31 downto EVENT_WIDTH => '0') & trig_mask;
              when "0101" => rdata <= (31 downto EVENT_WIDTH => '0') & trig_value;
              when "0110" => rdata <= (31 downto ADDR_WIDTH => '0') & std_logic_vector(pretrig);
              when "0111" => rdata <= (31 downto ADDR_WIDTH => '0') & std_logic_vector(posttrig);
              when "1000" => rdata <= (31 downto ADDR_WIDTH => '0') & std_logic_vector(data_index);
              when "1001" => rdata <= word32(sample_data, 0);
              when "1010" => rdata <= word32(sample_now_axi, 0);
              when "1011" => rdata <= (31 downto EVENT_WIDTH => '0') & event_now_axi;
              when "1100" => rdata <= std_logic_vector(to_unsigned(SAMPLE_WIDTH, 16)) &
                                       std_logic_vector(to_unsigned(EVENT_WIDTH, 16));
              when "1101" =>
                if SAMPLE_WORDS > 1 then
                  rdata <= word32(sample_data, 1);
                else
                  rdata <= (others => '0');
                end if;
              when "1110" =>
                if SAMPLE_WORDS > 2 then
                  rdata <= word32(sample_data, 2);
                else
                  rdata <= (others => '0');
                end if;
              when "1111" =>
                if SAMPLE_WORDS > 3 then
                  rdata <= word32(sample_data, 3);
                else
                  rdata <= (others => '0');
                end if;
              when others => rdata <= (others => '0');
            end case;
            rvalid <= '1';
          elsif rvalid = '1' and S_AXI_RREADY = '1' then
            rvalid <= '0';
          end if;
        end if;
      end if;
    end process;
  end generate;

  gen_spi_selected : if G_DEBUG_BUS = "SPI" generate
  begin
    spi_frontend_placeholder : assert true report "RadDebugHub SPI frontend selected" severity note;
  end generate;

  gen_i2c_selected : if G_DEBUG_BUS = "I2C" generate
  begin
    i2c_frontend_placeholder : assert true report "RadDebugHub I2C frontend selected" severity note;
  end generate;

  gen_litex_csr_selected : if G_DEBUG_BUS = "LITEX_CSR" generate
  begin
    litex_csr_frontend_placeholder : assert true report "RadDebugHub LiteX CSR frontend selected" severity note;
  end generate;
end architecture;
