Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 14 14:44:42 2019
| Host         : smestaens14i.sme.utc running 64-bit Debian GNU/Linux 9.9 (stretch)
| Command      : report_timing_summary -max_paths 10 -file feu_timing_summary_routed.rpt -pb feu_timing_summary_routed.pb -rpx feu_timing_summary_routed.rpx -warn_on_violation
| Design       : feu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.677        0.000                      0                   28        0.319        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
virtclk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.677        0.000                      0                   28        0.319        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.487ns (39.348%)  route 3.834ns (60.652%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.142 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.142    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.476 r  c_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.476    c_reg[24]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[25]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[25]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.392ns (38.422%)  route 3.834ns (61.578%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.142 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.142    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.381 r  c_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.381    c_reg[24]_i_1_n_5
    SLICE_X3Y17          FDCE                                         r  c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[26]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[26]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.376ns (38.264%)  route 3.834ns (61.736%))
  Logic Levels:           11  (CARRY4=7 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.142 r  c_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.142    c_reg[20]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.365 r  c_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.365    c_reg[24]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  c_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    c_reg[24]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 2.373ns (38.234%)  route 3.834ns (61.766%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.362 r  c_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.362    c_reg[20]_i_1_n_6
    SLICE_X3Y16          FDCE                                         r  c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    c_reg[21]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 2.352ns (38.024%)  route 3.834ns (61.976%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.341 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.341    c_reg[20]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    c_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.341    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.278ns (37.274%)  route 3.834ns (62.726%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.267 r  c_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.267    c_reg[20]_i_1_n_5
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    c_reg[22]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.262ns (37.109%)  route 3.834ns (62.891%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.028 r  c_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.028    c_reg[16]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.251 r  c_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.251    c_reg[20]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    c_reg[20]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.259ns (37.078%)  route 3.834ns (62.922%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.248 r  c_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.248    c_reg[16]_i_1_n_6
    SLICE_X3Y15          FDCE                                         r  c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    c_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 2.238ns (36.860%)  route 3.834ns (63.140%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.227 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.227    c_reg[16]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    c_reg[19]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 c_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 2.164ns (36.081%)  route 3.834ns (63.919%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.634     5.155    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  c_reg[5]/Q
                         net (fo=4, routed)           1.595     7.206    c_reg[5]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.152     7.358 r  clk_out_i_10/O
                         net (fo=1, routed)           0.793     8.151    clk_out_i_10_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  clk_out_i_6/O
                         net (fo=2, routed)           0.309     8.786    clk_out_i_6_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.910 f  c[0]__0_i_8/O
                         net (fo=26, routed)          1.137    10.047    c[0]__0_i_8_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I1_O)        0.124    10.171 r  c[0]__0_i_3/O
                         net (fo=1, routed)           0.000    10.171    c[0]__0_i_3_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.572 r  c_reg[0]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.572    c_reg[0]__0_i_1_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.686 r  c_reg[4]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.686    c_reg[4]__0_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    c_reg[8]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.914 r  c_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.914    c_reg[12]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.153 r  c_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.153    c_reg[16]_i_1_n_5
    SLICE_X3Y15          FDCE                                         r  c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    c_reg[18]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  4.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 c_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[16]/Q
                         net (fo=4, routed)           0.168     1.783    c_reg[16]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.828 r  c[16]_i_5/O
                         net (fo=1, routed)           0.000     1.828    c[16]_i_5_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  c_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    c_reg[16]_i_1_n_7
    SLICE_X3Y15          FDCE                                         r  c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[16]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.475    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  c_reg[7]/Q
                         net (fo=4, routed)           0.181     1.797    c_reg[7]
    SLICE_X3Y12          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  c[4]__0_i_2/O
                         net (fo=1, routed)           0.000     1.842    c[4]__0_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  c_reg[4]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    c_reg[4]__0_i_1_n_4
    SLICE_X3Y12          FDCE                                         r  c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     1.989    CLK_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  c_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[11]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[11]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  c[8]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[8]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[8]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[15]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[15]
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  c[12]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[12]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[12]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.889%)  route 0.181ns (42.111%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[19]/Q
                         net (fo=4, routed)           0.181     1.796    c_reg[19]
    SLICE_X3Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  c[16]_i_2/O
                         net (fo=1, routed)           0.000     1.841    c[16]_i_2_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  c_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    c_reg[16]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    CLK_IBUF_BUFG
    SLICE_X3Y15          FDCE                                         r  c_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 c_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.880%)  route 0.181ns (42.120%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  c_reg[23]/Q
                         net (fo=4, routed)           0.181     1.795    c_reg[23]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  c[20]_i_2/O
                         net (fo=1, routed)           0.000     1.840    c[20]_i_2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  c_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    c_reg[20]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X3Y16          FDCE                                         r  c_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    c_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.110%)  route 0.221ns (48.890%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[12]/Q
                         net (fo=5, routed)           0.162     1.777    c_reg[12]
    SLICE_X4Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.822 f  clk_out_i_5/O
                         net (fo=1, routed)           0.059     1.881    clk_out_i_5_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.926    clk_out_i_1_n_0
    SLICE_X4Y14          FDCE                                         r  clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  clk_out_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y14          FDCE (Hold_fdce_C_D)         0.091     1.599    clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[0]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.593     1.476    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  c_reg[0]__0/Q
                         net (fo=4, routed)           0.180     1.798    c_reg[0]
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  c[0]__0_i_6/O
                         net (fo=1, routed)           0.000     1.843    c[0]__0_i_6_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  c_reg[0]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    c_reg[0]__0_i_1_n_7
    SLICE_X3Y11          FDCE                                         r  c_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     1.991    CLK_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  c_reg[0]__0/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    c_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[12]/Q
                         net (fo=5, routed)           0.180     1.796    c_reg[12]
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  c[12]_i_5/O
                         net (fo=1, routed)           0.000     1.841    c[12]_i_5_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    c_reg[12]_i_1_n_7
    SLICE_X3Y14          FDCE                                         r  c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y14          FDCE                                         r  c_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 c_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  c_reg[8]/Q
                         net (fo=4, routed)           0.180     1.796    c_reg[8]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.841 r  c[8]_i_5/O
                         net (fo=1, routed)           0.000     1.841    c[8]_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    c_reg[8]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  c_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    c_reg[0]__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    c_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    c_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    c_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    c_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    c_reg[0]__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    c_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    c_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    c_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    c_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    c_reg[22]/C



