Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8d25acf52e7e4bd39b3cab6453d0903b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot kvadratni_koren_tb_behav xil_defaultlib.kvadratni_koren_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_top [kvadratni_koren_top_default]
Compiling architecture behavioral of entity xil_defaultlib.kvadratni_koren_tb
Built simulation snapshot kvadratni_koren_tb_behav
