// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "04/19/2019 17:22:40"
                                                                                
// Verilog Test Bench template for design : controller
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ns/ 1 ps
module controller_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg [1:0] op1; 
reg [3:0] op3;
reg zero;
// wires                                               
wire [3:0]  alucontrol;
wire alusrc;
wire jump;
wire memtoreg;
wire memwrite;
wire pcsrc;
wire regwrite;

// assign statements (if any)                          
controller i1 (
// port map - connection between master ports and signals/registers   
	.alucontrol(alucontrol),
	.alusrc(alusrc),
	.jump(jump),
	.memtoreg(memtoreg),
	.memwrite(memwrite),
	.op1(op1),
	.op3(op3),
	.pcsrc(pcsrc),
	.regwrite(regwrite),
	.zero(zero)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin
zero <= 0;
op1 <=2'b00;
op3 <=4'b0000;


                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
#100
op3<=4'b0001;
#100
op3<=4'b0000;
op1<=2'b01;
#100
op1<=2'b10;
#100
zero<=1;
#100
op1<=2'b10;
zero<=0;
op3<=4'b1000;
#100
op1<=2'b11;
op3<=4'b0000;
#100
op3<=4'b0001;
#100
op3<=4'b0010;
#100
op3<=4'b0111;
#100


@eachvec;                                              
// --> end                                             
end                                                    
endmodule

