
pcbMLXTempSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d80  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08009f60  08009f60  0000af60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0b4  0800a0b4  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0b4  0800a0b4  0000b0b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0bc  0800a0bc  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0bc  0800a0bc  0000b0bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0c0  0800a0c0  0000b0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a0c4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c30  200001d4  0800a298  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e04  0800a298  0000ce04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018ab9  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ac6  00000000  00000000  00024cbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f8  00000000  00000000  00028788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7d  00000000  00000000  00029a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000284ea  00000000  00000000  0002a8fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ed5  00000000  00000000  00052de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f155a  00000000  00000000  0006bcbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d216  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052f0  00000000  00000000  0015d25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0016254c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009f48 	.word	0x08009f48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08009f48 	.word	0x08009f48

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <CDC_Print>:
/**
  * @brief  Transmit a null-terminated string over USB CDC.
  *         Retries if the TX endpoint is busy.
  */
static void CDC_Print(const char *str)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    uint8_t retries = 3;
 8000604:	2303      	movs	r3, #3
 8000606:	73fb      	strb	r3, [r7, #15]
    uint8_t result;
    do {
        result = CDC_Transmit_FS((uint8_t*)str, (uint16_t)strlen(str));
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f7ff fe09 	bl	8000220 <strlen>
 800060e:	4603      	mov	r3, r0
 8000610:	b29b      	uxth	r3, r3
 8000612:	4619      	mov	r1, r3
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f008 fb97 	bl	8008d48 <CDC_Transmit_FS>
 800061a:	4603      	mov	r3, r0
 800061c:	73bb      	strb	r3, [r7, #14]
        if (result == USBD_BUSY) HAL_Delay(1);
 800061e:	7bbb      	ldrb	r3, [r7, #14]
 8000620:	2b01      	cmp	r3, #1
 8000622:	d102      	bne.n	800062a <CDC_Print+0x2e>
 8000624:	2001      	movs	r0, #1
 8000626:	f000 fbed 	bl	8000e04 <HAL_Delay>
    } while (result == USBD_BUSY && --retries);
 800062a:	7bbb      	ldrb	r3, [r7, #14]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d105      	bne.n	800063c <CDC_Print+0x40>
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	3b01      	subs	r3, #1
 8000634:	73fb      	strb	r3, [r7, #15]
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d1e5      	bne.n	8000608 <CDC_Print+0xc>
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000646:	b09f      	sub	sp, #124	@ 0x7c
 8000648:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064a:	f000 fb6a 	bl	8000d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064e:	f000 f8e5 	bl	800081c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000652:	f000 f9bb 	bl	80009cc <MX_GPIO_Init>
  MX_I2C2_Init();
 8000656:	f000 f92d 	bl	80008b4 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 800065a:	f000 f96b 	bl	8000934 <MX_USART3_UART_Init>
  MX_USB_Device_Init();
 800065e:	f008 fab5 	bl	8008bcc <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

  // Give the host time to enumerate the USB device
  HAL_Delay(1500);
 8000662:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000666:	f000 fbcd 	bl	8000e04 <HAL_Delay>

  HAL_StatusTypeDef st;

  st = HAL_I2C_IsDeviceReady(&hi2c2, MLX90614_ADDR, 3, 200);
 800066a:	23c8      	movs	r3, #200	@ 0xc8
 800066c:	2203      	movs	r2, #3
 800066e:	21b4      	movs	r1, #180	@ 0xb4
 8000670:	485f      	ldr	r0, [pc, #380]	@ (80007f0 <main+0x1ac>)
 8000672:	f001 f831 	bl	80016d8 <HAL_I2C_IsDeviceReady>
 8000676:	4603      	mov	r3, r0
 8000678:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  if (st == HAL_OK)
 800067c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000680:	2b00      	cmp	r3, #0
 8000682:	d103      	bne.n	800068c <main+0x48>
  {
      CDC_Print("MLX90614 ready\r\n");
 8000684:	485b      	ldr	r0, [pc, #364]	@ (80007f4 <main+0x1b0>)
 8000686:	f7ff ffb9 	bl	80005fc <CDC_Print>
 800068a:	e002      	b.n	8000692 <main+0x4e>
  }
  else
  {
      CDC_Print("MLX90614 NOT ready\r\n");
 800068c:	485a      	ldr	r0, [pc, #360]	@ (80007f8 <main+0x1b4>)
 800068e:	f7ff ffb5 	bl	80005fc <CDC_Print>
	  HAL_StatusTypeDef st;
	      char msg[96];
	      uint8_t buf[3];   // LSB, MSB, PEC

	      // Check if MLX90614 responds on the bus
	      st = HAL_I2C_IsDeviceReady(&hi2c2, MLX90614_ADDR, 1, 50);
 8000692:	2332      	movs	r3, #50	@ 0x32
 8000694:	2201      	movs	r2, #1
 8000696:	21b4      	movs	r1, #180	@ 0xb4
 8000698:	4855      	ldr	r0, [pc, #340]	@ (80007f0 <main+0x1ac>)
 800069a:	f001 f81d 	bl	80016d8 <HAL_I2C_IsDeviceReady>
 800069e:	4603      	mov	r3, r0
 80006a0:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	      if (st != HAL_OK)
 80006a4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d015      	beq.n	80006d8 <main+0x94>
	      {
	          snprintf(msg, sizeof(msg),
 80006ac:	f897 4066 	ldrb.w	r4, [r7, #102]	@ 0x66
	                   "MLX not ready st=%d err=%lu\r\n",
	                   (int)st,
	                   (unsigned long)HAL_I2C_GetError(&hi2c2));
 80006b0:	484f      	ldr	r0, [pc, #316]	@ (80007f0 <main+0x1ac>)
 80006b2:	f001 f8fd 	bl	80018b0 <HAL_I2C_GetError>
 80006b6:	4603      	mov	r3, r0
	          snprintf(msg, sizeof(msg),
 80006b8:	4638      	mov	r0, r7
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	4623      	mov	r3, r4
 80006be:	4a4f      	ldr	r2, [pc, #316]	@ (80007fc <main+0x1b8>)
 80006c0:	2160      	movs	r1, #96	@ 0x60
 80006c2:	f008 ff8d 	bl	80095e0 <sniprintf>
	          CDC_Print(msg);
 80006c6:	463b      	mov	r3, r7
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff97 	bl	80005fc <CDC_Print>
	          HAL_Delay(500);
 80006ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006d2:	f000 fb97 	bl	8000e04 <HAL_Delay>
 80006d6:	e7dc      	b.n	8000692 <main+0x4e>
	          continue;
	      }

	      // Read object temperature register (0x07)
	      st = HAL_I2C_Mem_Read(&hi2c2,
 80006d8:	23c8      	movs	r3, #200	@ 0xc8
 80006da:	9302      	str	r3, [sp, #8]
 80006dc:	2303      	movs	r3, #3
 80006de:	9301      	str	r3, [sp, #4]
 80006e0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80006e4:	9300      	str	r3, [sp, #0]
 80006e6:	2301      	movs	r3, #1
 80006e8:	2207      	movs	r2, #7
 80006ea:	21b4      	movs	r1, #180	@ 0xb4
 80006ec:	4840      	ldr	r0, [pc, #256]	@ (80007f0 <main+0x1ac>)
 80006ee:	f000 fed9 	bl	80014a4 <HAL_I2C_Mem_Read>
 80006f2:	4603      	mov	r3, r0
 80006f4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	                            I2C_MEMADD_SIZE_8BIT,
	                            buf,
	                            3,      // read 3 bytes: LSB, MSB, PEC
	                            200);

	      if (st == HAL_OK)
 80006f8:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d161      	bne.n	80007c4 <main+0x180>
	      {
	          raw_temp = ((uint16_t)buf[1] << 8) | buf[0];
 8000700:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8000704:	b21b      	sxth	r3, r3
 8000706:	021b      	lsls	r3, r3, #8
 8000708:	b21a      	sxth	r2, r3
 800070a:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 800070e:	b21b      	sxth	r3, r3
 8000710:	4313      	orrs	r3, r2
 8000712:	b21b      	sxth	r3, r3
 8000714:	b29a      	uxth	r2, r3
 8000716:	4b3a      	ldr	r3, [pc, #232]	@ (8000800 <main+0x1bc>)
 8000718:	801a      	strh	r2, [r3, #0]

	          // TempC * 100 = raw * 2 - 27315
	          temp_c_x100 = (int)raw_temp * 2 - 27315;
 800071a:	4b39      	ldr	r3, [pc, #228]	@ (8000800 <main+0x1bc>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	f5a3 43d5 	sub.w	r3, r3, #27264	@ 0x6a80
 8000724:	3b33      	subs	r3, #51	@ 0x33
 8000726:	4a37      	ldr	r2, [pc, #220]	@ (8000804 <main+0x1c0>)
 8000728:	6013      	str	r3, [r2, #0]
	          temp_f_x100 = temp_c_x100 * 9 / 5 + 3200;
 800072a:	4b36      	ldr	r3, [pc, #216]	@ (8000804 <main+0x1c0>)
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	4613      	mov	r3, r2
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	4413      	add	r3, r2
 8000734:	4a34      	ldr	r2, [pc, #208]	@ (8000808 <main+0x1c4>)
 8000736:	fb82 1203 	smull	r1, r2, r2, r3
 800073a:	1052      	asrs	r2, r2, #1
 800073c:	17db      	asrs	r3, r3, #31
 800073e:	1ad3      	subs	r3, r2, r3
 8000740:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8000744:	4a31      	ldr	r2, [pc, #196]	@ (800080c <main+0x1c8>)
 8000746:	6013      	str	r3, [r2, #0]

	          snprintf(msg, sizeof(msg),
 8000748:	4b2d      	ldr	r3, [pc, #180]	@ (8000800 <main+0x1bc>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	461e      	mov	r6, r3
 800074e:	4b2d      	ldr	r3, [pc, #180]	@ (8000804 <main+0x1c0>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a2f      	ldr	r2, [pc, #188]	@ (8000810 <main+0x1cc>)
 8000754:	fb82 1203 	smull	r1, r2, r2, r3
 8000758:	1152      	asrs	r2, r2, #5
 800075a:	17db      	asrs	r3, r3, #31
 800075c:	1ad1      	subs	r1, r2, r3
	                   "raw=%u  TempC=%d.%02d C  TempF=%d.%02d F\r\n",
	                   (unsigned)raw_temp,
				       temp_c_x100 / 100,
				       abs(temp_c_x100 % 100),
 800075e:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <main+0x1c0>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	4b2b      	ldr	r3, [pc, #172]	@ (8000810 <main+0x1cc>)
 8000764:	fb83 0302 	smull	r0, r3, r3, r2
 8000768:	1158      	asrs	r0, r3, #5
 800076a:	17d3      	asrs	r3, r2, #31
 800076c:	1ac3      	subs	r3, r0, r3
 800076e:	2064      	movs	r0, #100	@ 0x64
 8000770:	fb00 f303 	mul.w	r3, r0, r3
 8000774:	1ad3      	subs	r3, r2, r3
	          snprintf(msg, sizeof(msg),
 8000776:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 800077a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 800077e:	4b23      	ldr	r3, [pc, #140]	@ (800080c <main+0x1c8>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a23      	ldr	r2, [pc, #140]	@ (8000810 <main+0x1cc>)
 8000784:	fb82 4203 	smull	r4, r2, r2, r3
 8000788:	1152      	asrs	r2, r2, #5
 800078a:	17db      	asrs	r3, r3, #31
 800078c:	1ad4      	subs	r4, r2, r3
				       temp_f_x100 / 100,
				       abs(temp_f_x100 % 100));
 800078e:	4b1f      	ldr	r3, [pc, #124]	@ (800080c <main+0x1c8>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <main+0x1cc>)
 8000794:	fb83 5302 	smull	r5, r3, r3, r2
 8000798:	115d      	asrs	r5, r3, #5
 800079a:	17d3      	asrs	r3, r2, #31
 800079c:	1aeb      	subs	r3, r5, r3
 800079e:	2564      	movs	r5, #100	@ 0x64
 80007a0:	fb05 f303 	mul.w	r3, r5, r3
 80007a4:	1ad3      	subs	r3, r2, r3
	          snprintf(msg, sizeof(msg),
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	bfb8      	it	lt
 80007aa:	425b      	neglt	r3, r3
 80007ac:	463d      	mov	r5, r7
 80007ae:	9303      	str	r3, [sp, #12]
 80007b0:	9402      	str	r4, [sp, #8]
 80007b2:	9001      	str	r0, [sp, #4]
 80007b4:	9100      	str	r1, [sp, #0]
 80007b6:	4633      	mov	r3, r6
 80007b8:	4a16      	ldr	r2, [pc, #88]	@ (8000814 <main+0x1d0>)
 80007ba:	2160      	movs	r1, #96	@ 0x60
 80007bc:	4628      	mov	r0, r5
 80007be:	f008 ff0f 	bl	80095e0 <sniprintf>
 80007c2:	e00c      	b.n	80007de <main+0x19a>
	      }
	      else
	      {
	          snprintf(msg, sizeof(msg),
 80007c4:	f897 4066 	ldrb.w	r4, [r7, #102]	@ 0x66
	                   "I2C read fail st=%d err=%lu\r\n",
	                   (int)st,
	                   (unsigned long)HAL_I2C_GetError(&hi2c2));
 80007c8:	4809      	ldr	r0, [pc, #36]	@ (80007f0 <main+0x1ac>)
 80007ca:	f001 f871 	bl	80018b0 <HAL_I2C_GetError>
 80007ce:	4603      	mov	r3, r0
	          snprintf(msg, sizeof(msg),
 80007d0:	4638      	mov	r0, r7
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	4623      	mov	r3, r4
 80007d6:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <main+0x1d4>)
 80007d8:	2160      	movs	r1, #96	@ 0x60
 80007da:	f008 ff01 	bl	80095e0 <sniprintf>
	      }

	      CDC_Print(msg);
 80007de:	463b      	mov	r3, r7
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff0b 	bl	80005fc <CDC_Print>


	     // OLED_UI_ShowTemps(temp_c_x100, temp_f_x100);

	      HAL_Delay(500);
 80007e6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007ea:	f000 fb0b 	bl	8000e04 <HAL_Delay>
  {
 80007ee:	e750      	b.n	8000692 <main+0x4e>
 80007f0:	200001f0 	.word	0x200001f0
 80007f4:	08009f60 	.word	0x08009f60
 80007f8:	08009f74 	.word	0x08009f74
 80007fc:	08009f8c 	.word	0x08009f8c
 8000800:	200002d8 	.word	0x200002d8
 8000804:	200002dc 	.word	0x200002dc
 8000808:	66666667 	.word	0x66666667
 800080c:	200002e0 	.word	0x200002e0
 8000810:	51eb851f 	.word	0x51eb851f
 8000814:	08009fac 	.word	0x08009fac
 8000818:	08009fd8 	.word	0x08009fd8

0800081c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b094      	sub	sp, #80	@ 0x50
 8000820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000822:	f107 0318 	add.w	r3, r7, #24
 8000826:	2238      	movs	r2, #56	@ 0x38
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f008 ff0e 	bl	800964c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	60da      	str	r2, [r3, #12]
 800083c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800083e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000842:	f003 f847 	bl	80038d4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000846:	2302      	movs	r3, #2
 8000848:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800084a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800084e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000850:	2340      	movs	r3, #64	@ 0x40
 8000852:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000854:	2302      	movs	r3, #2
 8000856:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000858:	2302      	movs	r3, #2
 800085a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800085c:	2301      	movs	r3, #1
 800085e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000860:	230c      	movs	r3, #12
 8000862:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000864:	2302      	movs	r3, #2
 8000866:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000868:	2304      	movs	r3, #4
 800086a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800086c:	2302      	movs	r3, #2
 800086e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	4618      	mov	r0, r3
 8000876:	f003 f8e1 	bl	8003a3c <HAL_RCC_OscConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000880:	f000 f8c8 	bl	8000a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000884:	230f      	movs	r3, #15
 8000886:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000888:	2301      	movs	r3, #1
 800088a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000890:	2300      	movs	r3, #0
 8000892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f003 fbdf 	bl	8004060 <HAL_RCC_ClockConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x90>
  {
    Error_Handler();
 80008a8:	f000 f8b4 	bl	8000a14 <Error_Handler>
  }
}
 80008ac:	bf00      	nop
 80008ae:	3750      	adds	r7, #80	@ 0x50
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008ba:	4a1c      	ldr	r2, [pc, #112]	@ (800092c <MX_I2C2_Init+0x78>)
 80008bc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 80008be:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000930 <MX_I2C2_Init+0x7c>)
 80008c2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008c4:	4b18      	ldr	r3, [pc, #96]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ca:	4b17      	ldr	r3, [pc, #92]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008d8:	2200      	movs	r2, #0
 80008da:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008dc:	4b12      	ldr	r3, [pc, #72]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008e2:	4b11      	ldr	r3, [pc, #68]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008ee:	480e      	ldr	r0, [pc, #56]	@ (8000928 <MX_I2C2_Init+0x74>)
 80008f0:	f000 fd3c 	bl	800136c <HAL_I2C_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008fa:	f000 f88b 	bl	8000a14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008fe:	2100      	movs	r1, #0
 8000900:	4809      	ldr	r0, [pc, #36]	@ (8000928 <MX_I2C2_Init+0x74>)
 8000902:	f001 fa4f 	bl	8001da4 <HAL_I2CEx_ConfigAnalogFilter>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800090c:	f000 f882 	bl	8000a14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000910:	2100      	movs	r1, #0
 8000912:	4805      	ldr	r0, [pc, #20]	@ (8000928 <MX_I2C2_Init+0x74>)
 8000914:	f001 fa91 	bl	8001e3a <HAL_I2CEx_ConfigDigitalFilter>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800091e:	f000 f879 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	200001f0 	.word	0x200001f0
 800092c:	40005800 	.word	0x40005800
 8000930:	00503d58 	.word	0x00503d58

08000934 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000938:	4b22      	ldr	r3, [pc, #136]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 800093a:	4a23      	ldr	r2, [pc, #140]	@ (80009c8 <MX_USART3_UART_Init+0x94>)
 800093c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093e:	4b21      	ldr	r3, [pc, #132]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000944:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000946:	4b1f      	ldr	r3, [pc, #124]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800094c:	4b1d      	ldr	r3, [pc, #116]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000952:	4b1c      	ldr	r3, [pc, #112]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000958:	4b1a      	ldr	r3, [pc, #104]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 800095a:	220c      	movs	r2, #12
 800095c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095e:	4b19      	ldr	r3, [pc, #100]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000960:	2200      	movs	r2, #0
 8000962:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000964:	4b17      	ldr	r3, [pc, #92]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000966:	2200      	movs	r2, #0
 8000968:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800096a:	4b16      	ldr	r3, [pc, #88]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 800096c:	2200      	movs	r2, #0
 800096e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000970:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000976:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800097c:	4811      	ldr	r0, [pc, #68]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 800097e:	f003 ffd9 	bl	8004934 <HAL_UART_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000988:	f000 f844 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800098c:	2100      	movs	r1, #0
 800098e:	480d      	ldr	r0, [pc, #52]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 8000990:	f004 fd74 	bl	800547c <HAL_UARTEx_SetTxFifoThreshold>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800099a:	f000 f83b 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099e:	2100      	movs	r1, #0
 80009a0:	4808      	ldr	r0, [pc, #32]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 80009a2:	f004 fda9 	bl	80054f8 <HAL_UARTEx_SetRxFifoThreshold>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009ac:	f000 f832 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009b0:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <MX_USART3_UART_Init+0x90>)
 80009b2:	f004 fd2a 	bl	800540a <HAL_UARTEx_DisableFifoMode>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009bc:	f000 f82a 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009c0:	bf00      	nop
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	20000244 	.word	0x20000244
 80009c8:	40004800 	.word	0x40004800

080009cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009d8:	f043 0302 	orr.w	r3, r3, #2
 80009dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	f003 0302 	and.w	r3, r3, #2
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	4a08      	ldr	r2, [pc, #32]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f6:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_GPIO_Init+0x44>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	603b      	str	r3, [r7, #0]
 8000a00:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a02:	bf00      	nop
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <Error_Handler+0x8>

08000a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	4b0f      	ldr	r3, [pc, #60]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a2a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a32:	4b0c      	ldr	r3, [pc, #48]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3e:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a42:	4a08      	ldr	r2, [pc, #32]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a48:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a4a:	4b06      	ldr	r3, [pc, #24]	@ (8000a64 <HAL_MspInit+0x44>)
 8000a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a52:	603b      	str	r3, [r7, #0]
 8000a54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a56:	f002 ffe1 	bl	8003a1c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40021000 	.word	0x40021000

08000a68 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b09e      	sub	sp, #120	@ 0x78
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a80:	f107 0310 	add.w	r3, r7, #16
 8000a84:	2254      	movs	r2, #84	@ 0x54
 8000a86:	2100      	movs	r1, #0
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f008 fddf 	bl	800964c <memset>
  if(hi2c->Instance==I2C2)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a1f      	ldr	r2, [pc, #124]	@ (8000b10 <HAL_I2C_MspInit+0xa8>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d137      	bne.n	8000b08 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a98:	2380      	movs	r3, #128	@ 0x80
 8000a9a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f003 fcf7 	bl	8004498 <HAL_RCCEx_PeriphCLKConfig>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000ab0:	f7ff ffb0 	bl	8000a14 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab4:	4b17      	ldr	r3, [pc, #92]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab8:	4a16      	ldr	r2, [pc, #88]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac0:	4b14      	ldr	r3, [pc, #80]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000acc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ad0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad2:	2312      	movs	r3, #18
 8000ad4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aec:	f000 fabc 	bl	8001068 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000af0:	4b08      	ldr	r3, [pc, #32]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000af4:	4a07      	ldr	r2, [pc, #28]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000af6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000afa:	6593      	str	r3, [r2, #88]	@ 0x58
 8000afc:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <HAL_I2C_MspInit+0xac>)
 8000afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000b08:	bf00      	nop
 8000b0a:	3778      	adds	r7, #120	@ 0x78
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	40005800 	.word	0x40005800
 8000b14:	40021000 	.word	0x40021000

08000b18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b09e      	sub	sp, #120	@ 0x78
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
 8000b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b30:	f107 0310 	add.w	r3, r7, #16
 8000b34:	2254      	movs	r2, #84	@ 0x54
 8000b36:	2100      	movs	r1, #0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f008 fd87 	bl	800964c <memset>
  if(huart->Instance==USART3)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a1f      	ldr	r2, [pc, #124]	@ (8000bc0 <HAL_UART_MspInit+0xa8>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d136      	bne.n	8000bb6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000b48:	2304      	movs	r3, #4
 8000b4a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	4618      	mov	r0, r3
 8000b56:	f003 fc9f 	bl	8004498 <HAL_RCCEx_PeriphCLKConfig>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b60:	f7ff ff58 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b64:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b68:	4a16      	ldr	r2, [pc, #88]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b78:	60fb      	str	r3, [r7, #12]
 8000b7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b80:	4a10      	ldr	r2, [pc, #64]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b82:	f043 0302 	orr.w	r3, r3, #2
 8000b86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b88:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <HAL_UART_MspInit+0xac>)
 8000b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000b94:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000b98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ba6:	2307      	movs	r3, #7
 8000ba8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000baa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <HAL_UART_MspInit+0xb0>)
 8000bb2:	f000 fa59 	bl	8001068 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000bb6:	bf00      	nop
 8000bb8:	3778      	adds	r7, #120	@ 0x78
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40004800 	.word	0x40004800
 8000bc4:	40021000 	.word	0x40021000
 8000bc8:	48000400 	.word	0x48000400

08000bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <NMI_Handler+0x4>

08000bd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <HardFault_Handler+0x4>

08000bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <MemManage_Handler+0x4>

08000be4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <BusFault_Handler+0x4>

08000bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <UsageFault_Handler+0x4>

08000bf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c22:	f000 f8d1 	bl	8000dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c30:	4802      	ldr	r0, [pc, #8]	@ (8000c3c <USB_LP_IRQHandler+0x10>)
 8000c32:	f001 fa3e 	bl	80020b2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200017c0 	.word	0x200017c0

08000c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b086      	sub	sp, #24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c48:	4a14      	ldr	r2, [pc, #80]	@ (8000c9c <_sbrk+0x5c>)
 8000c4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <_sbrk+0x60>)
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c54:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <_sbrk+0x64>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d102      	bne.n	8000c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <_sbrk+0x64>)
 8000c5e:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <_sbrk+0x68>)
 8000c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c62:	4b10      	ldr	r3, [pc, #64]	@ (8000ca4 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d207      	bcs.n	8000c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c70:	f008 fcf4 	bl	800965c <__errno>
 8000c74:	4603      	mov	r3, r0
 8000c76:	220c      	movs	r2, #12
 8000c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c7e:	e009      	b.n	8000c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c80:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c86:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	4a05      	ldr	r2, [pc, #20]	@ (8000ca4 <_sbrk+0x64>)
 8000c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c92:	68fb      	ldr	r3, [r7, #12]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20020000 	.word	0x20020000
 8000ca0:	00000400 	.word	0x00000400
 8000ca4:	200002e4 	.word	0x200002e4
 8000ca8:	20001e08 	.word	0x20001e08

08000cac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cb0:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <SystemInit+0x20>)
 8000cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <SystemInit+0x20>)
 8000cb8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc0:	bf00      	nop
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd0:	480d      	ldr	r0, [pc, #52]	@ (8000d08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cd4:	f7ff ffea 	bl	8000cac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cd8:	480c      	ldr	r0, [pc, #48]	@ (8000d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cda:	490d      	ldr	r1, [pc, #52]	@ (8000d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d14 <LoopForever+0xe>)
  movs r3, #0
 8000cde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ce0:	e002      	b.n	8000ce8 <LoopCopyDataInit>

08000ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ce6:	3304      	adds	r3, #4

08000ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cec:	d3f9      	bcc.n	8000ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8000d1c <LoopForever+0x16>)
  movs r3, #0
 8000cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf4:	e001      	b.n	8000cfa <LoopFillZerobss>

08000cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cf8:	3204      	adds	r2, #4

08000cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cfc:	d3fb      	bcc.n	8000cf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cfe:	f008 fcb3 	bl	8009668 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d02:	f7ff fc9f 	bl	8000644 <main>

08000d06 <LoopForever>:

LoopForever:
    b LoopForever
 8000d06:	e7fe      	b.n	8000d06 <LoopForever>
  ldr   r0, =_estack
 8000d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d10:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000d14:	0800a0c4 	.word	0x0800a0c4
  ldr r2, =_sbss
 8000d18:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000d1c:	20001e04 	.word	0x20001e04

08000d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d20:	e7fe      	b.n	8000d20 <ADC1_2_IRQHandler>

08000d22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f95b 	bl	8000fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d32:	200f      	movs	r0, #15
 8000d34:	f000 f80e 	bl	8000d54 <HAL_InitTick>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	71fb      	strb	r3, [r7, #7]
 8000d42:	e001      	b.n	8000d48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d44:	f7ff fe6c 	bl	8000a20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d48:	79fb      	ldrb	r3, [r7, #7]

}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d60:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <HAL_InitTick+0x68>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d022      	beq.n	8000dae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d68:	4b15      	ldr	r3, [pc, #84]	@ (8000dc0 <HAL_InitTick+0x6c>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <HAL_InitTick+0x68>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 f966 	bl	800104e <HAL_SYSTICK_Config>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d10f      	bne.n	8000da8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b0f      	cmp	r3, #15
 8000d8c:	d809      	bhi.n	8000da2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	6879      	ldr	r1, [r7, #4]
 8000d92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d96:	f000 f932 	bl	8000ffe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc4 <HAL_InitTick+0x70>)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e007      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
 8000da6:	e004      	b.n	8000db2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	73fb      	strb	r3, [r7, #15]
 8000dac:	e001      	b.n	8000db2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	20000000 	.word	0x20000000
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dcc:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <HAL_IncTick+0x1c>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	4b05      	ldr	r3, [pc, #20]	@ (8000de8 <HAL_IncTick+0x20>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	4a03      	ldr	r2, [pc, #12]	@ (8000de4 <HAL_IncTick+0x1c>)
 8000dd8:	6013      	str	r3, [r2, #0]
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	200002e8 	.word	0x200002e8
 8000de8:	20000008 	.word	0x20000008

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	@ (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	200002e8 	.word	0x200002e8

08000e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e0c:	f7ff ffee 	bl	8000dec <HAL_GetTick>
 8000e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e1c:	d004      	beq.n	8000e28 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e1e:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <HAL_Delay+0x40>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	4413      	add	r3, r2
 8000e26:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e28:	bf00      	nop
 8000e2a:	f7ff ffdf 	bl	8000dec <HAL_GetTick>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d8f7      	bhi.n	8000e2a <HAL_Delay+0x26>
  {
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	bf00      	nop
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000008 	.word	0x20000008

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	@ (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	db0b      	blt.n	8000ed6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f003 021f 	and.w	r2, r3, #31
 8000ec4:	4907      	ldr	r1, [pc, #28]	@ (8000ee4 <__NVIC_EnableIRQ+0x38>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	2001      	movs	r0, #1
 8000ece:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000e100 	.word	0xe000e100

08000ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	6039      	str	r1, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	db0a      	blt.n	8000f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	490c      	ldr	r1, [pc, #48]	@ (8000f34 <__NVIC_SetPriority+0x4c>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f10:	e00a      	b.n	8000f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4908      	ldr	r1, [pc, #32]	@ (8000f38 <__NVIC_SetPriority+0x50>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	f003 030f 	and.w	r3, r3, #15
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	0112      	lsls	r2, r2, #4
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	440b      	add	r3, r1
 8000f26:	761a      	strb	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	@ 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	f1c3 0307 	rsb	r3, r3, #7
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	bf28      	it	cs
 8000f5a:	2304      	movcs	r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3304      	adds	r3, #4
 8000f62:	2b06      	cmp	r3, #6
 8000f64:	d902      	bls.n	8000f6c <NVIC_EncodePriority+0x30>
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	e000      	b.n	8000f6e <NVIC_EncodePriority+0x32>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	401a      	ands	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43d9      	mvns	r1, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	4313      	orrs	r3, r2
         );
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3724      	adds	r7, #36	@ 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
	...

08000fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fb4:	d301      	bcc.n	8000fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e00f      	b.n	8000fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <SysTick_Config+0x40>)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc2:	210f      	movs	r1, #15
 8000fc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fc8:	f7ff ff8e 	bl	8000ee8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fcc:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <SysTick_Config+0x40>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd2:	4b04      	ldr	r3, [pc, #16]	@ (8000fe4 <SysTick_Config+0x40>)
 8000fd4:	2207      	movs	r2, #7
 8000fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ff29 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af00      	add	r7, sp, #0
 8001004:	4603      	mov	r3, r0
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
 800100a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800100c:	f7ff ff40 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 8001010:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	68b9      	ldr	r1, [r7, #8]
 8001016:	6978      	ldr	r0, [r7, #20]
 8001018:	f7ff ff90 	bl	8000f3c <NVIC_EncodePriority>
 800101c:	4602      	mov	r2, r0
 800101e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001022:	4611      	mov	r1, r2
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff5f 	bl	8000ee8 <__NVIC_SetPriority>
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	4603      	mov	r3, r0
 800103a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800103c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff33 	bl	8000eac <__NVIC_EnableIRQ>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ffa4 	bl	8000fa4 <SysTick_Config>
 800105c:	4603      	mov	r3, r0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001068:	b480      	push	{r7}
 800106a:	b087      	sub	sp, #28
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001076:	e15a      	b.n	800132e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2101      	movs	r1, #1
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	fa01 f303 	lsl.w	r3, r1, r3
 8001084:	4013      	ands	r3, r2
 8001086:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 814c 	beq.w	8001328 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	2b01      	cmp	r3, #1
 800109a:	d005      	beq.n	80010a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d130      	bne.n	800110a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4013      	ands	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	68da      	ldr	r2, [r3, #12]
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010de:	2201      	movs	r2, #1
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	091b      	lsrs	r3, r3, #4
 80010f4:	f003 0201 	and.w	r2, r3, #1
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f003 0303 	and.w	r3, r3, #3
 8001112:	2b03      	cmp	r3, #3
 8001114:	d017      	beq.n	8001146 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	2203      	movs	r2, #3
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4013      	ands	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	4313      	orrs	r3, r2
 800113e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 0303 	and.w	r3, r3, #3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d123      	bne.n	800119a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	08da      	lsrs	r2, r3, #3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	3208      	adds	r2, #8
 800115a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800115e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f003 0307 	and.w	r3, r3, #7
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	220f      	movs	r2, #15
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4013      	ands	r3, r2
 8001174:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	691a      	ldr	r2, [r3, #16]
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	f003 0307 	and.w	r3, r3, #7
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	08da      	lsrs	r2, r3, #3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3208      	adds	r2, #8
 8001194:	6939      	ldr	r1, [r7, #16]
 8001196:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	2203      	movs	r2, #3
 80011a6:	fa02 f303 	lsl.w	r3, r2, r3
 80011aa:	43db      	mvns	r3, r3
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	4013      	ands	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f003 0203 	and.w	r2, r3, #3
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 80a6 	beq.w	8001328 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011dc:	4b5b      	ldr	r3, [pc, #364]	@ (800134c <HAL_GPIO_Init+0x2e4>)
 80011de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011e0:	4a5a      	ldr	r2, [pc, #360]	@ (800134c <HAL_GPIO_Init+0x2e4>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80011e8:	4b58      	ldr	r3, [pc, #352]	@ (800134c <HAL_GPIO_Init+0x2e4>)
 80011ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011f4:	4a56      	ldr	r2, [pc, #344]	@ (8001350 <HAL_GPIO_Init+0x2e8>)
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	089b      	lsrs	r3, r3, #2
 80011fa:	3302      	adds	r3, #2
 80011fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001200:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	f003 0303 	and.w	r3, r3, #3
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	220f      	movs	r2, #15
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	4013      	ands	r3, r2
 8001216:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800121e:	d01f      	beq.n	8001260 <HAL_GPIO_Init+0x1f8>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a4c      	ldr	r2, [pc, #304]	@ (8001354 <HAL_GPIO_Init+0x2ec>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d019      	beq.n	800125c <HAL_GPIO_Init+0x1f4>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a4b      	ldr	r2, [pc, #300]	@ (8001358 <HAL_GPIO_Init+0x2f0>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d013      	beq.n	8001258 <HAL_GPIO_Init+0x1f0>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a4a      	ldr	r2, [pc, #296]	@ (800135c <HAL_GPIO_Init+0x2f4>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d00d      	beq.n	8001254 <HAL_GPIO_Init+0x1ec>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a49      	ldr	r2, [pc, #292]	@ (8001360 <HAL_GPIO_Init+0x2f8>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d007      	beq.n	8001250 <HAL_GPIO_Init+0x1e8>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a48      	ldr	r2, [pc, #288]	@ (8001364 <HAL_GPIO_Init+0x2fc>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d101      	bne.n	800124c <HAL_GPIO_Init+0x1e4>
 8001248:	2305      	movs	r3, #5
 800124a:	e00a      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 800124c:	2306      	movs	r3, #6
 800124e:	e008      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 8001250:	2304      	movs	r3, #4
 8001252:	e006      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 8001254:	2303      	movs	r3, #3
 8001256:	e004      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 8001258:	2302      	movs	r3, #2
 800125a:	e002      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <HAL_GPIO_Init+0x1fa>
 8001260:	2300      	movs	r3, #0
 8001262:	697a      	ldr	r2, [r7, #20]
 8001264:	f002 0203 	and.w	r2, r2, #3
 8001268:	0092      	lsls	r2, r2, #2
 800126a:	4093      	lsls	r3, r2
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001272:	4937      	ldr	r1, [pc, #220]	@ (8001350 <HAL_GPIO_Init+0x2e8>)
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	089b      	lsrs	r3, r3, #2
 8001278:	3302      	adds	r3, #2
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001280:	4b39      	ldr	r3, [pc, #228]	@ (8001368 <HAL_GPIO_Init+0x300>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	43db      	mvns	r3, r3
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4013      	ands	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012a4:	4a30      	ldr	r2, [pc, #192]	@ (8001368 <HAL_GPIO_Init+0x300>)
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001368 <HAL_GPIO_Init+0x300>)
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	4013      	ands	r3, r2
 80012b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012ce:	4a26      	ldr	r2, [pc, #152]	@ (8001368 <HAL_GPIO_Init+0x300>)
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012d4:	4b24      	ldr	r3, [pc, #144]	@ (8001368 <HAL_GPIO_Init+0x300>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	43db      	mvns	r3, r3
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4013      	ands	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001368 <HAL_GPIO_Init+0x300>)
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001368 <HAL_GPIO_Init+0x300>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	43db      	mvns	r3, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4013      	ands	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d003      	beq.n	8001322 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4313      	orrs	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001322:	4a11      	ldr	r2, [pc, #68]	@ (8001368 <HAL_GPIO_Init+0x300>)
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3301      	adds	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	fa22 f303 	lsr.w	r3, r2, r3
 8001338:	2b00      	cmp	r3, #0
 800133a:	f47f ae9d 	bne.w	8001078 <HAL_GPIO_Init+0x10>
  }
}
 800133e:	bf00      	nop
 8001340:	bf00      	nop
 8001342:	371c      	adds	r7, #28
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40021000 	.word	0x40021000
 8001350:	40010000 	.word	0x40010000
 8001354:	48000400 	.word	0x48000400
 8001358:	48000800 	.word	0x48000800
 800135c:	48000c00 	.word	0x48000c00
 8001360:	48001000 	.word	0x48001000
 8001364:	48001400 	.word	0x48001400
 8001368:	40010400 	.word	0x40010400

0800136c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d101      	bne.n	800137e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e08d      	b.n	800149a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b00      	cmp	r3, #0
 8001388:	d106      	bne.n	8001398 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fb68 	bl	8000a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2224      	movs	r2, #36	@ 0x24
 800139c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f022 0201 	bic.w	r2, r2, #1
 80013ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80013bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80013cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d107      	bne.n	80013e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	e006      	b.n	80013f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	689a      	ldr	r2, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80013f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d108      	bne.n	800140e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	e007      	b.n	800141e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800141c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	6812      	ldr	r2, [r2, #0]
 8001428:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800142c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001430:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	68da      	ldr	r2, [r3, #12]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001440:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	691a      	ldr	r2, [r3, #16]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	699b      	ldr	r3, [r3, #24]
 8001452:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	430a      	orrs	r2, r1
 800145a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69d9      	ldr	r1, [r3, #28]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a1a      	ldr	r2, [r3, #32]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	430a      	orrs	r2, r1
 800146a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f042 0201 	orr.w	r2, r2, #1
 800147a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2200      	movs	r2, #0
 8001480:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2220      	movs	r2, #32
 8001486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b088      	sub	sp, #32
 80014a8:	af02      	add	r7, sp, #8
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	4608      	mov	r0, r1
 80014ae:	4611      	mov	r1, r2
 80014b0:	461a      	mov	r2, r3
 80014b2:	4603      	mov	r3, r0
 80014b4:	817b      	strh	r3, [r7, #10]
 80014b6:	460b      	mov	r3, r1
 80014b8:	813b      	strh	r3, [r7, #8]
 80014ba:	4613      	mov	r3, r2
 80014bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b20      	cmp	r3, #32
 80014c8:	f040 80fd 	bne.w	80016c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d002      	beq.n	80014d8 <HAL_I2C_Mem_Read+0x34>
 80014d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d105      	bne.n	80014e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e0f1      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d101      	bne.n	80014f2 <HAL_I2C_Mem_Read+0x4e>
 80014ee:	2302      	movs	r3, #2
 80014f0:	e0ea      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2201      	movs	r2, #1
 80014f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80014fa:	f7ff fc77 	bl	8000dec <HAL_GetTick>
 80014fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	2319      	movs	r3, #25
 8001506:	2201      	movs	r2, #1
 8001508:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	f000 fa53 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e0d5      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2222      	movs	r2, #34	@ 0x22
 8001520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2240      	movs	r2, #64	@ 0x40
 8001528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6a3a      	ldr	r2, [r7, #32]
 8001536:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800153c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2200      	movs	r2, #0
 8001542:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001544:	88f8      	ldrh	r0, [r7, #6]
 8001546:	893a      	ldrh	r2, [r7, #8]
 8001548:	8979      	ldrh	r1, [r7, #10]
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	4603      	mov	r3, r0
 8001554:	68f8      	ldr	r0, [r7, #12]
 8001556:	f000 f9b7 	bl	80018c8 <I2C_RequestMemoryRead>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d005      	beq.n	800156c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e0ad      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001570:	b29b      	uxth	r3, r3
 8001572:	2bff      	cmp	r3, #255	@ 0xff
 8001574:	d90e      	bls.n	8001594 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	22ff      	movs	r2, #255	@ 0xff
 800157a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001580:	b2da      	uxtb	r2, r3
 8001582:	8979      	ldrh	r1, [r7, #10]
 8001584:	4b52      	ldr	r3, [pc, #328]	@ (80016d0 <HAL_I2C_Mem_Read+0x22c>)
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f000 fbd7 	bl	8001d40 <I2C_TransferConfig>
 8001592:	e00f      	b.n	80015b4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001598:	b29a      	uxth	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015a2:	b2da      	uxtb	r2, r3
 80015a4:	8979      	ldrh	r1, [r7, #10]
 80015a6:	4b4a      	ldr	r3, [pc, #296]	@ (80016d0 <HAL_I2C_Mem_Read+0x22c>)
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80015ae:	68f8      	ldr	r0, [r7, #12]
 80015b0:	f000 fbc6 	bl	8001d40 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ba:	2200      	movs	r2, #0
 80015bc:	2104      	movs	r1, #4
 80015be:	68f8      	ldr	r0, [r7, #12]
 80015c0:	f000 f9fa 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e07c      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015ea:	3b01      	subs	r3, #1
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	3b01      	subs	r3, #1
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001604:	b29b      	uxth	r3, r3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d034      	beq.n	8001674 <HAL_I2C_Mem_Read+0x1d0>
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800160e:	2b00      	cmp	r3, #0
 8001610:	d130      	bne.n	8001674 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001618:	2200      	movs	r2, #0
 800161a:	2180      	movs	r1, #128	@ 0x80
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f000 f9cb 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e04d      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001630:	b29b      	uxth	r3, r3
 8001632:	2bff      	cmp	r3, #255	@ 0xff
 8001634:	d90e      	bls.n	8001654 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	22ff      	movs	r2, #255	@ 0xff
 800163a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001640:	b2da      	uxtb	r2, r3
 8001642:	8979      	ldrh	r1, [r7, #10]
 8001644:	2300      	movs	r3, #0
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800164c:	68f8      	ldr	r0, [r7, #12]
 800164e:	f000 fb77 	bl	8001d40 <I2C_TransferConfig>
 8001652:	e00f      	b.n	8001674 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001658:	b29a      	uxth	r2, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001662:	b2da      	uxtb	r2, r3
 8001664:	8979      	ldrh	r1, [r7, #10]
 8001666:	2300      	movs	r3, #0
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f000 fb66 	bl	8001d40 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001678:	b29b      	uxth	r3, r3
 800167a:	2b00      	cmp	r3, #0
 800167c:	d19a      	bne.n	80015b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 fa38 	bl	8001af8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e01a      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2220      	movs	r2, #32
 8001698:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6859      	ldr	r1, [r3, #4]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <HAL_I2C_Mem_Read+0x230>)
 80016a6:	400b      	ands	r3, r1
 80016a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2220      	movs	r2, #32
 80016ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e000      	b.n	80016c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80016c6:	2302      	movs	r3, #2
  }
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	80002400 	.word	0x80002400
 80016d4:	fe00e800 	.word	0xfe00e800

080016d8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	@ 0x28
 80016dc:	af02      	add	r7, sp, #8
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	607a      	str	r2, [r7, #4]
 80016e2:	603b      	str	r3, [r7, #0]
 80016e4:	460b      	mov	r3, r1
 80016e6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b20      	cmp	r3, #32
 80016f6:	f040 80d6 	bne.w	80018a6 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001704:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001708:	d101      	bne.n	800170e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800170a:	2302      	movs	r3, #2
 800170c:	e0cc      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001714:	2b01      	cmp	r3, #1
 8001716:	d101      	bne.n	800171c <HAL_I2C_IsDeviceReady+0x44>
 8001718:	2302      	movs	r3, #2
 800171a:	e0c5      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2224      	movs	r2, #36	@ 0x24
 8001728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2200      	movs	r2, #0
 8001730:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d107      	bne.n	800174a <HAL_I2C_IsDeviceReady+0x72>
 800173a:	897b      	ldrh	r3, [r7, #10]
 800173c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001740:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001744:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001748:	e006      	b.n	8001758 <HAL_I2C_IsDeviceReady+0x80>
 800174a:	897b      	ldrh	r3, [r7, #10]
 800174c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001750:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001754:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	6812      	ldr	r2, [r2, #0]
 800175c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800175e:	f7ff fb45 	bl	8000dec <HAL_GetTick>
 8001762:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	699b      	ldr	r3, [r3, #24]
 800176a:	f003 0320 	and.w	r3, r3, #32
 800176e:	2b20      	cmp	r3, #32
 8001770:	bf0c      	ite	eq
 8001772:	2301      	moveq	r3, #1
 8001774:	2300      	movne	r3, #0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	f003 0310 	and.w	r3, r3, #16
 8001784:	2b10      	cmp	r3, #16
 8001786:	bf0c      	ite	eq
 8001788:	2301      	moveq	r3, #1
 800178a:	2300      	movne	r3, #0
 800178c:	b2db      	uxtb	r3, r3
 800178e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001790:	e034      	b.n	80017fc <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001798:	d01a      	beq.n	80017d0 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800179a:	f7ff fb27 	bl	8000dec <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d302      	bcc.n	80017b0 <HAL_I2C_IsDeviceReady+0xd8>
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d10f      	bne.n	80017d0 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	2220      	movs	r2, #32
 80017b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017bc:	f043 0220 	orr.w	r2, r3, #32
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e06b      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	f003 0320 	and.w	r3, r3, #32
 80017da:	2b20      	cmp	r3, #32
 80017dc:	bf0c      	ite	eq
 80017de:	2301      	moveq	r3, #1
 80017e0:	2300      	movne	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f003 0310 	and.w	r3, r3, #16
 80017f0:	2b10      	cmp	r3, #16
 80017f2:	bf0c      	ite	eq
 80017f4:	2301      	moveq	r3, #1
 80017f6:	2300      	movne	r3, #0
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80017fc:	7ffb      	ldrb	r3, [r7, #31]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d102      	bne.n	8001808 <HAL_I2C_IsDeviceReady+0x130>
 8001802:	7fbb      	ldrb	r3, [r7, #30]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d0c4      	beq.n	8001792 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	f003 0310 	and.w	r3, r3, #16
 8001812:	2b10      	cmp	r3, #16
 8001814:	d01a      	beq.n	800184c <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2200      	movs	r2, #0
 800181e:	2120      	movs	r1, #32
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f000 f8c9 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e03b      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2220      	movs	r2, #32
 8001836:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2220      	movs	r2, #32
 800183c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2200      	movs	r2, #0
 8001844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001848:	2300      	movs	r3, #0
 800184a:	e02d      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	2200      	movs	r2, #0
 8001854:	2120      	movs	r1, #32
 8001856:	68f8      	ldr	r0, [r7, #12]
 8001858:	f000 f8ae 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e020      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	2210      	movs	r2, #16
 800186c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2220      	movs	r2, #32
 8001874:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	3301      	adds	r3, #1
 800187a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	429a      	cmp	r2, r3
 8001882:	f63f af56 	bhi.w	8001732 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2220      	movs	r2, #32
 800188a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	f043 0220 	orr.w	r2, r3, #32
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2200      	movs	r2, #0
 800189e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e000      	b.n	80018a8 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80018a6:	2302      	movs	r3, #2
  }
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3720      	adds	r7, #32
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af02      	add	r7, sp, #8
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	4608      	mov	r0, r1
 80018d2:	4611      	mov	r1, r2
 80018d4:	461a      	mov	r2, r3
 80018d6:	4603      	mov	r3, r0
 80018d8:	817b      	strh	r3, [r7, #10]
 80018da:	460b      	mov	r3, r1
 80018dc:	813b      	strh	r3, [r7, #8]
 80018de:	4613      	mov	r3, r2
 80018e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	b2da      	uxtb	r2, r3
 80018e6:	8979      	ldrh	r1, [r7, #10]
 80018e8:	4b20      	ldr	r3, [pc, #128]	@ (800196c <I2C_RequestMemoryRead+0xa4>)
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	68f8      	ldr	r0, [r7, #12]
 80018f0:	f000 fa26 	bl	8001d40 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018f4:	69fa      	ldr	r2, [r7, #28]
 80018f6:	69b9      	ldr	r1, [r7, #24]
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f000 f8b6 	bl	8001a6a <I2C_WaitOnTXISFlagUntilTimeout>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e02c      	b.n	8001962 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001908:	88fb      	ldrh	r3, [r7, #6]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d105      	bne.n	800191a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800190e:	893b      	ldrh	r3, [r7, #8]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	629a      	str	r2, [r3, #40]	@ 0x28
 8001918:	e015      	b.n	8001946 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800191a:	893b      	ldrh	r3, [r7, #8]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	b29b      	uxth	r3, r3
 8001920:	b2da      	uxtb	r2, r3
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	69b9      	ldr	r1, [r7, #24]
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 f89c 	bl	8001a6a <I2C_WaitOnTXISFlagUntilTimeout>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e012      	b.n	8001962 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800193c:	893b      	ldrh	r3, [r7, #8]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	2200      	movs	r2, #0
 800194e:	2140      	movs	r1, #64	@ 0x40
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f000 f831 	bl	80019b8 <I2C_WaitOnFlagUntilTimeout>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e000      	b.n	8001962 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	80002000 	.word	0x80002000

08001970 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b02      	cmp	r3, #2
 8001984:	d103      	bne.n	800198e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2200      	movs	r2, #0
 800198c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	2b01      	cmp	r3, #1
 800199a:	d007      	beq.n	80019ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	699a      	ldr	r2, [r3, #24]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f042 0201 	orr.w	r2, r2, #1
 80019aa:	619a      	str	r2, [r3, #24]
  }
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	603b      	str	r3, [r7, #0]
 80019c4:	4613      	mov	r3, r2
 80019c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019c8:	e03b      	b.n	8001a42 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	6839      	ldr	r1, [r7, #0]
 80019ce:	68f8      	ldr	r0, [r7, #12]
 80019d0:	f000 f8d6 	bl	8001b80 <I2C_IsErrorOccurred>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e041      	b.n	8001a62 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019e4:	d02d      	beq.n	8001a42 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019e6:	f7ff fa01 	bl	8000dec <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d302      	bcc.n	80019fc <I2C_WaitOnFlagUntilTimeout+0x44>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d122      	bne.n	8001a42 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699a      	ldr	r2, [r3, #24]
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	4013      	ands	r3, r2
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	bf0c      	ite	eq
 8001a0c:	2301      	moveq	r3, #1
 8001a0e:	2300      	movne	r3, #0
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	461a      	mov	r2, r3
 8001a14:	79fb      	ldrb	r3, [r7, #7]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d113      	bne.n	8001a42 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	f043 0220 	orr.w	r2, r3, #32
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2220      	movs	r2, #32
 8001a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e00f      	b.n	8001a62 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	699a      	ldr	r2, [r3, #24]
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	68ba      	ldr	r2, [r7, #8]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	bf0c      	ite	eq
 8001a52:	2301      	moveq	r3, #1
 8001a54:	2300      	movne	r3, #0
 8001a56:	b2db      	uxtb	r3, r3
 8001a58:	461a      	mov	r2, r3
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d0b4      	beq.n	80019ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	60f8      	str	r0, [r7, #12]
 8001a72:	60b9      	str	r1, [r7, #8]
 8001a74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a76:	e033      	b.n	8001ae0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	68b9      	ldr	r1, [r7, #8]
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f000 f87f 	bl	8001b80 <I2C_IsErrorOccurred>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e031      	b.n	8001af0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a92:	d025      	beq.n	8001ae0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a94:	f7ff f9aa 	bl	8000dec <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d302      	bcc.n	8001aaa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d11a      	bne.n	8001ae0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d013      	beq.n	8001ae0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abc:	f043 0220 	orr.w	r2, r3, #32
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2220      	movs	r2, #32
 8001ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e007      	b.n	8001af0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d1c4      	bne.n	8001a78 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b04:	e02f      	b.n	8001b66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	68b9      	ldr	r1, [r7, #8]
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	f000 f838 	bl	8001b80 <I2C_IsErrorOccurred>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e02d      	b.n	8001b76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b1a:	f7ff f967 	bl	8000dec <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d302      	bcc.n	8001b30 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b2a:	68bb      	ldr	r3, [r7, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d11a      	bne.n	8001b66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	f003 0320 	and.w	r3, r3, #32
 8001b3a:	2b20      	cmp	r3, #32
 8001b3c:	d013      	beq.n	8001b66 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	f043 0220 	orr.w	r2, r3, #32
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2220      	movs	r2, #32
 8001b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e007      	b.n	8001b76 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	f003 0320 	and.w	r3, r3, #32
 8001b70:	2b20      	cmp	r3, #32
 8001b72:	d1c8      	bne.n	8001b06 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d068      	beq.n	8001c7e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2210      	movs	r2, #16
 8001bb2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001bb4:	e049      	b.n	8001c4a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001bbc:	d045      	beq.n	8001c4a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001bbe:	f7ff f915 	bl	8000dec <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d302      	bcc.n	8001bd4 <I2C_IsErrorOccurred+0x54>
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d13a      	bne.n	8001c4a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bde:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001be6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bf6:	d121      	bne.n	8001c3c <I2C_IsErrorOccurred+0xbc>
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001bfe:	d01d      	beq.n	8001c3c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001c00:	7cfb      	ldrb	r3, [r7, #19]
 8001c02:	2b20      	cmp	r3, #32
 8001c04:	d01a      	beq.n	8001c3c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	685a      	ldr	r2, [r3, #4]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c14:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001c16:	f7ff f8e9 	bl	8000dec <HAL_GetTick>
 8001c1a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c1c:	e00e      	b.n	8001c3c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c1e:	f7ff f8e5 	bl	8000dec <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b19      	cmp	r3, #25
 8001c2a:	d907      	bls.n	8001c3c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c2c:	6a3b      	ldr	r3, [r7, #32]
 8001c2e:	f043 0320 	orr.w	r3, r3, #32
 8001c32:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001c3a:	e006      	b.n	8001c4a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f003 0320 	and.w	r3, r3, #32
 8001c46:	2b20      	cmp	r3, #32
 8001c48:	d1e9      	bne.n	8001c1e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f003 0320 	and.w	r3, r3, #32
 8001c54:	2b20      	cmp	r3, #32
 8001c56:	d003      	beq.n	8001c60 <I2C_IsErrorOccurred+0xe0>
 8001c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0aa      	beq.n	8001bb6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d103      	bne.n	8001c70 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001c70:	6a3b      	ldr	r3, [r7, #32]
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d00b      	beq.n	8001ca8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ca0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d00b      	beq.n	8001cca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001cb2:	6a3b      	ldr	r3, [r7, #32]
 8001cb4:	f043 0308 	orr.w	r3, r3, #8
 8001cb8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cc2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00b      	beq.n	8001cec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001cd4:	6a3b      	ldr	r3, [r7, #32]
 8001cd6:	f043 0302 	orr.w	r3, r3, #2
 8001cda:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ce4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001cec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d01c      	beq.n	8001d2e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f7ff fe3b 	bl	8001970 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6859      	ldr	r1, [r3, #4]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b0d      	ldr	r3, [pc, #52]	@ (8001d3c <I2C_IsErrorOccurred+0x1bc>)
 8001d06:	400b      	ands	r3, r1
 8001d08:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d0e:	6a3b      	ldr	r3, [r7, #32]
 8001d10:	431a      	orrs	r2, r3
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001d2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3728      	adds	r7, #40	@ 0x28
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	fe00e800 	.word	0xfe00e800

08001d40 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b087      	sub	sp, #28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	817b      	strh	r3, [r7, #10]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d52:	897b      	ldrh	r3, [r7, #10]
 8001d54:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d58:	7a7b      	ldrb	r3, [r7, #9]
 8001d5a:	041b      	lsls	r3, r3, #16
 8001d5c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d60:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001d66:	6a3b      	ldr	r3, [r7, #32]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d6e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	6a3b      	ldr	r3, [r7, #32]
 8001d78:	0d5b      	lsrs	r3, r3, #21
 8001d7a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <I2C_TransferConfig+0x60>)
 8001d80:	430b      	orrs	r3, r1
 8001d82:	43db      	mvns	r3, r3
 8001d84:	ea02 0103 	and.w	r1, r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001d92:	bf00      	nop
 8001d94:	371c      	adds	r7, #28
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	03ff63ff 	.word	0x03ff63ff

08001da4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2b20      	cmp	r3, #32
 8001db8:	d138      	bne.n	8001e2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d101      	bne.n	8001dc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e032      	b.n	8001e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2224      	movs	r2, #36	@ 0x24
 8001dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0201 	bic.w	r2, r2, #1
 8001de6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001df6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6819      	ldr	r1, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001e2c:	2302      	movs	r3, #2
  }
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b085      	sub	sp, #20
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
 8001e42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b20      	cmp	r3, #32
 8001e4e:	d139      	bne.n	8001ec4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d101      	bne.n	8001e5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	e033      	b.n	8001ec6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2224      	movs	r2, #36	@ 0x24
 8001e6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f022 0201 	bic.w	r2, r2, #1
 8001e7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	021b      	lsls	r3, r3, #8
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68fa      	ldr	r2, [r7, #12]
 8001e9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e000      	b.n	8001ec6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ec4:	2302      	movs	r3, #2
  }
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d101      	bne.n	8001ee4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e0c0      	b.n	8002066 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d106      	bne.n	8001efe <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f007 f86d 	bl	8008fd8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2203      	movs	r2, #3
 8001f02:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 fb97 	bl	800563e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]
 8001f14:	e03e      	b.n	8001f94 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	4413      	add	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	440b      	add	r3, r1
 8001f24:	3311      	adds	r3, #17
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f2a:	7bfa      	ldrb	r2, [r7, #15]
 8001f2c:	6879      	ldr	r1, [r7, #4]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	4413      	add	r3, r2
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	440b      	add	r3, r1
 8001f38:	3310      	adds	r3, #16
 8001f3a:	7bfa      	ldrb	r2, [r7, #15]
 8001f3c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f3e:	7bfa      	ldrb	r2, [r7, #15]
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4413      	add	r3, r2
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	440b      	add	r3, r1
 8001f4c:	3313      	adds	r3, #19
 8001f4e:	2200      	movs	r2, #0
 8001f50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f52:	7bfa      	ldrb	r2, [r7, #15]
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	440b      	add	r3, r1
 8001f60:	3320      	adds	r3, #32
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f66:	7bfa      	ldrb	r2, [r7, #15]
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	3324      	adds	r3, #36	@ 0x24
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	6879      	ldr	r1, [r7, #4]
 8001f7e:	1c5a      	adds	r2, r3, #1
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f8e:	7bfb      	ldrb	r3, [r7, #15]
 8001f90:	3301      	adds	r3, #1
 8001f92:	73fb      	strb	r3, [r7, #15]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	791b      	ldrb	r3, [r3, #4]
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	d3bb      	bcc.n	8001f16 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	e044      	b.n	800202e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001fa4:	7bfa      	ldrb	r2, [r7, #15]
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4413      	add	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	440b      	add	r3, r1
 8001fb2:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	440b      	add	r3, r1
 8001fc8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fcc:	7bfa      	ldrb	r2, [r7, #15]
 8001fce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fd0:	7bfa      	ldrb	r2, [r7, #15]
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	440b      	add	r3, r1
 8001fde:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	440b      	add	r3, r1
 8001ff4:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ffc:	7bfa      	ldrb	r2, [r7, #15]
 8001ffe:	6879      	ldr	r1, [r7, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	440b      	add	r3, r1
 800200a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002012:	7bfa      	ldrb	r2, [r7, #15]
 8002014:	6879      	ldr	r1, [r7, #4]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	440b      	add	r3, r1
 8002020:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	3301      	adds	r3, #1
 800202c:	73fb      	strb	r3, [r7, #15]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	791b      	ldrb	r3, [r3, #4]
 8002032:	7bfa      	ldrb	r2, [r7, #15]
 8002034:	429a      	cmp	r2, r3
 8002036:	d3b5      	bcc.n	8001fa4 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6818      	ldr	r0, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3304      	adds	r3, #4
 8002040:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002044:	f003 fb16 	bl	8005674 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7a9b      	ldrb	r3, [r3, #10]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d102      	bne.n	8002064 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f001 fc0e 	bl	8003880 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800207c:	2b01      	cmp	r3, #1
 800207e:	d101      	bne.n	8002084 <HAL_PCD_Start+0x16>
 8002080:	2302      	movs	r3, #2
 8002082:	e012      	b.n	80020aa <HAL_PCD_Start+0x3c>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f003 fabd 	bl	8005610 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f005 f89a 	bl	80071d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b084      	sub	sp, #16
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f005 f89f 	bl	8007202 <USB_ReadInterrupts>
 80020c4:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 fb06 	bl	80026e2 <PCD_EP_ISR_Handler>

    return;
 80020d6:	e110      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d013      	beq.n	800210a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f4:	b292      	uxth	r2, r2
 80020f6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f006 fffd 	bl	80090fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002100:	2100      	movs	r1, #0
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f8fc 	bl	8002300 <HAL_PCD_SetAddress>

    return;
 8002108:	e0f7      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d00c      	beq.n	800212e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800211c:	b29a      	uxth	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002126:	b292      	uxth	r2, r2
 8002128:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800212c:	e0e5      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00c      	beq.n	8002152 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002140:	b29a      	uxth	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800214a:	b292      	uxth	r2, r2
 800214c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002150:	e0d3      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d034      	beq.n	80021c6 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002164:	b29a      	uxth	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0204 	bic.w	r2, r2, #4
 800216e:	b292      	uxth	r2, r2
 8002170:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800217c:	b29a      	uxth	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0208 	bic.w	r2, r2, #8
 8002186:	b292      	uxth	r2, r2
 8002188:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002192:	2b01      	cmp	r3, #1
 8002194:	d107      	bne.n	80021a6 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800219e:	2100      	movs	r1, #0
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f007 f99d 	bl	80094e0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f006 ffe0 	bl	800916c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80021be:	b292      	uxth	r2, r2
 80021c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80021c4:	e099      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d027      	beq.n	8002220 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80021d8:	b29a      	uxth	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f042 0208 	orr.w	r2, r2, #8
 80021e2:	b292      	uxth	r2, r2
 80021e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80021f0:	b29a      	uxth	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021fa:	b292      	uxth	r2, r2
 80021fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002208:	b29a      	uxth	r2, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f042 0204 	orr.w	r2, r2, #4
 8002212:	b292      	uxth	r2, r2
 8002214:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f006 ff8d 	bl	8009138 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800221e:	e06c      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002226:	2b00      	cmp	r3, #0
 8002228:	d040      	beq.n	80022ac <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002232:	b29a      	uxth	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800223c:	b292      	uxth	r2, r2
 800223e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d12b      	bne.n	80022a4 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002254:	b29a      	uxth	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f042 0204 	orr.w	r2, r2, #4
 800225e:	b292      	uxth	r2, r2
 8002260:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800226c:	b29a      	uxth	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f042 0208 	orr.w	r2, r2, #8
 8002276:	b292      	uxth	r2, r2
 8002278:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800228c:	b29b      	uxth	r3, r3
 800228e:	089b      	lsrs	r3, r3, #2
 8002290:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800229a:	2101      	movs	r1, #1
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f007 f91f 	bl	80094e0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80022a2:	e02a      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f006 ff47 	bl	8009138 <HAL_PCD_SuspendCallback>
    return;
 80022aa:	e026      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00f      	beq.n	80022d6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022be:	b29a      	uxth	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80022c8:	b292      	uxth	r2, r2
 80022ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f006 ff05 	bl	80090de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80022d4:	e011      	b.n	80022fa <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00c      	beq.n	80022fa <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022f2:	b292      	uxth	r2, r2
 80022f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80022f8:	bf00      	nop
  }
}
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}

08002300 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	460b      	mov	r3, r1
 800230a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_PCD_SetAddress+0x1a>
 8002316:	2302      	movs	r3, #2
 8002318:	e012      	b.n	8002340 <HAL_PCD_SetAddress+0x40>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f004 ff3b 	bl	80071ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	4608      	mov	r0, r1
 8002352:	4611      	mov	r1, r2
 8002354:	461a      	mov	r2, r3
 8002356:	4603      	mov	r3, r0
 8002358:	70fb      	strb	r3, [r7, #3]
 800235a:	460b      	mov	r3, r1
 800235c:	803b      	strh	r3, [r7, #0]
 800235e:	4613      	mov	r3, r2
 8002360:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002362:	2300      	movs	r3, #0
 8002364:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002366:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800236a:	2b00      	cmp	r3, #0
 800236c:	da0e      	bge.n	800238c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800236e:	78fb      	ldrb	r3, [r7, #3]
 8002370:	f003 0207 	and.w	r2, r3, #7
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	3310      	adds	r3, #16
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	705a      	strb	r2, [r3, #1]
 800238a:	e00e      	b.n	80023aa <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	f003 0207 	and.w	r2, r3, #7
 8002392:	4613      	mov	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	4413      	add	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80023aa:	78fb      	ldrb	r3, [r7, #3]
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80023b6:	883b      	ldrh	r3, [r7, #0]
 80023b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	78ba      	ldrb	r2, [r7, #2]
 80023c4:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80023c6:	78bb      	ldrb	r3, [r7, #2]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d102      	bne.n	80023d2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_PCD_EP_Open+0x98>
 80023dc:	2302      	movs	r3, #2
 80023de:	e00e      	b.n	80023fe <HAL_PCD_EP_Open+0xb6>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68f9      	ldr	r1, [r7, #12]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f003 f95e 	bl	80056b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80023fc:	7afb      	ldrb	r3, [r7, #11]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b084      	sub	sp, #16
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	460b      	mov	r3, r1
 8002410:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002412:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002416:	2b00      	cmp	r3, #0
 8002418:	da0e      	bge.n	8002438 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	f003 0207 	and.w	r2, r3, #7
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	3310      	adds	r3, #16
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2201      	movs	r2, #1
 8002434:	705a      	strb	r2, [r3, #1]
 8002436:	e00e      	b.n	8002456 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	f003 0207 	and.w	r2, r3, #7
 800243e:	4613      	mov	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	b2da      	uxtb	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002468:	2b01      	cmp	r3, #1
 800246a:	d101      	bne.n	8002470 <HAL_PCD_EP_Close+0x6a>
 800246c:	2302      	movs	r3, #2
 800246e:	e00e      	b.n	800248e <HAL_PCD_EP_Close+0x88>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68f9      	ldr	r1, [r7, #12]
 800247e:	4618      	mov	r0, r3
 8002480:	f003 fdfe 	bl	8006080 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b086      	sub	sp, #24
 800249a:	af00      	add	r7, sp, #0
 800249c:	60f8      	str	r0, [r7, #12]
 800249e:	607a      	str	r2, [r7, #4]
 80024a0:	603b      	str	r3, [r7, #0]
 80024a2:	460b      	mov	r3, r1
 80024a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024a6:	7afb      	ldrb	r3, [r7, #11]
 80024a8:	f003 0207 	and.w	r2, r3, #7
 80024ac:	4613      	mov	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	4413      	add	r3, r2
 80024bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	2200      	movs	r2, #0
 80024ce:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	2200      	movs	r2, #0
 80024d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80024d6:	7afb      	ldrb	r3, [r7, #11]
 80024d8:	f003 0307 	and.w	r3, r3, #7
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6979      	ldr	r1, [r7, #20]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 ffb6 	bl	800645a <USB_EPStartXfer>

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002504:	78fb      	ldrb	r3, [r7, #3]
 8002506:	f003 0207 	and.w	r2, r3, #7
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	440b      	add	r3, r1
 8002516:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800251a:	681b      	ldr	r3, [r3, #0]
}
 800251c:	4618      	mov	r0, r3
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	607a      	str	r2, [r7, #4]
 8002532:	603b      	str	r3, [r7, #0]
 8002534:	460b      	mov	r3, r1
 8002536:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002538:	7afb      	ldrb	r3, [r7, #11]
 800253a:	f003 0207 	and.w	r2, r3, #7
 800253e:	4613      	mov	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	3310      	adds	r3, #16
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	4413      	add	r3, r2
 800254c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	2201      	movs	r2, #1
 8002572:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002574:	7afb      	ldrb	r3, [r7, #11]
 8002576:	f003 0307 	and.w	r3, r3, #7
 800257a:	b2da      	uxtb	r2, r3
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6979      	ldr	r1, [r7, #20]
 8002586:	4618      	mov	r0, r3
 8002588:	f003 ff67 	bl	800645a <USB_EPStartXfer>

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	460b      	mov	r3, r1
 80025a0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	7912      	ldrb	r2, [r2, #4]
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d901      	bls.n	80025b4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e03e      	b.n	8002632 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80025b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da0e      	bge.n	80025da <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	f003 0207 	and.w	r2, r3, #7
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	3310      	adds	r3, #16
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	4413      	add	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2201      	movs	r2, #1
 80025d6:	705a      	strb	r2, [r3, #1]
 80025d8:	e00c      	b.n	80025f4 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80025da:	78fa      	ldrb	r2, [r7, #3]
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	4413      	add	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2201      	movs	r2, #1
 80025f8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025fa:	78fb      	ldrb	r3, [r7, #3]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	b2da      	uxtb	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800260c:	2b01      	cmp	r3, #1
 800260e:	d101      	bne.n	8002614 <HAL_PCD_EP_SetStall+0x7e>
 8002610:	2302      	movs	r3, #2
 8002612:	e00e      	b.n	8002632 <HAL_PCD_EP_SetStall+0x9c>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68f9      	ldr	r1, [r7, #12]
 8002622:	4618      	mov	r0, r3
 8002624:	f004 fcc8 	bl	8006fb8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b084      	sub	sp, #16
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002646:	78fb      	ldrb	r3, [r7, #3]
 8002648:	f003 030f 	and.w	r3, r3, #15
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	7912      	ldrb	r2, [r2, #4]
 8002650:	4293      	cmp	r3, r2
 8002652:	d901      	bls.n	8002658 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	e040      	b.n	80026da <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002658:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800265c:	2b00      	cmp	r3, #0
 800265e:	da0e      	bge.n	800267e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002660:	78fb      	ldrb	r3, [r7, #3]
 8002662:	f003 0207 	and.w	r2, r3, #7
 8002666:	4613      	mov	r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	4413      	add	r3, r2
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	3310      	adds	r3, #16
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	4413      	add	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2201      	movs	r2, #1
 800267a:	705a      	strb	r2, [r3, #1]
 800267c:	e00e      	b.n	800269c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800267e:	78fb      	ldrb	r3, [r7, #3]
 8002680:	f003 0207 	and.w	r2, r3, #7
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2200      	movs	r2, #0
 80026a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026a2:	78fb      	ldrb	r3, [r7, #3]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_PCD_EP_ClrStall+0x82>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e00e      	b.n	80026da <HAL_PCD_EP_ClrStall+0xa0>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68f9      	ldr	r1, [r7, #12]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f004 fcc5 	bl	800705a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b092      	sub	sp, #72	@ 0x48
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80026ea:	e333      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80026f4:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80026f6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002702:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002706:	2b00      	cmp	r3, #0
 8002708:	f040 8108 	bne.w	800291c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800270c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800270e:	f003 0310 	and.w	r3, r3, #16
 8002712:	2b00      	cmp	r3, #0
 8002714:	d14c      	bne.n	80027b0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	b29b      	uxth	r3, r3
 800271e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002726:	813b      	strh	r3, [r7, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	893b      	ldrh	r3, [r7, #8]
 800272e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002732:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002736:	b29b      	uxth	r3, r3
 8002738:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3310      	adds	r3, #16
 800273e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002748:	b29b      	uxth	r3, r3
 800274a:	461a      	mov	r2, r3
 800274c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	4413      	add	r3, r2
 800275a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800275e:	881b      	ldrh	r3, [r3, #0]
 8002760:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002766:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800276e:	69db      	ldr	r3, [r3, #28]
 8002770:	441a      	add	r2, r3
 8002772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002774:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002776:	2100      	movs	r1, #0
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f006 fc96 	bl	80090aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7b1b      	ldrb	r3, [r3, #12]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 82e5 	beq.w	8002d54 <PCD_EP_ISR_Handler+0x672>
 800278a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	2b00      	cmp	r3, #0
 8002790:	f040 82e0 	bne.w	8002d54 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7b1b      	ldrb	r3, [r3, #12]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	731a      	strb	r2, [r3, #12]
 80027ae:	e2d1      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80027b6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80027c0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80027c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d032      	beq.n	8002830 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	461a      	mov	r2, r3
 80027d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4413      	add	r3, r2
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6812      	ldr	r2, [r2, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027e8:	881b      	ldrh	r3, [r3, #0]
 80027ea:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027f0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6818      	ldr	r0, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80027fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027fe:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002802:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002804:	b29b      	uxth	r3, r3
 8002806:	f004 fd4f 	bl	80072a8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	b29a      	uxth	r2, r3
 8002812:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002816:	4013      	ands	r3, r2
 8002818:	817b      	strh	r3, [r7, #10]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	897a      	ldrh	r2, [r7, #10]
 8002820:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002824:	b292      	uxth	r2, r2
 8002826:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f006 fc11 	bl	8009050 <HAL_PCD_SetupStageCallback>
 800282e:	e291      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002830:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002834:	2b00      	cmp	r3, #0
 8002836:	f280 828d 	bge.w	8002d54 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29a      	uxth	r2, r3
 8002842:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002846:	4013      	ands	r3, r2
 8002848:	81fb      	strh	r3, [r7, #14]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	89fa      	ldrh	r2, [r7, #14]
 8002850:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002854:	b292      	uxth	r2, r2
 8002856:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002860:	b29b      	uxth	r3, r3
 8002862:	461a      	mov	r2, r3
 8002864:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	4413      	add	r3, r2
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	4413      	add	r3, r2
 8002872:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800287c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800287e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002880:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d019      	beq.n	80028bc <PCD_EP_ISR_Handler+0x1da>
 8002888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d015      	beq.n	80028bc <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002896:	6959      	ldr	r1, [r3, #20]
 8002898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800289a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800289c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800289e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	f004 fd01 	bl	80072a8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80028a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028a8:	695a      	ldr	r2, [r3, #20]
 80028aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	441a      	add	r2, r3
 80028b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028b2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80028b4:	2100      	movs	r1, #0
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f006 fbdc 	bl	8009074 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80028c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80028c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f040 8242 	bne.w	8002d54 <PCD_EP_ISR_Handler+0x672>
 80028d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80028d2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80028d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80028da:	f000 823b 	beq.w	8002d54 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028ee:	81bb      	strh	r3, [r7, #12]
 80028f0:	89bb      	ldrh	r3, [r7, #12]
 80028f2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80028f6:	81bb      	strh	r3, [r7, #12]
 80028f8:	89bb      	ldrh	r3, [r7, #12]
 80028fa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80028fe:	81bb      	strh	r3, [r7, #12]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	89bb      	ldrh	r3, [r7, #12]
 8002906:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800290a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800290e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002916:	b29b      	uxth	r3, r3
 8002918:	8013      	strh	r3, [r2, #0]
 800291a:	e21b      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4413      	add	r3, r2
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800292e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002932:	2b00      	cmp	r3, #0
 8002934:	f280 80f1 	bge.w	8002b1a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	461a      	mov	r2, r3
 800293e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	b29a      	uxth	r2, r3
 800294a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800294e:	4013      	ands	r3, r2
 8002950:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	461a      	mov	r2, r3
 8002958:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002962:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002966:	b292      	uxth	r2, r2
 8002968:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800296a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800296e:	4613      	mov	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	4413      	add	r3, r2
 8002974:	00db      	lsls	r3, r3, #3
 8002976:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	4413      	add	r3, r2
 800297e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002982:	7b1b      	ldrb	r3, [r3, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d123      	bne.n	80029d0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002990:	b29b      	uxth	r3, r3
 8002992:	461a      	mov	r2, r3
 8002994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	4413      	add	r3, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6812      	ldr	r2, [r2, #0]
 80029a0:	4413      	add	r3, r2
 80029a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80029b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 808b 	beq.w	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6818      	ldr	r0, [r3, #0]
 80029be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029c0:	6959      	ldr	r1, [r3, #20]
 80029c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029c4:	88da      	ldrh	r2, [r3, #6]
 80029c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80029ca:	f004 fc6d 	bl	80072a8 <USB_ReadPMA>
 80029ce:	e07f      	b.n	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80029d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029d2:	78db      	ldrb	r3, [r3, #3]
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d109      	bne.n	80029ec <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80029d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80029da:	461a      	mov	r2, r3
 80029dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f9c6 	bl	8002d70 <HAL_PCD_EP_DB_Receive>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80029ea:	e071      	b.n	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a06:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	441a      	add	r2, r3
 8002a16:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002a18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	461a      	mov	r2, r3
 8002a32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4413      	add	r3, r2
 8002a3a:	881b      	ldrh	r3, [r3, #0]
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d022      	beq.n	8002a8c <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	461a      	mov	r2, r3
 8002a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	00db      	lsls	r3, r3, #3
 8002a58:	4413      	add	r3, r2
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a64:	881b      	ldrh	r3, [r3, #0]
 8002a66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a6a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002a6e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d02c      	beq.n	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a7c:	6959      	ldr	r1, [r3, #20]
 8002a7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a80:	891a      	ldrh	r2, [r3, #8]
 8002a82:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002a86:	f004 fc0f 	bl	80072a8 <USB_ReadPMA>
 8002a8a:	e021      	b.n	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	461a      	mov	r2, r3
 8002a98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ab0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002ab4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d009      	beq.n	8002ad0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6818      	ldr	r0, [r3, #0]
 8002ac0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac2:	6959      	ldr	r1, [r3, #20]
 8002ac4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ac6:	895a      	ldrh	r2, [r3, #10]
 8002ac8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002acc:	f004 fbec 	bl	80072a8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ad2:	69da      	ldr	r2, [r3, #28]
 8002ad4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ad8:	441a      	add	r2, r3
 8002ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002adc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002ae6:	441a      	add	r2, r3
 8002ae8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aea:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <PCD_EP_ISR_Handler+0x41e>
 8002af4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002af8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002afa:	691b      	ldr	r3, [r3, #16]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d206      	bcs.n	8002b0e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	4619      	mov	r1, r3
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f006 fab4 	bl	8009074 <HAL_PCD_DataOutStageCallback>
 8002b0c:	e005      	b.n	8002b1a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 fca0 	bl	800645a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002b1a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 8117 	beq.w	8002d54 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8002b26:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4413      	add	r3, r2
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	3310      	adds	r3, #16
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	4413      	add	r3, r2
 8002b38:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	881b      	ldrh	r3, [r3, #0]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002b50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b54:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	441a      	add	r2, r3
 8002b64:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b74:	78db      	ldrb	r3, [r3, #3]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	f040 80a1 	bne.w	8002cbe <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8002b7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b7e:	2200      	movs	r2, #0
 8002b80:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b84:	7b1b      	ldrb	r3, [r3, #12]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8092 	beq.w	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b8c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d046      	beq.n	8002c24 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002b96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b98:	785b      	ldrb	r3, [r3, #1]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d126      	bne.n	8002bec <PCD_EP_ISR_Handler+0x50a>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	00da      	lsls	r2, r3, #3
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bd0:	b29a      	uxth	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	801a      	strh	r2, [r3, #0]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002be0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	801a      	strh	r2, [r3, #0]
 8002bea:	e061      	b.n	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
 8002bec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bee:	785b      	ldrb	r3, [r3, #1]
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d15d      	bne.n	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	61fb      	str	r3, [r7, #28]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	461a      	mov	r2, r3
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	4413      	add	r3, r2
 8002c0a:	61fb      	str	r3, [r7, #28]
 8002c0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	00da      	lsls	r2, r3, #3
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	4413      	add	r3, r2
 8002c16:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002c1a:	61bb      	str	r3, [r7, #24]
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	801a      	strh	r2, [r3, #0]
 8002c22:	e045      	b.n	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c2c:	785b      	ldrb	r3, [r3, #1]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d126      	bne.n	8002c80 <PCD_EP_ISR_Handler+0x59e>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c46:	4413      	add	r3, r2
 8002c48:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	00da      	lsls	r2, r3, #3
 8002c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c52:	4413      	add	r3, r2
 8002c54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c58:	623b      	str	r3, [r7, #32]
 8002c5a:	6a3b      	ldr	r3, [r7, #32]
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	801a      	strh	r2, [r3, #0]
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	6a3b      	ldr	r3, [r7, #32]
 8002c7c:	801a      	strh	r2, [r3, #0]
 8002c7e:	e017      	b.n	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
 8002c80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c82:	785b      	ldrb	r3, [r3, #1]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d113      	bne.n	8002cb0 <PCD_EP_ISR_Handler+0x5ce>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	461a      	mov	r2, r3
 8002c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c96:	4413      	add	r3, r2
 8002c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	00da      	lsls	r2, r3, #3
 8002ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ca2:	4413      	add	r3, r2
 8002ca4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cac:	2200      	movs	r2, #0
 8002cae:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f006 f9f7 	bl	80090aa <HAL_PCD_DataInStageCallback>
 8002cbc:	e04a      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002cbe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d13f      	bne.n	8002d48 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	4413      	add	r3, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6812      	ldr	r2, [r2, #0]
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cec:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d906      	bls.n	8002d06 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8002cf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cfa:	699a      	ldr	r2, [r3, #24]
 8002cfc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002cfe:	1ad2      	subs	r2, r2, r3
 8002d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d02:	619a      	str	r2, [r3, #24]
 8002d04:	e002      	b.n	8002d0c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d08:	2200      	movs	r2, #0
 8002d0a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002d0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d106      	bne.n	8002d22 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f006 f9c5 	bl	80090aa <HAL_PCD_DataInStageCallback>
 8002d20:	e018      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d24:	695a      	ldr	r2, [r3, #20]
 8002d26:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002d28:	441a      	add	r2, r3
 8002d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d2c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d30:	69da      	ldr	r2, [r3, #28]
 8002d32:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002d34:	441a      	add	r2, r3
 8002d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d38:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d40:	4618      	mov	r0, r3
 8002d42:	f003 fb8a 	bl	800645a <USB_EPStartXfer>
 8002d46:	e005      	b.n	8002d54 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002d48:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f917 	bl	8002f82 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	b21b      	sxth	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	f6ff acc3 	blt.w	80026ec <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3748      	adds	r7, #72	@ 0x48
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d07c      	beq.n	8002e82 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	461a      	mov	r2, r3
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	00db      	lsls	r3, r3, #3
 8002d9a:	4413      	add	r3, r2
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	6812      	ldr	r2, [r2, #0]
 8002da0:	4413      	add	r3, r2
 8002da2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dac:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	699a      	ldr	r2, [r3, #24]
 8002db2:	8b7b      	ldrh	r3, [r7, #26]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d306      	bcc.n	8002dc6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	699a      	ldr	r2, [r3, #24]
 8002dbc:	8b7b      	ldrh	r3, [r7, #26]
 8002dbe:	1ad2      	subs	r2, r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	619a      	str	r2, [r3, #24]
 8002dc4:	e002      	b.n	8002dcc <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d123      	bne.n	8002e1c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	4413      	add	r3, r2
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dee:	833b      	strh	r3, [r7, #24]
 8002df0:	8b3b      	ldrh	r3, [r7, #24]
 8002df2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002df6:	833b      	strh	r3, [r7, #24]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	441a      	add	r2, r3
 8002e06:	8b3b      	ldrh	r3, [r7, #24]
 8002e08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d01f      	beq.n	8002e66 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	881b      	ldrh	r3, [r3, #0]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e40:	82fb      	strh	r3, [r7, #22]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	461a      	mov	r2, r3
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	441a      	add	r2, r3
 8002e50:	8afb      	ldrh	r3, [r7, #22]
 8002e52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e5e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002e66:	8b7b      	ldrh	r3, [r7, #26]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 8085 	beq.w	8002f78 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6818      	ldr	r0, [r3, #0]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	6959      	ldr	r1, [r3, #20]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	891a      	ldrh	r2, [r3, #8]
 8002e7a:	8b7b      	ldrh	r3, [r7, #26]
 8002e7c:	f004 fa14 	bl	80072a8 <USB_ReadPMA>
 8002e80:	e07a      	b.n	8002f78 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4413      	add	r3, r2
 8002e96:	68fa      	ldr	r2, [r7, #12]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ea6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	699a      	ldr	r2, [r3, #24]
 8002eac:	8b7b      	ldrh	r3, [r7, #26]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d306      	bcc.n	8002ec0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	699a      	ldr	r2, [r3, #24]
 8002eb6:	8b7b      	ldrh	r3, [r7, #26]
 8002eb8:	1ad2      	subs	r2, r2, r3
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	619a      	str	r2, [r3, #24]
 8002ebe:	e002      	b.n	8002ec6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d123      	bne.n	8002f16 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	881b      	ldrh	r3, [r3, #0]
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ee4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ee8:	83fb      	strh	r3, [r7, #30]
 8002eea:	8bfb      	ldrh	r3, [r7, #30]
 8002eec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002ef0:	83fb      	strh	r3, [r7, #30]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	441a      	add	r2, r3
 8002f00:	8bfb      	ldrh	r3, [r7, #30]
 8002f02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d11f      	bne.n	8002f60 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f3a:	83bb      	strh	r3, [r7, #28]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	461a      	mov	r2, r3
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	441a      	add	r2, r3
 8002f4a:	8bbb      	ldrh	r3, [r7, #28]
 8002f4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002f60:	8b7b      	ldrh	r3, [r7, #26]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d008      	beq.n	8002f78 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	6818      	ldr	r0, [r3, #0]
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	6959      	ldr	r1, [r3, #20]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	895a      	ldrh	r2, [r3, #10]
 8002f72:	8b7b      	ldrh	r3, [r7, #26]
 8002f74:	f004 f998 	bl	80072a8 <USB_ReadPMA>
    }
  }

  return count;
 8002f78:	8b7b      	ldrh	r3, [r7, #26]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3720      	adds	r7, #32
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b0a6      	sub	sp, #152	@ 0x98
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	60f8      	str	r0, [r7, #12]
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f90:	88fb      	ldrh	r3, [r7, #6]
 8002f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 81f7 	beq.w	800338a <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	4413      	add	r3, r2
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	6812      	ldr	r2, [r2, #0]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fc0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	699a      	ldr	r2, [r3, #24]
 8002fc8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d907      	bls.n	8002fe0 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	699a      	ldr	r2, [r3, #24]
 8002fd4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002fd8:	1ad2      	subs	r2, r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	619a      	str	r2, [r3, #24]
 8002fde:	e002      	b.n	8002fe6 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f040 80e1 	bne.w	80031b2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	785b      	ldrb	r3, [r3, #1]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d126      	bne.n	8003046 <HAL_PCD_EP_DB_Transmit+0xc4>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003006:	b29b      	uxth	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800300c:	4413      	add	r3, r2
 800300e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	00da      	lsls	r2, r3, #3
 8003016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003018:	4413      	add	r3, r2
 800301a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800301e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	b29b      	uxth	r3, r3
 8003026:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800302a:	b29a      	uxth	r2, r3
 800302c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800302e:	801a      	strh	r2, [r3, #0]
 8003030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	b29b      	uxth	r3, r3
 8003036:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800303a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800303e:	b29a      	uxth	r2, r3
 8003040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003042:	801a      	strh	r2, [r3, #0]
 8003044:	e01a      	b.n	800307c <HAL_PCD_EP_DB_Transmit+0xfa>
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	785b      	ldrb	r3, [r3, #1]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d116      	bne.n	800307c <HAL_PCD_EP_DB_Transmit+0xfa>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800305c:	b29b      	uxth	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003062:	4413      	add	r3, r2
 8003064:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	00da      	lsls	r2, r3, #3
 800306c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800306e:	4413      	add	r3, r2
 8003070:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003074:	637b      	str	r3, [r7, #52]	@ 0x34
 8003076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003078:	2200      	movs	r2, #0
 800307a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	785b      	ldrb	r3, [r3, #1]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d126      	bne.n	80030d8 <HAL_PCD_EP_DB_Transmit+0x156>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	623b      	str	r3, [r7, #32]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003098:	b29b      	uxth	r3, r3
 800309a:	461a      	mov	r2, r3
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	4413      	add	r3, r2
 80030a0:	623b      	str	r3, [r7, #32]
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	00da      	lsls	r2, r3, #3
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	4413      	add	r3, r2
 80030ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030bc:	b29a      	uxth	r2, r3
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	801a      	strh	r2, [r3, #0]
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	881b      	ldrh	r3, [r3, #0]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	801a      	strh	r2, [r3, #0]
 80030d6:	e017      	b.n	8003108 <HAL_PCD_EP_DB_Transmit+0x186>
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	785b      	ldrb	r3, [r3, #1]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d113      	bne.n	8003108 <HAL_PCD_EP_DB_Transmit+0x186>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ee:	4413      	add	r3, r2
 80030f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	00da      	lsls	r2, r3, #3
 80030f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030fa:	4413      	add	r3, r2
 80030fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003100:	627b      	str	r3, [r7, #36]	@ 0x24
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	2200      	movs	r2, #0
 8003106:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	78db      	ldrb	r3, [r3, #3]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d123      	bne.n	8003158 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	461a      	mov	r2, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	881b      	ldrh	r3, [r3, #0]
 8003120:	b29b      	uxth	r3, r3
 8003122:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800312a:	837b      	strh	r3, [r7, #26]
 800312c:	8b7b      	ldrh	r3, [r7, #26]
 800312e:	f083 0320 	eor.w	r3, r3, #32
 8003132:	837b      	strh	r3, [r7, #26]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	461a      	mov	r2, r3
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	441a      	add	r2, r3
 8003142:	8b7b      	ldrh	r3, [r7, #26]
 8003144:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003148:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800314c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003154:	b29b      	uxth	r3, r3
 8003156:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	4619      	mov	r1, r3
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f005 ffa3 	bl	80090aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d01f      	beq.n	80031ae <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	4413      	add	r3, r2
 800317c:	881b      	ldrh	r3, [r3, #0]
 800317e:	b29b      	uxth	r3, r3
 8003180:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003188:	833b      	strh	r3, [r7, #24]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	441a      	add	r2, r3
 8003198:	8b3b      	ldrh	r3, [r7, #24]
 800319a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800319e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	e31f      	b.n	80037f2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d021      	beq.n	8003200 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	881b      	ldrh	r3, [r3, #0]
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031d6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	441a      	add	r2, r3
 80031e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80031ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80031f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80031f4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003206:	2b01      	cmp	r3, #1
 8003208:	f040 82ca 	bne.w	80037a0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003214:	441a      	add	r2, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	69da      	ldr	r2, [r3, #28]
 800321e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003222:	441a      	add	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	6a1a      	ldr	r2, [r3, #32]
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	429a      	cmp	r2, r3
 8003232:	d309      	bcc.n	8003248 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	6a1a      	ldr	r2, [r3, #32]
 800323e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003240:	1ad2      	subs	r2, r2, r3
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	621a      	str	r2, [r3, #32]
 8003246:	e015      	b.n	8003274 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d107      	bne.n	8003260 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003250:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003254:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800325e:	e009      	b.n	8003274 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2200      	movs	r2, #0
 8003272:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	785b      	ldrb	r3, [r3, #1]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d15f      	bne.n	800333c <HAL_PCD_EP_DB_Transmit+0x3ba>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	643b      	str	r3, [r7, #64]	@ 0x40
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800328a:	b29b      	uxth	r3, r3
 800328c:	461a      	mov	r2, r3
 800328e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003290:	4413      	add	r3, r2
 8003292:	643b      	str	r3, [r7, #64]	@ 0x40
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	00da      	lsls	r2, r3, #3
 800329a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800329c:	4413      	add	r3, r2
 800329e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80032a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032b2:	801a      	strh	r2, [r3, #0]
 80032b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10a      	bne.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x34e>
 80032ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032bc:	881b      	ldrh	r3, [r3, #0]
 80032be:	b29b      	uxth	r3, r3
 80032c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032cc:	801a      	strh	r2, [r3, #0]
 80032ce:	e051      	b.n	8003374 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80032d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80032d4:	d816      	bhi.n	8003304 <HAL_PCD_EP_DB_Transmit+0x382>
 80032d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032d8:	085b      	lsrs	r3, r3, #1
 80032da:	653b      	str	r3, [r7, #80]	@ 0x50
 80032dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d002      	beq.n	80032ec <HAL_PCD_EP_DB_Transmit+0x36a>
 80032e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032e8:	3301      	adds	r3, #1
 80032ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80032ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ee:	881b      	ldrh	r3, [r3, #0]
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	029b      	lsls	r3, r3, #10
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	4313      	orrs	r3, r2
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003300:	801a      	strh	r2, [r3, #0]
 8003302:	e037      	b.n	8003374 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003304:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	653b      	str	r3, [r7, #80]	@ 0x50
 800330a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <HAL_PCD_EP_DB_Transmit+0x398>
 8003314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003316:	3b01      	subs	r3, #1
 8003318:	653b      	str	r3, [r7, #80]	@ 0x50
 800331a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331c:	881b      	ldrh	r3, [r3, #0]
 800331e:	b29a      	uxth	r2, r3
 8003320:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003322:	b29b      	uxth	r3, r3
 8003324:	029b      	lsls	r3, r3, #10
 8003326:	b29b      	uxth	r3, r3
 8003328:	4313      	orrs	r3, r2
 800332a:	b29b      	uxth	r3, r3
 800332c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003334:	b29a      	uxth	r2, r3
 8003336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003338:	801a      	strh	r2, [r3, #0]
 800333a:	e01b      	b.n	8003374 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	785b      	ldrb	r3, [r3, #1]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d117      	bne.n	8003374 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	64bb      	str	r3, [r7, #72]	@ 0x48
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003352:	b29b      	uxth	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003358:	4413      	add	r3, r2
 800335a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	00da      	lsls	r2, r3, #3
 8003362:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003364:	4413      	add	r3, r2
 8003366:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800336a:	647b      	str	r3, [r7, #68]	@ 0x44
 800336c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800336e:	b29a      	uxth	r2, r3
 8003370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003372:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	6959      	ldr	r1, [r3, #20]
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	891a      	ldrh	r2, [r3, #8]
 8003380:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003382:	b29b      	uxth	r3, r3
 8003384:	f003 ff4d 	bl	8007222 <USB_WritePMA>
 8003388:	e20a      	b.n	80037a0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003392:	b29b      	uxth	r3, r3
 8003394:	461a      	mov	r2, r3
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	4413      	add	r3, r2
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	4413      	add	r3, r2
 80033a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80033a8:	881b      	ldrh	r3, [r3, #0]
 80033aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033ae:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d307      	bcc.n	80033ce <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033c6:	1ad2      	subs	r2, r2, r3
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	619a      	str	r2, [r3, #24]
 80033cc:	e002      	b.n	80033d4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2200      	movs	r2, #0
 80033d2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f040 80f6 	bne.w	80035ca <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	785b      	ldrb	r3, [r3, #1]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d126      	bne.n	8003434 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	461a      	mov	r2, r3
 80033f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033fa:	4413      	add	r3, r2
 80033fc:	677b      	str	r3, [r7, #116]	@ 0x74
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	00da      	lsls	r2, r3, #3
 8003404:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003406:	4413      	add	r3, r2
 8003408:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800340c:	673b      	str	r3, [r7, #112]	@ 0x70
 800340e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	b29b      	uxth	r3, r3
 8003414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003418:	b29a      	uxth	r2, r3
 800341a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800341c:	801a      	strh	r2, [r3, #0]
 800341e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003420:	881b      	ldrh	r3, [r3, #0]
 8003422:	b29b      	uxth	r3, r3
 8003424:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003428:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800342c:	b29a      	uxth	r2, r3
 800342e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003430:	801a      	strh	r2, [r3, #0]
 8003432:	e01a      	b.n	800346a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	785b      	ldrb	r3, [r3, #1]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d116      	bne.n	800346a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800344a:	b29b      	uxth	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003450:	4413      	add	r3, r2
 8003452:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	00da      	lsls	r2, r3, #3
 800345a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800345c:	4413      	add	r3, r2
 800345e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003462:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003464:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003466:	2200      	movs	r2, #0
 8003468:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	785b      	ldrb	r3, [r3, #1]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d12f      	bne.n	80034da <HAL_PCD_EP_DB_Transmit+0x558>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800348a:	b29b      	uxth	r3, r3
 800348c:	461a      	mov	r2, r3
 800348e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003492:	4413      	add	r3, r2
 8003494:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	00da      	lsls	r2, r3, #3
 800349e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034a2:	4413      	add	r3, r2
 80034a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80034a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034b0:	881b      	ldrh	r3, [r3, #0]
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034be:	801a      	strh	r2, [r3, #0]
 80034c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034c4:	881b      	ldrh	r3, [r3, #0]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034d6:	801a      	strh	r2, [r3, #0]
 80034d8:	e01c      	b.n	8003514 <HAL_PCD_EP_DB_Transmit+0x592>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	785b      	ldrb	r3, [r3, #1]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d118      	bne.n	8003514 <HAL_PCD_EP_DB_Transmit+0x592>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	461a      	mov	r2, r3
 80034ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034f2:	4413      	add	r3, r2
 80034f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	00da      	lsls	r2, r3, #3
 80034fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003502:	4413      	add	r3, r2
 8003504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800350c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003510:	2200      	movs	r2, #0
 8003512:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	78db      	ldrb	r3, [r3, #3]
 8003518:	2b02      	cmp	r3, #2
 800351a:	d127      	bne.n	800356c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	461a      	mov	r2, r3
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	b29b      	uxth	r3, r3
 800352e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003536:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800353a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800353e:	f083 0320 	eor.w	r3, r3, #32
 8003542:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	441a      	add	r2, r3
 8003554:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003558:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800355c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003564:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003568:	b29b      	uxth	r3, r3
 800356a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	4619      	mov	r1, r3
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f005 fd99 	bl	80090aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003578:	88fb      	ldrh	r3, [r7, #6]
 800357a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d121      	bne.n	80035c6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	881b      	ldrh	r3, [r3, #0]
 8003592:	b29b      	uxth	r3, r3
 8003594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800359c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	461a      	mov	r2, r3
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	441a      	add	r2, r3
 80035ae:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80035b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80035be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80035c6:	2300      	movs	r3, #0
 80035c8:	e113      	b.n	80037f2 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80035ca:	88fb      	ldrh	r3, [r7, #6]
 80035cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d121      	bne.n	8003618 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	461a      	mov	r2, r3
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	4413      	add	r3, r2
 80035e2:	881b      	ldrh	r3, [r3, #0]
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ee:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	461a      	mov	r2, r3
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	441a      	add	r2, r3
 8003600:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003604:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003608:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800360c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003614:	b29b      	uxth	r3, r3
 8003616:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800361e:	2b01      	cmp	r3, #1
 8003620:	f040 80be 	bne.w	80037a0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	695a      	ldr	r2, [r3, #20]
 8003628:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800362c:	441a      	add	r2, r3
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	69da      	ldr	r2, [r3, #28]
 8003636:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800363a:	441a      	add	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	6a1a      	ldr	r2, [r3, #32]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	429a      	cmp	r2, r3
 800364a:	d309      	bcc.n	8003660 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	6a1a      	ldr	r2, [r3, #32]
 8003656:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003658:	1ad2      	subs	r2, r2, r3
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	621a      	str	r2, [r3, #32]
 800365e:	e015      	b.n	800368c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d107      	bne.n	8003678 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8003668:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800366c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003676:	e009      	b.n	800368c <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2200      	movs	r2, #0
 8003682:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	785b      	ldrb	r3, [r3, #1]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d15f      	bne.n	800375a <HAL_PCD_EP_DB_Transmit+0x7d8>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	461a      	mov	r2, r3
 80036ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036ae:	4413      	add	r3, r2
 80036b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	00da      	lsls	r2, r3, #3
 80036b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80036ba:	4413      	add	r3, r2
 80036bc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80036c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80036c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036d0:	801a      	strh	r2, [r3, #0]
 80036d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d10a      	bne.n	80036ee <HAL_PCD_EP_DB_Transmit+0x76c>
 80036d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036da:	881b      	ldrh	r3, [r3, #0]
 80036dc:	b29b      	uxth	r3, r3
 80036de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036ea:	801a      	strh	r2, [r3, #0]
 80036ec:	e04e      	b.n	800378c <HAL_PCD_EP_DB_Transmit+0x80a>
 80036ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80036f2:	d816      	bhi.n	8003722 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80036f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80036fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_PCD_EP_DB_Transmit+0x788>
 8003704:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003706:	3301      	adds	r3, #1
 8003708:	663b      	str	r3, [r7, #96]	@ 0x60
 800370a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	b29a      	uxth	r2, r3
 8003710:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003712:	b29b      	uxth	r3, r3
 8003714:	029b      	lsls	r3, r3, #10
 8003716:	b29b      	uxth	r3, r3
 8003718:	4313      	orrs	r3, r2
 800371a:	b29a      	uxth	r2, r3
 800371c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800371e:	801a      	strh	r2, [r3, #0]
 8003720:	e034      	b.n	800378c <HAL_PCD_EP_DB_Transmit+0x80a>
 8003722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003724:	095b      	lsrs	r3, r3, #5
 8003726:	663b      	str	r3, [r7, #96]	@ 0x60
 8003728:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800372a:	f003 031f 	and.w	r3, r3, #31
 800372e:	2b00      	cmp	r3, #0
 8003730:	d102      	bne.n	8003738 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003732:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003734:	3b01      	subs	r3, #1
 8003736:	663b      	str	r3, [r7, #96]	@ 0x60
 8003738:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	b29a      	uxth	r2, r3
 800373e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003740:	b29b      	uxth	r3, r3
 8003742:	029b      	lsls	r3, r3, #10
 8003744:	b29b      	uxth	r3, r3
 8003746:	4313      	orrs	r3, r2
 8003748:	b29b      	uxth	r3, r3
 800374a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800374e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003752:	b29a      	uxth	r2, r3
 8003754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003756:	801a      	strh	r2, [r3, #0]
 8003758:	e018      	b.n	800378c <HAL_PCD_EP_DB_Transmit+0x80a>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	785b      	ldrb	r3, [r3, #1]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d114      	bne.n	800378c <HAL_PCD_EP_DB_Transmit+0x80a>
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800376a:	b29b      	uxth	r3, r3
 800376c:	461a      	mov	r2, r3
 800376e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003770:	4413      	add	r3, r2
 8003772:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	00da      	lsls	r2, r3, #3
 800377a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800377c:	4413      	add	r3, r2
 800377e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003782:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003784:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003786:	b29a      	uxth	r2, r3
 8003788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800378a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6818      	ldr	r0, [r3, #0]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	6959      	ldr	r1, [r3, #20]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	895a      	ldrh	r2, [r3, #10]
 8003798:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800379a:	b29b      	uxth	r3, r3
 800379c:	f003 fd41 	bl	8007222 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	461a      	mov	r2, r3
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037ba:	82fb      	strh	r3, [r7, #22]
 80037bc:	8afb      	ldrh	r3, [r7, #22]
 80037be:	f083 0310 	eor.w	r3, r3, #16
 80037c2:	82fb      	strh	r3, [r7, #22]
 80037c4:	8afb      	ldrh	r3, [r7, #22]
 80037c6:	f083 0320 	eor.w	r3, r3, #32
 80037ca:	82fb      	strh	r3, [r7, #22]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	461a      	mov	r2, r3
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	441a      	add	r2, r3
 80037da:	8afb      	ldrh	r3, [r7, #22]
 80037dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80037e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80037e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80037f0:	2300      	movs	r3, #0
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3798      	adds	r7, #152	@ 0x98
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b087      	sub	sp, #28
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	607b      	str	r3, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	817b      	strh	r3, [r7, #10]
 8003808:	4613      	mov	r3, r2
 800380a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800380c:	897b      	ldrh	r3, [r7, #10]
 800380e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003812:	b29b      	uxth	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00b      	beq.n	8003830 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003818:	897b      	ldrh	r3, [r7, #10]
 800381a:	f003 0207 	and.w	r2, r3, #7
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	00db      	lsls	r3, r3, #3
 8003826:	3310      	adds	r3, #16
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	4413      	add	r3, r2
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	e009      	b.n	8003844 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003830:	897a      	ldrh	r2, [r7, #10]
 8003832:	4613      	mov	r3, r2
 8003834:	009b      	lsls	r3, r3, #2
 8003836:	4413      	add	r3, r2
 8003838:	00db      	lsls	r3, r3, #3
 800383a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4413      	add	r3, r2
 8003842:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003844:	893b      	ldrh	r3, [r7, #8]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d107      	bne.n	800385a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2200      	movs	r2, #0
 800384e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	b29a      	uxth	r2, r3
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	80da      	strh	r2, [r3, #6]
 8003858:	e00b      	b.n	8003872 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2201      	movs	r2, #1
 800385e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	b29a      	uxth	r2, r3
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	0c1b      	lsrs	r3, r3, #16
 800386c:	b29a      	uxth	r2, r3
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	371c      	adds	r7, #28
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	f043 0302 	orr.w	r3, r3, #2
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3714      	adds	r7, #20
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d141      	bne.n	8003966 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80038e2:	4b4b      	ldr	r3, [pc, #300]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80038ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ee:	d131      	bne.n	8003954 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80038f0:	4b47      	ldr	r3, [pc, #284]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038f6:	4a46      	ldr	r2, [pc, #280]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80038f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003900:	4b43      	ldr	r3, [pc, #268]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003908:	4a41      	ldr	r2, [pc, #260]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800390a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800390e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003910:	4b40      	ldr	r3, [pc, #256]	@ (8003a14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2232      	movs	r2, #50	@ 0x32
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	4a3f      	ldr	r2, [pc, #252]	@ (8003a18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	0c9b      	lsrs	r3, r3, #18
 8003922:	3301      	adds	r3, #1
 8003924:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003926:	e002      	b.n	800392e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	3b01      	subs	r3, #1
 800392c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800392e:	4b38      	ldr	r3, [pc, #224]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003936:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393a:	d102      	bne.n	8003942 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f2      	bne.n	8003928 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003942:	4b33      	ldr	r3, [pc, #204]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800394a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800394e:	d158      	bne.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003950:	2303      	movs	r3, #3
 8003952:	e057      	b.n	8003a04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003954:	4b2e      	ldr	r3, [pc, #184]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800395a:	4a2d      	ldr	r2, [pc, #180]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800395c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003960:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003964:	e04d      	b.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800396c:	d141      	bne.n	80039f2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800396e:	4b28      	ldr	r3, [pc, #160]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003976:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800397a:	d131      	bne.n	80039e0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800397c:	4b24      	ldr	r3, [pc, #144]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800397e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003982:	4a23      	ldr	r2, [pc, #140]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003988:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800398c:	4b20      	ldr	r3, [pc, #128]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003994:	4a1e      	ldr	r2, [pc, #120]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003996:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800399a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800399c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2232      	movs	r2, #50	@ 0x32
 80039a2:	fb02 f303 	mul.w	r3, r2, r3
 80039a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039a8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ac:	0c9b      	lsrs	r3, r3, #18
 80039ae:	3301      	adds	r3, #1
 80039b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039b2:	e002      	b.n	80039ba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3b01      	subs	r3, #1
 80039b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039ba:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c6:	d102      	bne.n	80039ce <HAL_PWREx_ControlVoltageScaling+0xfa>
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1f2      	bne.n	80039b4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039ce:	4b10      	ldr	r3, [pc, #64]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039da:	d112      	bne.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e011      	b.n	8003a04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80039f0:	e007      	b.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80039f2:	4b07      	ldr	r3, [pc, #28]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039fa:	4a05      	ldr	r2, [pc, #20]	@ (8003a10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	40007000 	.word	0x40007000
 8003a14:	20000000 	.word	0x20000000
 8003a18:	431bde83 	.word	0x431bde83

08003a1c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003a20:	4b05      	ldr	r3, [pc, #20]	@ (8003a38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a04      	ldr	r2, [pc, #16]	@ (8003a38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003a26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a2a:	6093      	str	r3, [r2, #8]
}
 8003a2c:	bf00      	nop
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40007000 	.word	0x40007000

08003a3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b088      	sub	sp, #32
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e2fe      	b.n	800404c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d075      	beq.n	8003b46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a5a:	4b97      	ldr	r3, [pc, #604]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
 8003a62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a64:	4b94      	ldr	r3, [pc, #592]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f003 0303 	and.w	r3, r3, #3
 8003a6c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	2b0c      	cmp	r3, #12
 8003a72:	d102      	bne.n	8003a7a <HAL_RCC_OscConfig+0x3e>
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	2b03      	cmp	r3, #3
 8003a78:	d002      	beq.n	8003a80 <HAL_RCC_OscConfig+0x44>
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	2b08      	cmp	r3, #8
 8003a7e:	d10b      	bne.n	8003a98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a80:	4b8d      	ldr	r3, [pc, #564]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d05b      	beq.n	8003b44 <HAL_RCC_OscConfig+0x108>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d157      	bne.n	8003b44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e2d9      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa0:	d106      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x74>
 8003aa2:	4b85      	ldr	r3, [pc, #532]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a84      	ldr	r2, [pc, #528]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	e01d      	b.n	8003aec <HAL_RCC_OscConfig+0xb0>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x98>
 8003aba:	4b7f      	ldr	r3, [pc, #508]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a7e      	ldr	r2, [pc, #504]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ac0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	4b7c      	ldr	r3, [pc, #496]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a7b      	ldr	r2, [pc, #492]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003acc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad0:	6013      	str	r3, [r2, #0]
 8003ad2:	e00b      	b.n	8003aec <HAL_RCC_OscConfig+0xb0>
 8003ad4:	4b78      	ldr	r3, [pc, #480]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a77      	ldr	r2, [pc, #476]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	4b75      	ldr	r3, [pc, #468]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a74      	ldr	r2, [pc, #464]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ae6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d013      	beq.n	8003b1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af4:	f7fd f97a 	bl	8000dec <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003afc:	f7fd f976 	bl	8000dec <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b64      	cmp	r3, #100	@ 0x64
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e29e      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d0f0      	beq.n	8003afc <HAL_RCC_OscConfig+0xc0>
 8003b1a:	e014      	b.n	8003b46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1c:	f7fd f966 	bl	8000dec <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b24:	f7fd f962 	bl	8000dec <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b64      	cmp	r3, #100	@ 0x64
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e28a      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b36:	4b60      	ldr	r3, [pc, #384]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0xe8>
 8003b42:	e000      	b.n	8003b46 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d075      	beq.n	8003c3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b52:	4b59      	ldr	r3, [pc, #356]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b5c:	4b56      	ldr	r3, [pc, #344]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	f003 0303 	and.w	r3, r3, #3
 8003b64:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	2b0c      	cmp	r3, #12
 8003b6a:	d102      	bne.n	8003b72 <HAL_RCC_OscConfig+0x136>
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d002      	beq.n	8003b78 <HAL_RCC_OscConfig+0x13c>
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d11f      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b78:	4b4f      	ldr	r3, [pc, #316]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_OscConfig+0x154>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e25d      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b90:	4b49      	ldr	r3, [pc, #292]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	061b      	lsls	r3, r3, #24
 8003b9e:	4946      	ldr	r1, [pc, #280]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003ba4:	4b45      	ldr	r3, [pc, #276]	@ (8003cbc <HAL_RCC_OscConfig+0x280>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7fd f8d3 	bl	8000d54 <HAL_InitTick>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d043      	beq.n	8003c3c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e249      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d023      	beq.n	8003c08 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bc0:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a3c      	ldr	r2, [pc, #240]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fd f90e 	bl	8000dec <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd4:	f7fd f90a 	bl	8000dec <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e232      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003be6:	4b34      	ldr	r3, [pc, #208]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf2:	4b31      	ldr	r3, [pc, #196]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	061b      	lsls	r3, r3, #24
 8003c00:	492d      	ldr	r1, [pc, #180]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]
 8003c06:	e01a      	b.n	8003c3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c08:	4b2b      	ldr	r3, [pc, #172]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fd f8ea 	bl	8000dec <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c1c:	f7fd f8e6 	bl	8000dec <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e20e      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c2e:	4b22      	ldr	r3, [pc, #136]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f0      	bne.n	8003c1c <HAL_RCC_OscConfig+0x1e0>
 8003c3a:	e000      	b.n	8003c3e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d041      	beq.n	8003cce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d01c      	beq.n	8003c8c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c52:	4b19      	ldr	r3, [pc, #100]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c58:	4a17      	ldr	r2, [pc, #92]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c5a:	f043 0301 	orr.w	r3, r3, #1
 8003c5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c62:	f7fd f8c3 	bl	8000dec <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c68:	e008      	b.n	8003c7c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6a:	f7fd f8bf 	bl	8000dec <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d901      	bls.n	8003c7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e1e7      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0ef      	beq.n	8003c6a <HAL_RCC_OscConfig+0x22e>
 8003c8a:	e020      	b.n	8003cce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c92:	4a09      	ldr	r2, [pc, #36]	@ (8003cb8 <HAL_RCC_OscConfig+0x27c>)
 8003c94:	f023 0301 	bic.w	r3, r3, #1
 8003c98:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9c:	f7fd f8a6 	bl	8000dec <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ca2:	e00d      	b.n	8003cc0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ca4:	f7fd f8a2 	bl	8000dec <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d906      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e1ca      	b.n	800404c <HAL_RCC_OscConfig+0x610>
 8003cb6:	bf00      	nop
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cc0:	4b8c      	ldr	r3, [pc, #560]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1ea      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 80a6 	beq.w	8003e28 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ce0:	4b84      	ldr	r3, [pc, #528]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003ce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x2b4>
 8003cec:	2301      	movs	r3, #1
 8003cee:	e000      	b.n	8003cf2 <HAL_RCC_OscConfig+0x2b6>
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d00d      	beq.n	8003d12 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cf6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfa:	4a7e      	ldr	r2, [pc, #504]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003cfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d02:	4b7c      	ldr	r3, [pc, #496]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d12:	4b79      	ldr	r3, [pc, #484]	@ (8003ef8 <HAL_RCC_OscConfig+0x4bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d118      	bne.n	8003d50 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d1e:	4b76      	ldr	r3, [pc, #472]	@ (8003ef8 <HAL_RCC_OscConfig+0x4bc>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a75      	ldr	r2, [pc, #468]	@ (8003ef8 <HAL_RCC_OscConfig+0x4bc>)
 8003d24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d2a:	f7fd f85f 	bl	8000dec <HAL_GetTick>
 8003d2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d30:	e008      	b.n	8003d44 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d32:	f7fd f85b 	bl	8000dec <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d901      	bls.n	8003d44 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003d40:	2303      	movs	r3, #3
 8003d42:	e183      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d44:	4b6c      	ldr	r3, [pc, #432]	@ (8003ef8 <HAL_RCC_OscConfig+0x4bc>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0f0      	beq.n	8003d32 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d108      	bne.n	8003d6a <HAL_RCC_OscConfig+0x32e>
 8003d58:	4b66      	ldr	r3, [pc, #408]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5e:	4a65      	ldr	r2, [pc, #404]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d60:	f043 0301 	orr.w	r3, r3, #1
 8003d64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d68:	e024      	b.n	8003db4 <HAL_RCC_OscConfig+0x378>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b05      	cmp	r3, #5
 8003d70:	d110      	bne.n	8003d94 <HAL_RCC_OscConfig+0x358>
 8003d72:	4b60      	ldr	r3, [pc, #384]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d78:	4a5e      	ldr	r2, [pc, #376]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d7a:	f043 0304 	orr.w	r3, r3, #4
 8003d7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d82:	4b5c      	ldr	r3, [pc, #368]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d88:	4a5a      	ldr	r2, [pc, #360]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d8a:	f043 0301 	orr.w	r3, r3, #1
 8003d8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d92:	e00f      	b.n	8003db4 <HAL_RCC_OscConfig+0x378>
 8003d94:	4b57      	ldr	r3, [pc, #348]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	4a56      	ldr	r2, [pc, #344]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003d9c:	f023 0301 	bic.w	r3, r3, #1
 8003da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003da4:	4b53      	ldr	r3, [pc, #332]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003daa:	4a52      	ldr	r2, [pc, #328]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003dac:	f023 0304 	bic.w	r3, r3, #4
 8003db0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d016      	beq.n	8003dea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dbc:	f7fd f816 	bl	8000dec <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc2:	e00a      	b.n	8003dda <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc4:	f7fd f812 	bl	8000dec <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e138      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dda:	4b46      	ldr	r3, [pc, #280]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0ed      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x388>
 8003de8:	e015      	b.n	8003e16 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dea:	f7fc ffff 	bl	8000dec <HAL_GetTick>
 8003dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003df0:	e00a      	b.n	8003e08 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df2:	f7fc fffb 	bl	8000dec <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d901      	bls.n	8003e08 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003e04:	2303      	movs	r3, #3
 8003e06:	e121      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e08:	4b3a      	ldr	r3, [pc, #232]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e0e:	f003 0302 	and.w	r3, r3, #2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1ed      	bne.n	8003df2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e16:	7ffb      	ldrb	r3, [r7, #31]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d105      	bne.n	8003e28 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e1c:	4b35      	ldr	r3, [pc, #212]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e20:	4a34      	ldr	r2, [pc, #208]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e26:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d03c      	beq.n	8003eae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d01c      	beq.n	8003e76 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e42:	4a2c      	ldr	r2, [pc, #176]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4c:	f7fc ffce 	bl	8000dec <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e54:	f7fc ffca 	bl	8000dec <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e0f2      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e66:	4b23      	ldr	r3, [pc, #140]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e68:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d0ef      	beq.n	8003e54 <HAL_RCC_OscConfig+0x418>
 8003e74:	e01b      	b.n	8003eae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e76:	4b1f      	ldr	r3, [pc, #124]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003e7e:	f023 0301 	bic.w	r3, r3, #1
 8003e82:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e86:	f7fc ffb1 	bl	8000dec <HAL_GetTick>
 8003e8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003e8c:	e008      	b.n	8003ea0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e8e:	f7fc ffad 	bl	8000dec <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e0d5      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ea0:	4b14      	ldr	r3, [pc, #80]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003ea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1ef      	bne.n	8003e8e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 80c9 	beq.w	800404a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b0c      	cmp	r3, #12
 8003ec2:	f000 8083 	beq.w	8003fcc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d15e      	bne.n	8003f8c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ece:	4b09      	ldr	r3, [pc, #36]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a08      	ldr	r2, [pc, #32]	@ (8003ef4 <HAL_RCC_OscConfig+0x4b8>)
 8003ed4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ed8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eda:	f7fc ff87 	bl	8000dec <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ee0:	e00c      	b.n	8003efc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee2:	f7fc ff83 	bl	8000dec <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d905      	bls.n	8003efc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e0ab      	b.n	800404c <HAL_RCC_OscConfig+0x610>
 8003ef4:	40021000 	.word	0x40021000
 8003ef8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003efc:	4b55      	ldr	r3, [pc, #340]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1ec      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f08:	4b52      	ldr	r3, [pc, #328]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	4b52      	ldr	r3, [pc, #328]	@ (8004058 <HAL_RCC_OscConfig+0x61c>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	6a11      	ldr	r1, [r2, #32]
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f18:	3a01      	subs	r2, #1
 8003f1a:	0112      	lsls	r2, r2, #4
 8003f1c:	4311      	orrs	r1, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003f22:	0212      	lsls	r2, r2, #8
 8003f24:	4311      	orrs	r1, r2
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003f2a:	0852      	lsrs	r2, r2, #1
 8003f2c:	3a01      	subs	r2, #1
 8003f2e:	0552      	lsls	r2, r2, #21
 8003f30:	4311      	orrs	r1, r2
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f36:	0852      	lsrs	r2, r2, #1
 8003f38:	3a01      	subs	r2, #1
 8003f3a:	0652      	lsls	r2, r2, #25
 8003f3c:	4311      	orrs	r1, r2
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003f42:	06d2      	lsls	r2, r2, #27
 8003f44:	430a      	orrs	r2, r1
 8003f46:	4943      	ldr	r1, [pc, #268]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f4c:	4b41      	ldr	r3, [pc, #260]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a40      	ldr	r2, [pc, #256]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f56:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f58:	4b3e      	ldr	r3, [pc, #248]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a3d      	ldr	r2, [pc, #244]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f62:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fc ff42 	bl	8000dec <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6c:	f7fc ff3e 	bl	8000dec <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e066      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f7e:	4b35      	ldr	r3, [pc, #212]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0x530>
 8003f8a:	e05e      	b.n	800404a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f8c:	4b31      	ldr	r3, [pc, #196]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a30      	ldr	r2, [pc, #192]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003f92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fc ff28 	bl	8000dec <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa0:	f7fc ff24 	bl	8000dec <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e04c      	b.n	800404c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fb2:	4b28      	ldr	r3, [pc, #160]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003fbe:	4b25      	ldr	r3, [pc, #148]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	4924      	ldr	r1, [pc, #144]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003fc4:	4b25      	ldr	r3, [pc, #148]	@ (800405c <HAL_RCC_OscConfig+0x620>)
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	60cb      	str	r3, [r1, #12]
 8003fca:	e03e      	b.n	800404a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e039      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003fd8:	4b1e      	ldr	r3, [pc, #120]	@ (8004054 <HAL_RCC_OscConfig+0x618>)
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f003 0203 	and.w	r2, r3, #3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d12c      	bne.n	8004046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d123      	bne.n	8004046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004008:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800400a:	429a      	cmp	r2, r3
 800400c:	d11b      	bne.n	8004046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800401a:	429a      	cmp	r2, r3
 800401c:	d113      	bne.n	8004046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	085b      	lsrs	r3, r3, #1
 800402a:	3b01      	subs	r3, #1
 800402c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800402e:	429a      	cmp	r2, r3
 8004030:	d109      	bne.n	8004046 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403c:	085b      	lsrs	r3, r3, #1
 800403e:	3b01      	subs	r3, #1
 8004040:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d001      	beq.n	800404a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3720      	adds	r7, #32
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	40021000 	.word	0x40021000
 8004058:	019f800c 	.word	0x019f800c
 800405c:	feeefffc 	.word	0xfeeefffc

08004060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800406a:	2300      	movs	r3, #0
 800406c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e11e      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004078:	4b91      	ldr	r3, [pc, #580]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 030f 	and.w	r3, r3, #15
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	429a      	cmp	r2, r3
 8004084:	d910      	bls.n	80040a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004086:	4b8e      	ldr	r3, [pc, #568]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f023 020f 	bic.w	r2, r3, #15
 800408e:	498c      	ldr	r1, [pc, #560]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	4313      	orrs	r3, r2
 8004094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004096:	4b8a      	ldr	r3, [pc, #552]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d001      	beq.n	80040a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e106      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0301 	and.w	r3, r3, #1
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d073      	beq.n	800419c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	d129      	bne.n	8004110 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040bc:	4b81      	ldr	r3, [pc, #516]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d101      	bne.n	80040cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e0f4      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80040cc:	f000 f99e 	bl	800440c <RCC_GetSysClockFreqFromPLLSource>
 80040d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	4a7c      	ldr	r2, [pc, #496]	@ (80042c8 <HAL_RCC_ClockConfig+0x268>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d93f      	bls.n	800415a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80040da:	4b7a      	ldr	r3, [pc, #488]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d009      	beq.n	80040fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d033      	beq.n	800415a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d12f      	bne.n	800415a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80040fa:	4b72      	ldr	r3, [pc, #456]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004102:	4a70      	ldr	r2, [pc, #448]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004108:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800410a:	2380      	movs	r3, #128	@ 0x80
 800410c:	617b      	str	r3, [r7, #20]
 800410e:	e024      	b.n	800415a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	2b02      	cmp	r3, #2
 8004116:	d107      	bne.n	8004128 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004118:	4b6a      	ldr	r3, [pc, #424]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d109      	bne.n	8004138 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e0c6      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004128:	4b66      	ldr	r3, [pc, #408]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e0be      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004138:	f000 f8ce 	bl	80042d8 <HAL_RCC_GetSysClockFreq>
 800413c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	4a61      	ldr	r2, [pc, #388]	@ (80042c8 <HAL_RCC_ClockConfig+0x268>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d909      	bls.n	800415a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004146:	4b5f      	ldr	r3, [pc, #380]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800414e:	4a5d      	ldr	r2, [pc, #372]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004154:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004156:	2380      	movs	r3, #128	@ 0x80
 8004158:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800415a:	4b5a      	ldr	r3, [pc, #360]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f023 0203 	bic.w	r2, r3, #3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	4957      	ldr	r1, [pc, #348]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004168:	4313      	orrs	r3, r2
 800416a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800416c:	f7fc fe3e 	bl	8000dec <HAL_GetTick>
 8004170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004172:	e00a      	b.n	800418a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004174:	f7fc fe3a 	bl	8000dec <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004182:	4293      	cmp	r3, r2
 8004184:	d901      	bls.n	800418a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004186:	2303      	movs	r3, #3
 8004188:	e095      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418a:	4b4e      	ldr	r3, [pc, #312]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 020c 	and.w	r2, r3, #12
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	429a      	cmp	r2, r3
 800419a:	d1eb      	bne.n	8004174 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d023      	beq.n	80041f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041b4:	4b43      	ldr	r3, [pc, #268]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4a42      	ldr	r2, [pc, #264]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80041be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d007      	beq.n	80041dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80041cc:	4b3d      	ldr	r3, [pc, #244]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80041d4:	4a3b      	ldr	r2, [pc, #236]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80041da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041dc:	4b39      	ldr	r3, [pc, #228]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	4936      	ldr	r1, [pc, #216]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	608b      	str	r3, [r1, #8]
 80041ee:	e008      	b.n	8004202 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2b80      	cmp	r3, #128	@ 0x80
 80041f4:	d105      	bne.n	8004202 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80041f6:	4b33      	ldr	r3, [pc, #204]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	4a32      	ldr	r2, [pc, #200]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 80041fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004200:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004202:	4b2f      	ldr	r3, [pc, #188]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	429a      	cmp	r2, r3
 800420e:	d21d      	bcs.n	800424c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004210:	4b2b      	ldr	r3, [pc, #172]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f023 020f 	bic.w	r2, r3, #15
 8004218:	4929      	ldr	r1, [pc, #164]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	4313      	orrs	r3, r2
 800421e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004220:	f7fc fde4 	bl	8000dec <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004226:	e00a      	b.n	800423e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004228:	f7fc fde0 	bl	8000dec <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004236:	4293      	cmp	r3, r2
 8004238:	d901      	bls.n	800423e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e03b      	b.n	80042b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800423e:	4b20      	ldr	r3, [pc, #128]	@ (80042c0 <HAL_RCC_ClockConfig+0x260>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 030f 	and.w	r3, r3, #15
 8004246:	683a      	ldr	r2, [r7, #0]
 8004248:	429a      	cmp	r2, r3
 800424a:	d1ed      	bne.n	8004228 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	2b00      	cmp	r3, #0
 8004256:	d008      	beq.n	800426a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004258:	4b1a      	ldr	r3, [pc, #104]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	4917      	ldr	r1, [pc, #92]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004266:	4313      	orrs	r3, r2
 8004268:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d009      	beq.n	800428a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004276:	4b13      	ldr	r3, [pc, #76]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	490f      	ldr	r1, [pc, #60]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004286:	4313      	orrs	r3, r2
 8004288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800428a:	f000 f825 	bl	80042d8 <HAL_RCC_GetSysClockFreq>
 800428e:	4602      	mov	r2, r0
 8004290:	4b0c      	ldr	r3, [pc, #48]	@ (80042c4 <HAL_RCC_ClockConfig+0x264>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	091b      	lsrs	r3, r3, #4
 8004296:	f003 030f 	and.w	r3, r3, #15
 800429a:	490c      	ldr	r1, [pc, #48]	@ (80042cc <HAL_RCC_ClockConfig+0x26c>)
 800429c:	5ccb      	ldrb	r3, [r1, r3]
 800429e:	f003 031f 	and.w	r3, r3, #31
 80042a2:	fa22 f303 	lsr.w	r3, r2, r3
 80042a6:	4a0a      	ldr	r2, [pc, #40]	@ (80042d0 <HAL_RCC_ClockConfig+0x270>)
 80042a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80042aa:	4b0a      	ldr	r3, [pc, #40]	@ (80042d4 <HAL_RCC_ClockConfig+0x274>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fc fd50 	bl	8000d54 <HAL_InitTick>
 80042b4:	4603      	mov	r3, r0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	40022000 	.word	0x40022000
 80042c4:	40021000 	.word	0x40021000
 80042c8:	04c4b400 	.word	0x04c4b400
 80042cc:	0800a040 	.word	0x0800a040
 80042d0:	20000000 	.word	0x20000000
 80042d4:	20000004 	.word	0x20000004

080042d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80042de:	4b2c      	ldr	r3, [pc, #176]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 030c 	and.w	r3, r3, #12
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d102      	bne.n	80042f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004394 <HAL_RCC_GetSysClockFreq+0xbc>)
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	e047      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80042f0:	4b27      	ldr	r3, [pc, #156]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 030c 	and.w	r3, r3, #12
 80042f8:	2b08      	cmp	r3, #8
 80042fa:	d102      	bne.n	8004302 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042fc:	4b26      	ldr	r3, [pc, #152]	@ (8004398 <HAL_RCC_GetSysClockFreq+0xc0>)
 80042fe:	613b      	str	r3, [r7, #16]
 8004300:	e03e      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004302:	4b23      	ldr	r3, [pc, #140]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 030c 	and.w	r3, r3, #12
 800430a:	2b0c      	cmp	r3, #12
 800430c:	d136      	bne.n	800437c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800430e:	4b20      	ldr	r3, [pc, #128]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004318:	4b1d      	ldr	r3, [pc, #116]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	091b      	lsrs	r3, r3, #4
 800431e:	f003 030f 	and.w	r3, r3, #15
 8004322:	3301      	adds	r3, #1
 8004324:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d10c      	bne.n	8004346 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800432c:	4a1a      	ldr	r2, [pc, #104]	@ (8004398 <HAL_RCC_GetSysClockFreq+0xc0>)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	fbb2 f3f3 	udiv	r3, r2, r3
 8004334:	4a16      	ldr	r2, [pc, #88]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004336:	68d2      	ldr	r2, [r2, #12]
 8004338:	0a12      	lsrs	r2, r2, #8
 800433a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	617b      	str	r3, [r7, #20]
      break;
 8004344:	e00c      	b.n	8004360 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004346:	4a13      	ldr	r2, [pc, #76]	@ (8004394 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	fbb2 f3f3 	udiv	r3, r2, r3
 800434e:	4a10      	ldr	r2, [pc, #64]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004350:	68d2      	ldr	r2, [r2, #12]
 8004352:	0a12      	lsrs	r2, r2, #8
 8004354:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004358:	fb02 f303 	mul.w	r3, r2, r3
 800435c:	617b      	str	r3, [r7, #20]
      break;
 800435e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004360:	4b0b      	ldr	r3, [pc, #44]	@ (8004390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	0e5b      	lsrs	r3, r3, #25
 8004366:	f003 0303 	and.w	r3, r3, #3
 800436a:	3301      	adds	r3, #1
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	fbb2 f3f3 	udiv	r3, r2, r3
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	e001      	b.n	8004380 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004380:	693b      	ldr	r3, [r7, #16]
}
 8004382:	4618      	mov	r0, r3
 8004384:	371c      	adds	r7, #28
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	40021000 	.word	0x40021000
 8004394:	00f42400 	.word	0x00f42400
 8004398:	007a1200 	.word	0x007a1200

0800439c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043a0:	4b03      	ldr	r3, [pc, #12]	@ (80043b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043a2:	681b      	ldr	r3, [r3, #0]
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	20000000 	.word	0x20000000

080043b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80043b8:	f7ff fff0 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	4904      	ldr	r1, [pc, #16]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	40021000 	.word	0x40021000
 80043dc:	0800a050 	.word	0x0800a050

080043e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80043e4:	f7ff ffda 	bl	800439c <HAL_RCC_GetHCLKFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b06      	ldr	r3, [pc, #24]	@ (8004404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	0adb      	lsrs	r3, r3, #11
 80043f0:	f003 0307 	and.w	r3, r3, #7
 80043f4:	4904      	ldr	r1, [pc, #16]	@ (8004408 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004400:	4618      	mov	r0, r3
 8004402:	bd80      	pop	{r7, pc}
 8004404:	40021000 	.word	0x40021000
 8004408:	0800a050 	.word	0x0800a050

0800440c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004412:	4b1e      	ldr	r3, [pc, #120]	@ (800448c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800441c:	4b1b      	ldr	r3, [pc, #108]	@ (800448c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	091b      	lsrs	r3, r3, #4
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	3301      	adds	r3, #1
 8004428:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	2b03      	cmp	r3, #3
 800442e:	d10c      	bne.n	800444a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004430:	4a17      	ldr	r2, [pc, #92]	@ (8004490 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	fbb2 f3f3 	udiv	r3, r2, r3
 8004438:	4a14      	ldr	r2, [pc, #80]	@ (800448c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800443a:	68d2      	ldr	r2, [r2, #12]
 800443c:	0a12      	lsrs	r2, r2, #8
 800443e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004442:	fb02 f303 	mul.w	r3, r2, r3
 8004446:	617b      	str	r3, [r7, #20]
    break;
 8004448:	e00c      	b.n	8004464 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800444a:	4a12      	ldr	r2, [pc, #72]	@ (8004494 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004452:	4a0e      	ldr	r2, [pc, #56]	@ (800448c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	0a12      	lsrs	r2, r2, #8
 8004458:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800445c:	fb02 f303 	mul.w	r3, r2, r3
 8004460:	617b      	str	r3, [r7, #20]
    break;
 8004462:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004464:	4b09      	ldr	r3, [pc, #36]	@ (800448c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	0e5b      	lsrs	r3, r3, #25
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	3301      	adds	r3, #1
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	fbb2 f3f3 	udiv	r3, r2, r3
 800447c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800447e:	687b      	ldr	r3, [r7, #4]
}
 8004480:	4618      	mov	r0, r3
 8004482:	371c      	adds	r7, #28
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr
 800448c:	40021000 	.word	0x40021000
 8004490:	007a1200 	.word	0x007a1200
 8004494:	00f42400 	.word	0x00f42400

08004498 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80044a0:	2300      	movs	r3, #0
 80044a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80044a4:	2300      	movs	r3, #0
 80044a6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f000 8098 	beq.w	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044b6:	2300      	movs	r3, #0
 80044b8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ba:	4b43      	ldr	r3, [pc, #268]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10d      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044c6:	4b40      	ldr	r3, [pc, #256]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ca:	4a3f      	ldr	r2, [pc, #252]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d2:	4b3d      	ldr	r3, [pc, #244]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80044d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044da:	60bb      	str	r3, [r7, #8]
 80044dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044de:	2301      	movs	r3, #1
 80044e0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044e2:	4b3a      	ldr	r3, [pc, #232]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a39      	ldr	r2, [pc, #228]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80044e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044ee:	f7fc fc7d 	bl	8000dec <HAL_GetTick>
 80044f2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044f4:	e009      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044f6:	f7fc fc79 	bl	8000dec <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d902      	bls.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	74fb      	strb	r3, [r7, #19]
        break;
 8004508:	e005      	b.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800450a:	4b30      	ldr	r3, [pc, #192]	@ (80045cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004512:	2b00      	cmp	r3, #0
 8004514:	d0ef      	beq.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004516:	7cfb      	ldrb	r3, [r7, #19]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d159      	bne.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800451c:	4b2a      	ldr	r3, [pc, #168]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800451e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004526:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d01e      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	429a      	cmp	r2, r3
 8004536:	d019      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004538:	4b23      	ldr	r3, [pc, #140]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004542:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004544:	4b20      	ldr	r3, [pc, #128]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454a:	4a1f      	ldr	r2, [pc, #124]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800454c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004550:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004554:	4b1c      	ldr	r3, [pc, #112]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455a:	4a1b      	ldr	r2, [pc, #108]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800455c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004564:	4a18      	ldr	r2, [pc, #96]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d016      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004576:	f7fc fc39 	bl	8000dec <HAL_GetTick>
 800457a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800457c:	e00b      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800457e:	f7fc fc35 	bl	8000dec <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800458c:	4293      	cmp	r3, r2
 800458e:	d902      	bls.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	74fb      	strb	r3, [r7, #19]
            break;
 8004594:	e006      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004596:	4b0c      	ldr	r3, [pc, #48]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0ec      	beq.n	800457e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80045a4:	7cfb      	ldrb	r3, [r7, #19]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10b      	bne.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045aa:	4b07      	ldr	r3, [pc, #28]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b8:	4903      	ldr	r1, [pc, #12]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80045c0:	e008      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80045c2:	7cfb      	ldrb	r3, [r7, #19]
 80045c4:	74bb      	strb	r3, [r7, #18]
 80045c6:	e005      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80045c8:	40021000 	.word	0x40021000
 80045cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045d0:	7cfb      	ldrb	r3, [r7, #19]
 80045d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045d4:	7c7b      	ldrb	r3, [r7, #17]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d105      	bne.n	80045e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045da:	4ba7      	ldr	r3, [pc, #668]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045de:	4aa6      	ldr	r2, [pc, #664]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00a      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045f2:	4ba1      	ldr	r3, [pc, #644]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f8:	f023 0203 	bic.w	r2, r3, #3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	499d      	ldr	r1, [pc, #628]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004602:	4313      	orrs	r3, r2
 8004604:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0302 	and.w	r3, r3, #2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d00a      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004614:	4b98      	ldr	r3, [pc, #608]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800461a:	f023 020c 	bic.w	r2, r3, #12
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	4995      	ldr	r1, [pc, #596]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004624:	4313      	orrs	r3, r2
 8004626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0304 	and.w	r3, r3, #4
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00a      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004636:	4b90      	ldr	r3, [pc, #576]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	498c      	ldr	r1, [pc, #560]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004646:	4313      	orrs	r3, r2
 8004648:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00a      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004658:	4b87      	ldr	r3, [pc, #540]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800465a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	4984      	ldr	r1, [pc, #528]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004668:	4313      	orrs	r3, r2
 800466a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0310 	and.w	r3, r3, #16
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00a      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800467a:	4b7f      	ldr	r3, [pc, #508]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800467c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004680:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	497b      	ldr	r1, [pc, #492]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468a:	4313      	orrs	r3, r2
 800468c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0320 	and.w	r3, r3, #32
 8004698:	2b00      	cmp	r3, #0
 800469a:	d00a      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800469c:	4b76      	ldr	r3, [pc, #472]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	4973      	ldr	r1, [pc, #460]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00a      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046be:	4b6e      	ldr	r3, [pc, #440]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	496a      	ldr	r1, [pc, #424]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00a      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80046e0:	4b65      	ldr	r3, [pc, #404]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	4962      	ldr	r1, [pc, #392]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00a      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004702:	4b5d      	ldr	r3, [pc, #372]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004708:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004710:	4959      	ldr	r1, [pc, #356]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004712:	4313      	orrs	r3, r2
 8004714:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004724:	4b54      	ldr	r3, [pc, #336]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004726:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800472a:	f023 0203 	bic.w	r2, r3, #3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004732:	4951      	ldr	r1, [pc, #324]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00a      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004746:	4b4c      	ldr	r3, [pc, #304]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004754:	4948      	ldr	r1, [pc, #288]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004756:	4313      	orrs	r3, r2
 8004758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004764:	2b00      	cmp	r3, #0
 8004766:	d015      	beq.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004768:	4b43      	ldr	r3, [pc, #268]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004776:	4940      	ldr	r1, [pc, #256]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004778:	4313      	orrs	r3, r2
 800477a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004786:	d105      	bne.n	8004794 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004788:	4b3b      	ldr	r3, [pc, #236]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	4a3a      	ldr	r2, [pc, #232]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800478e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004792:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800479c:	2b00      	cmp	r3, #0
 800479e:	d015      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047a0:	4b35      	ldr	r3, [pc, #212]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ae:	4932      	ldr	r1, [pc, #200]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047be:	d105      	bne.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047ca:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d015      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047d8:	4b27      	ldr	r3, [pc, #156]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047de:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e6:	4924      	ldr	r1, [pc, #144]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047f6:	d105      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80047fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004802:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d015      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004810:	4b19      	ldr	r3, [pc, #100]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004812:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004816:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481e:	4916      	ldr	r1, [pc, #88]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004820:	4313      	orrs	r3, r2
 8004822:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800482e:	d105      	bne.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004830:	4b11      	ldr	r3, [pc, #68]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	4a10      	ldr	r2, [pc, #64]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004836:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800483a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d019      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004848:	4b0b      	ldr	r3, [pc, #44]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800484a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004856:	4908      	ldr	r1, [pc, #32]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004862:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004866:	d109      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004868:	4b03      	ldr	r3, [pc, #12]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	4a02      	ldr	r2, [pc, #8]	@ (8004878 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800486e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004872:	60d3      	str	r3, [r2, #12]
 8004874:	e002      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004876:	bf00      	nop
 8004878:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d015      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004888:	4b29      	ldr	r3, [pc, #164]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004896:	4926      	ldr	r1, [pc, #152]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048a6:	d105      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048a8:	4b21      	ldr	r3, [pc, #132]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	4a20      	ldr	r2, [pc, #128]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d015      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80048c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048c6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ce:	4918      	ldr	r1, [pc, #96]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048d0:	4313      	orrs	r3, r2
 80048d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048de:	d105      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80048e0:	4b13      	ldr	r3, [pc, #76]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	4a12      	ldr	r2, [pc, #72]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048ea:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d015      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80048f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80048fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004906:	490a      	ldr	r1, [pc, #40]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004908:	4313      	orrs	r3, r2
 800490a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004912:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004916:	d105      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004918:	4b05      	ldr	r3, [pc, #20]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	4a04      	ldr	r2, [pc, #16]	@ (8004930 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800491e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004922:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004924:	7cbb      	ldrb	r3, [r7, #18]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	40021000 	.word	0x40021000

08004934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e042      	b.n	80049cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494c:	2b00      	cmp	r3, #0
 800494e:	d106      	bne.n	800495e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7fc f8dd 	bl	8000b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2224      	movs	r2, #36	@ 0x24
 8004962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0201 	bic.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d002      	beq.n	8004984 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 fb24 	bl	8004fcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f825 	bl	80049d4 <UART_SetConfig>
 800498a:	4603      	mov	r3, r0
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e01b      	b.n	80049cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 fba3 	bl	8005110 <UART_CheckIdleState>
 80049ca:	4603      	mov	r3, r0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d8:	b08c      	sub	sp, #48	@ 0x30
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	431a      	orrs	r2, r3
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	431a      	orrs	r2, r3
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	4baa      	ldr	r3, [pc, #680]	@ (8004cac <UART_SetConfig+0x2d8>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	6812      	ldr	r2, [r2, #0]
 8004a0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a0c:	430b      	orrs	r3, r1
 8004a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a9f      	ldr	r2, [pc, #636]	@ (8004cb0 <UART_SetConfig+0x2dc>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d004      	beq.n	8004a40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004a4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a54:	430b      	orrs	r3, r1
 8004a56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5e:	f023 010f 	bic.w	r1, r3, #15
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a90      	ldr	r2, [pc, #576]	@ (8004cb4 <UART_SetConfig+0x2e0>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d125      	bne.n	8004ac4 <UART_SetConfig+0xf0>
 8004a78:	4b8f      	ldr	r3, [pc, #572]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	f003 0303 	and.w	r3, r3, #3
 8004a82:	2b03      	cmp	r3, #3
 8004a84:	d81a      	bhi.n	8004abc <UART_SetConfig+0xe8>
 8004a86:	a201      	add	r2, pc, #4	@ (adr r2, 8004a8c <UART_SetConfig+0xb8>)
 8004a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8c:	08004a9d 	.word	0x08004a9d
 8004a90:	08004aad 	.word	0x08004aad
 8004a94:	08004aa5 	.word	0x08004aa5
 8004a98:	08004ab5 	.word	0x08004ab5
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa2:	e116      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004aa4:	2302      	movs	r3, #2
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aaa:	e112      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004aac:	2304      	movs	r3, #4
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ab2:	e10e      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aba:	e10a      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004abc:	2310      	movs	r3, #16
 8004abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ac2:	e106      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a7c      	ldr	r2, [pc, #496]	@ (8004cbc <UART_SetConfig+0x2e8>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d138      	bne.n	8004b40 <UART_SetConfig+0x16c>
 8004ace:	4b7a      	ldr	r3, [pc, #488]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad4:	f003 030c 	and.w	r3, r3, #12
 8004ad8:	2b0c      	cmp	r3, #12
 8004ada:	d82d      	bhi.n	8004b38 <UART_SetConfig+0x164>
 8004adc:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae4 <UART_SetConfig+0x110>)
 8004ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae2:	bf00      	nop
 8004ae4:	08004b19 	.word	0x08004b19
 8004ae8:	08004b39 	.word	0x08004b39
 8004aec:	08004b39 	.word	0x08004b39
 8004af0:	08004b39 	.word	0x08004b39
 8004af4:	08004b29 	.word	0x08004b29
 8004af8:	08004b39 	.word	0x08004b39
 8004afc:	08004b39 	.word	0x08004b39
 8004b00:	08004b39 	.word	0x08004b39
 8004b04:	08004b21 	.word	0x08004b21
 8004b08:	08004b39 	.word	0x08004b39
 8004b0c:	08004b39 	.word	0x08004b39
 8004b10:	08004b39 	.word	0x08004b39
 8004b14:	08004b31 	.word	0x08004b31
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b1e:	e0d8      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b20:	2302      	movs	r3, #2
 8004b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b26:	e0d4      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b28:	2304      	movs	r3, #4
 8004b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b2e:	e0d0      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b30:	2308      	movs	r3, #8
 8004b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b36:	e0cc      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b38:	2310      	movs	r3, #16
 8004b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b3e:	e0c8      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a5e      	ldr	r2, [pc, #376]	@ (8004cc0 <UART_SetConfig+0x2ec>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d125      	bne.n	8004b96 <UART_SetConfig+0x1c2>
 8004b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004b54:	2b30      	cmp	r3, #48	@ 0x30
 8004b56:	d016      	beq.n	8004b86 <UART_SetConfig+0x1b2>
 8004b58:	2b30      	cmp	r3, #48	@ 0x30
 8004b5a:	d818      	bhi.n	8004b8e <UART_SetConfig+0x1ba>
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d00a      	beq.n	8004b76 <UART_SetConfig+0x1a2>
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d814      	bhi.n	8004b8e <UART_SetConfig+0x1ba>
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d002      	beq.n	8004b6e <UART_SetConfig+0x19a>
 8004b68:	2b10      	cmp	r3, #16
 8004b6a:	d008      	beq.n	8004b7e <UART_SetConfig+0x1aa>
 8004b6c:	e00f      	b.n	8004b8e <UART_SetConfig+0x1ba>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b74:	e0ad      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b76:	2302      	movs	r3, #2
 8004b78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b7c:	e0a9      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b7e:	2304      	movs	r3, #4
 8004b80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b84:	e0a5      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b86:	2308      	movs	r3, #8
 8004b88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b8c:	e0a1      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b8e:	2310      	movs	r3, #16
 8004b90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b94:	e09d      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8004cc4 <UART_SetConfig+0x2f0>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d125      	bne.n	8004bec <UART_SetConfig+0x218>
 8004ba0:	4b45      	ldr	r3, [pc, #276]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004baa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bac:	d016      	beq.n	8004bdc <UART_SetConfig+0x208>
 8004bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bb0:	d818      	bhi.n	8004be4 <UART_SetConfig+0x210>
 8004bb2:	2b80      	cmp	r3, #128	@ 0x80
 8004bb4:	d00a      	beq.n	8004bcc <UART_SetConfig+0x1f8>
 8004bb6:	2b80      	cmp	r3, #128	@ 0x80
 8004bb8:	d814      	bhi.n	8004be4 <UART_SetConfig+0x210>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <UART_SetConfig+0x1f0>
 8004bbe:	2b40      	cmp	r3, #64	@ 0x40
 8004bc0:	d008      	beq.n	8004bd4 <UART_SetConfig+0x200>
 8004bc2:	e00f      	b.n	8004be4 <UART_SetConfig+0x210>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bca:	e082      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bd2:	e07e      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004bd4:	2304      	movs	r3, #4
 8004bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bda:	e07a      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004bdc:	2308      	movs	r3, #8
 8004bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004be2:	e076      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004be4:	2310      	movs	r3, #16
 8004be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bea:	e072      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a35      	ldr	r2, [pc, #212]	@ (8004cc8 <UART_SetConfig+0x2f4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d12a      	bne.n	8004c4c <UART_SetConfig+0x278>
 8004bf6:	4b30      	ldr	r3, [pc, #192]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c04:	d01a      	beq.n	8004c3c <UART_SetConfig+0x268>
 8004c06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c0a:	d81b      	bhi.n	8004c44 <UART_SetConfig+0x270>
 8004c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c10:	d00c      	beq.n	8004c2c <UART_SetConfig+0x258>
 8004c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c16:	d815      	bhi.n	8004c44 <UART_SetConfig+0x270>
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <UART_SetConfig+0x250>
 8004c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c20:	d008      	beq.n	8004c34 <UART_SetConfig+0x260>
 8004c22:	e00f      	b.n	8004c44 <UART_SetConfig+0x270>
 8004c24:	2300      	movs	r3, #0
 8004c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c2a:	e052      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c32:	e04e      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c34:	2304      	movs	r3, #4
 8004c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c3a:	e04a      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c3c:	2308      	movs	r3, #8
 8004c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c42:	e046      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c44:	2310      	movs	r3, #16
 8004c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c4a:	e042      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a17      	ldr	r2, [pc, #92]	@ (8004cb0 <UART_SetConfig+0x2dc>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d13a      	bne.n	8004ccc <UART_SetConfig+0x2f8>
 8004c56:	4b18      	ldr	r3, [pc, #96]	@ (8004cb8 <UART_SetConfig+0x2e4>)
 8004c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c64:	d01a      	beq.n	8004c9c <UART_SetConfig+0x2c8>
 8004c66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c6a:	d81b      	bhi.n	8004ca4 <UART_SetConfig+0x2d0>
 8004c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c70:	d00c      	beq.n	8004c8c <UART_SetConfig+0x2b8>
 8004c72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c76:	d815      	bhi.n	8004ca4 <UART_SetConfig+0x2d0>
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <UART_SetConfig+0x2b0>
 8004c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c80:	d008      	beq.n	8004c94 <UART_SetConfig+0x2c0>
 8004c82:	e00f      	b.n	8004ca4 <UART_SetConfig+0x2d0>
 8004c84:	2300      	movs	r3, #0
 8004c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c8a:	e022      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c92:	e01e      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c94:	2304      	movs	r3, #4
 8004c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004c9a:	e01a      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004c9c:	2308      	movs	r3, #8
 8004c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ca2:	e016      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004ca4:	2310      	movs	r3, #16
 8004ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004caa:	e012      	b.n	8004cd2 <UART_SetConfig+0x2fe>
 8004cac:	cfff69f3 	.word	0xcfff69f3
 8004cb0:	40008000 	.word	0x40008000
 8004cb4:	40013800 	.word	0x40013800
 8004cb8:	40021000 	.word	0x40021000
 8004cbc:	40004400 	.word	0x40004400
 8004cc0:	40004800 	.word	0x40004800
 8004cc4:	40004c00 	.word	0x40004c00
 8004cc8:	40005000 	.word	0x40005000
 8004ccc:	2310      	movs	r3, #16
 8004cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4aae      	ldr	r2, [pc, #696]	@ (8004f90 <UART_SetConfig+0x5bc>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	f040 8097 	bne.w	8004e0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004cde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d823      	bhi.n	8004d2e <UART_SetConfig+0x35a>
 8004ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8004cec <UART_SetConfig+0x318>)
 8004ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cec:	08004d11 	.word	0x08004d11
 8004cf0:	08004d2f 	.word	0x08004d2f
 8004cf4:	08004d19 	.word	0x08004d19
 8004cf8:	08004d2f 	.word	0x08004d2f
 8004cfc:	08004d1f 	.word	0x08004d1f
 8004d00:	08004d2f 	.word	0x08004d2f
 8004d04:	08004d2f 	.word	0x08004d2f
 8004d08:	08004d2f 	.word	0x08004d2f
 8004d0c:	08004d27 	.word	0x08004d27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d10:	f7ff fb50 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8004d14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d16:	e010      	b.n	8004d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d18:	4b9e      	ldr	r3, [pc, #632]	@ (8004f94 <UART_SetConfig+0x5c0>)
 8004d1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d1c:	e00d      	b.n	8004d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d1e:	f7ff fadb 	bl	80042d8 <HAL_RCC_GetSysClockFreq>
 8004d22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d24:	e009      	b.n	8004d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d2c:	e005      	b.n	8004d3a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004d38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f000 8130 	beq.w	8004fa2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d46:	4a94      	ldr	r2, [pc, #592]	@ (8004f98 <UART_SetConfig+0x5c4>)
 8004d48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d50:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d54:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	4413      	add	r3, r2
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d305      	bcc.n	8004d72 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d903      	bls.n	8004d7a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d78:	e113      	b.n	8004fa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	60bb      	str	r3, [r7, #8]
 8004d80:	60fa      	str	r2, [r7, #12]
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d86:	4a84      	ldr	r2, [pc, #528]	@ (8004f98 <UART_SetConfig+0x5c4>)
 8004d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	2200      	movs	r2, #0
 8004d90:	603b      	str	r3, [r7, #0]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d9c:	f7fb fa98 	bl	80002d0 <__aeabi_uldivmod>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4610      	mov	r0, r2
 8004da6:	4619      	mov	r1, r3
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	020b      	lsls	r3, r1, #8
 8004db2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004db6:	0202      	lsls	r2, r0, #8
 8004db8:	6979      	ldr	r1, [r7, #20]
 8004dba:	6849      	ldr	r1, [r1, #4]
 8004dbc:	0849      	lsrs	r1, r1, #1
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	460c      	mov	r4, r1
 8004dc2:	4605      	mov	r5, r0
 8004dc4:	eb12 0804 	adds.w	r8, r2, r4
 8004dc8:	eb43 0905 	adc.w	r9, r3, r5
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	469a      	mov	sl, r3
 8004dd4:	4693      	mov	fp, r2
 8004dd6:	4652      	mov	r2, sl
 8004dd8:	465b      	mov	r3, fp
 8004dda:	4640      	mov	r0, r8
 8004ddc:	4649      	mov	r1, r9
 8004dde:	f7fb fa77 	bl	80002d0 <__aeabi_uldivmod>
 8004de2:	4602      	mov	r2, r0
 8004de4:	460b      	mov	r3, r1
 8004de6:	4613      	mov	r3, r2
 8004de8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004df0:	d308      	bcc.n	8004e04 <UART_SetConfig+0x430>
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004df8:	d204      	bcs.n	8004e04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6a3a      	ldr	r2, [r7, #32]
 8004e00:	60da      	str	r2, [r3, #12]
 8004e02:	e0ce      	b.n	8004fa2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004e0a:	e0ca      	b.n	8004fa2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e14:	d166      	bne.n	8004ee4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004e16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d827      	bhi.n	8004e6e <UART_SetConfig+0x49a>
 8004e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e24 <UART_SetConfig+0x450>)
 8004e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e24:	08004e49 	.word	0x08004e49
 8004e28:	08004e51 	.word	0x08004e51
 8004e2c:	08004e59 	.word	0x08004e59
 8004e30:	08004e6f 	.word	0x08004e6f
 8004e34:	08004e5f 	.word	0x08004e5f
 8004e38:	08004e6f 	.word	0x08004e6f
 8004e3c:	08004e6f 	.word	0x08004e6f
 8004e40:	08004e6f 	.word	0x08004e6f
 8004e44:	08004e67 	.word	0x08004e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e48:	f7ff fab4 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8004e4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e4e:	e014      	b.n	8004e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e50:	f7ff fac6 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8004e54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e56:	e010      	b.n	8004e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e58:	4b4e      	ldr	r3, [pc, #312]	@ (8004f94 <UART_SetConfig+0x5c0>)
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e5c:	e00d      	b.n	8004e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e5e:	f7ff fa3b 	bl	80042d8 <HAL_RCC_GetSysClockFreq>
 8004e62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e64:	e009      	b.n	8004e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e6c:	e005      	b.n	8004e7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 8090 	beq.w	8004fa2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e86:	4a44      	ldr	r2, [pc, #272]	@ (8004f98 <UART_SetConfig+0x5c4>)
 8004e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e94:	005a      	lsls	r2, r3, #1
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	085b      	lsrs	r3, r3, #1
 8004e9c:	441a      	add	r2, r3
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	2b0f      	cmp	r3, #15
 8004eac:	d916      	bls.n	8004edc <UART_SetConfig+0x508>
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb4:	d212      	bcs.n	8004edc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	f023 030f 	bic.w	r3, r3, #15
 8004ebe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	085b      	lsrs	r3, r3, #1
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	8bfb      	ldrh	r3, [r7, #30]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	8bfa      	ldrh	r2, [r7, #30]
 8004ed8:	60da      	str	r2, [r3, #12]
 8004eda:	e062      	b.n	8004fa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004ee2:	e05e      	b.n	8004fa2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ee4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d828      	bhi.n	8004f3e <UART_SetConfig+0x56a>
 8004eec:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef4 <UART_SetConfig+0x520>)
 8004eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef2:	bf00      	nop
 8004ef4:	08004f19 	.word	0x08004f19
 8004ef8:	08004f21 	.word	0x08004f21
 8004efc:	08004f29 	.word	0x08004f29
 8004f00:	08004f3f 	.word	0x08004f3f
 8004f04:	08004f2f 	.word	0x08004f2f
 8004f08:	08004f3f 	.word	0x08004f3f
 8004f0c:	08004f3f 	.word	0x08004f3f
 8004f10:	08004f3f 	.word	0x08004f3f
 8004f14:	08004f37 	.word	0x08004f37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f18:	f7ff fa4c 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8004f1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f1e:	e014      	b.n	8004f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f20:	f7ff fa5e 	bl	80043e0 <HAL_RCC_GetPCLK2Freq>
 8004f24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f26:	e010      	b.n	8004f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f28:	4b1a      	ldr	r3, [pc, #104]	@ (8004f94 <UART_SetConfig+0x5c0>)
 8004f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f2c:	e00d      	b.n	8004f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f2e:	f7ff f9d3 	bl	80042d8 <HAL_RCC_GetSysClockFreq>
 8004f32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f34:	e009      	b.n	8004f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f3c:	e005      	b.n	8004f4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004f48:	bf00      	nop
    }

    if (pclk != 0U)
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d028      	beq.n	8004fa2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f54:	4a10      	ldr	r2, [pc, #64]	@ (8004f98 <UART_SetConfig+0x5c4>)
 8004f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	085b      	lsrs	r3, r3, #1
 8004f68:	441a      	add	r2, r3
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f74:	6a3b      	ldr	r3, [r7, #32]
 8004f76:	2b0f      	cmp	r3, #15
 8004f78:	d910      	bls.n	8004f9c <UART_SetConfig+0x5c8>
 8004f7a:	6a3b      	ldr	r3, [r7, #32]
 8004f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f80:	d20c      	bcs.n	8004f9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f82:	6a3b      	ldr	r3, [r7, #32]
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60da      	str	r2, [r3, #12]
 8004f8c:	e009      	b.n	8004fa2 <UART_SetConfig+0x5ce>
 8004f8e:	bf00      	nop
 8004f90:	40008000 	.word	0x40008000
 8004f94:	00f42400 	.word	0x00f42400
 8004f98:	0800a058 	.word	0x0800a058
      }
      else
      {
        ret = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004fbe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3730      	adds	r7, #48	@ 0x30
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004fcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd8:	f003 0308 	and.w	r3, r3, #8
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800503e:	f003 0304 	and.w	r3, r3, #4
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005060:	f003 0310 	and.w	r3, r3, #16
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	f003 0320 	and.w	r3, r3, #32
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	430a      	orrs	r2, r1
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01a      	beq.n	80050e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ca:	d10a      	bne.n	80050e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00a      	beq.n	8005104 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	605a      	str	r2, [r3, #4]
  }
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b098      	sub	sp, #96	@ 0x60
 8005114:	af02      	add	r7, sp, #8
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005120:	f7fb fe64 	bl	8000dec <HAL_GetTick>
 8005124:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0308 	and.w	r3, r3, #8
 8005130:	2b08      	cmp	r3, #8
 8005132:	d12f      	bne.n	8005194 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800513c:	2200      	movs	r2, #0
 800513e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 f88e 	bl	8005264 <UART_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d022      	beq.n	8005194 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005156:	e853 3f00 	ldrex	r3, [r3]
 800515a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800515c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005162:	653b      	str	r3, [r7, #80]	@ 0x50
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	461a      	mov	r2, r3
 800516a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800516c:	647b      	str	r3, [r7, #68]	@ 0x44
 800516e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005170:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005172:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005174:	e841 2300 	strex	r3, r2, [r1]
 8005178:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800517a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800517c:	2b00      	cmp	r3, #0
 800517e:	d1e6      	bne.n	800514e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2220      	movs	r2, #32
 8005184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e063      	b.n	800525c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 0304 	and.w	r3, r3, #4
 800519e:	2b04      	cmp	r3, #4
 80051a0:	d149      	bne.n	8005236 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051aa:	2200      	movs	r2, #0
 80051ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f857 	bl	8005264 <UART_WaitOnFlagUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d03c      	beq.n	8005236 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c4:	e853 3f00 	ldrex	r3, [r3]
 80051c8:	623b      	str	r3, [r7, #32]
   return(result);
 80051ca:	6a3b      	ldr	r3, [r7, #32]
 80051cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051da:	633b      	str	r3, [r7, #48]	@ 0x30
 80051dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051e2:	e841 2300 	strex	r3, r2, [r1]
 80051e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1e6      	bne.n	80051bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3308      	adds	r3, #8
 80051f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f023 0301 	bic.w	r3, r3, #1
 8005204:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	3308      	adds	r3, #8
 800520c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800520e:	61fa      	str	r2, [r7, #28]
 8005210:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005212:	69b9      	ldr	r1, [r7, #24]
 8005214:	69fa      	ldr	r2, [r7, #28]
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	617b      	str	r3, [r7, #20]
   return(result);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1e5      	bne.n	80051ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2220      	movs	r2, #32
 8005226:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e012      	b.n	800525c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2220      	movs	r2, #32
 800523a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2220      	movs	r2, #32
 8005242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	3758      	adds	r7, #88	@ 0x58
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}

08005264 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	603b      	str	r3, [r7, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005274:	e04f      	b.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800527c:	d04b      	beq.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800527e:	f7fb fdb5 	bl	8000dec <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	429a      	cmp	r2, r3
 800528c:	d302      	bcc.n	8005294 <UART_WaitOnFlagUntilTimeout+0x30>
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e04e      	b.n	8005336 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0304 	and.w	r3, r3, #4
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d037      	beq.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	2b80      	cmp	r3, #128	@ 0x80
 80052aa:	d034      	beq.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	2b40      	cmp	r3, #64	@ 0x40
 80052b0:	d031      	beq.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	69db      	ldr	r3, [r3, #28]
 80052b8:	f003 0308 	and.w	r3, r3, #8
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d110      	bne.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2208      	movs	r2, #8
 80052c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 f838 	bl	800533e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2208      	movs	r2, #8
 80052d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e029      	b.n	8005336 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052f0:	d111      	bne.n	8005316 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 f81e 	bl	800533e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2220      	movs	r2, #32
 8005306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e00f      	b.n	8005336 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	69da      	ldr	r2, [r3, #28]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4013      	ands	r3, r2
 8005320:	68ba      	ldr	r2, [r7, #8]
 8005322:	429a      	cmp	r2, r3
 8005324:	bf0c      	ite	eq
 8005326:	2301      	moveq	r3, #1
 8005328:	2300      	movne	r3, #0
 800532a:	b2db      	uxtb	r3, r3
 800532c:	461a      	mov	r2, r3
 800532e:	79fb      	ldrb	r3, [r7, #7]
 8005330:	429a      	cmp	r2, r3
 8005332:	d0a0      	beq.n	8005276 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005334:	2300      	movs	r3, #0
}
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800533e:	b480      	push	{r7}
 8005340:	b095      	sub	sp, #84	@ 0x54
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800534e:	e853 3f00 	ldrex	r3, [r3]
 8005352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800535a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	461a      	mov	r2, r3
 8005362:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005364:	643b      	str	r3, [r7, #64]	@ 0x40
 8005366:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005368:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800536a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800536c:	e841 2300 	strex	r3, r2, [r1]
 8005370:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1e6      	bne.n	8005346 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3308      	adds	r3, #8
 800537e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	6a3b      	ldr	r3, [r7, #32]
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	61fb      	str	r3, [r7, #28]
   return(result);
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800538e:	f023 0301 	bic.w	r3, r3, #1
 8005392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3308      	adds	r3, #8
 800539a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800539c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800539e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053a4:	e841 2300 	strex	r3, r2, [r1]
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1e3      	bne.n	8005378 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d118      	bne.n	80053ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	e853 3f00 	ldrex	r3, [r3]
 80053c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	f023 0310 	bic.w	r3, r3, #16
 80053cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	461a      	mov	r2, r3
 80053d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053d6:	61bb      	str	r3, [r7, #24]
 80053d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053da:	6979      	ldr	r1, [r7, #20]
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	613b      	str	r3, [r7, #16]
   return(result);
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1e6      	bne.n	80053b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80053fe:	bf00      	nop
 8005400:	3754      	adds	r7, #84	@ 0x54
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800540a:	b480      	push	{r7}
 800540c:	b085      	sub	sp, #20
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005418:	2b01      	cmp	r3, #1
 800541a:	d101      	bne.n	8005420 <HAL_UARTEx_DisableFifoMode+0x16>
 800541c:	2302      	movs	r3, #2
 800541e:	e027      	b.n	8005470 <HAL_UARTEx_DisableFifoMode+0x66>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2224      	movs	r2, #36	@ 0x24
 800542c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0201 	bic.w	r2, r2, #1
 8005446:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800544e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2220      	movs	r2, #32
 8005462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005490:	2302      	movs	r3, #2
 8005492:	e02d      	b.n	80054f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2224      	movs	r2, #36	@ 0x24
 80054a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 0201 	bic.w	r2, r2, #1
 80054ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f84f 	bl	8005574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005508:	2b01      	cmp	r3, #1
 800550a:	d101      	bne.n	8005510 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800550c:	2302      	movs	r3, #2
 800550e:	e02d      	b.n	800556c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2224      	movs	r2, #36	@ 0x24
 800551c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0201 	bic.w	r2, r2, #1
 8005536:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 f811 	bl	8005574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005580:	2b00      	cmp	r3, #0
 8005582:	d108      	bne.n	8005596 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005594:	e031      	b.n	80055fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005596:	2308      	movs	r3, #8
 8005598:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800559a:	2308      	movs	r3, #8
 800559c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	0e5b      	lsrs	r3, r3, #25
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	0f5b      	lsrs	r3, r3, #29
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	f003 0307 	and.w	r3, r3, #7
 80055bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055be:	7bbb      	ldrb	r3, [r7, #14]
 80055c0:	7b3a      	ldrb	r2, [r7, #12]
 80055c2:	4911      	ldr	r1, [pc, #68]	@ (8005608 <UARTEx_SetNbDataToProcess+0x94>)
 80055c4:	5c8a      	ldrb	r2, [r1, r2]
 80055c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80055ca:	7b3a      	ldrb	r2, [r7, #12]
 80055cc:	490f      	ldr	r1, [pc, #60]	@ (800560c <UARTEx_SetNbDataToProcess+0x98>)
 80055ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055dc:	7bfb      	ldrb	r3, [r7, #15]
 80055de:	7b7a      	ldrb	r2, [r7, #13]
 80055e0:	4909      	ldr	r1, [pc, #36]	@ (8005608 <UARTEx_SetNbDataToProcess+0x94>)
 80055e2:	5c8a      	ldrb	r2, [r1, r2]
 80055e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80055e8:	7b7a      	ldrb	r2, [r7, #13]
 80055ea:	4908      	ldr	r1, [pc, #32]	@ (800560c <UARTEx_SetNbDataToProcess+0x98>)
 80055ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80055fa:	bf00      	nop
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	0800a070 	.word	0x0800a070
 800560c:	0800a078 	.word	0x0800a078

08005610 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005620:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8005624:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	b29a      	uxth	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800563e:	b480      	push	{r7}
 8005640:	b085      	sub	sp, #20
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005646:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800564a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005652:	b29a      	uxth	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	b29b      	uxth	r3, r3
 8005658:	43db      	mvns	r3, r3
 800565a:	b29b      	uxth	r3, r3
 800565c:	4013      	ands	r3, r2
 800565e:	b29a      	uxth	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	1d3b      	adds	r3, r7, #4
 800567e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2201      	movs	r2, #1
 8005686:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3714      	adds	r7, #20
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b0a7      	sub	sp, #156	@ 0x9c
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	781b      	ldrb	r3, [r3, #0]
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	881b      	ldrh	r3, [r3, #0]
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80056d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	78db      	ldrb	r3, [r3, #3]
 80056de:	2b03      	cmp	r3, #3
 80056e0:	d81f      	bhi.n	8005722 <USB_ActivateEndpoint+0x72>
 80056e2:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <USB_ActivateEndpoint+0x38>)
 80056e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e8:	080056f9 	.word	0x080056f9
 80056ec:	08005715 	.word	0x08005715
 80056f0:	0800572b 	.word	0x0800572b
 80056f4:	08005707 	.word	0x08005707
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80056f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80056fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005700:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005704:	e012      	b.n	800572c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005706:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800570a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800570e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005712:	e00b      	b.n	800572c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005714:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005718:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800571c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8005720:	e004      	b.n	800572c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8005728:	e000      	b.n	800572c <USB_ActivateEndpoint+0x7c>
      break;
 800572a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	441a      	add	r2, r3
 8005736:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800573a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800573e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800574a:	b29b      	uxth	r3, r3
 800574c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	881b      	ldrh	r3, [r3, #0]
 800575a:	b29b      	uxth	r3, r3
 800575c:	b21b      	sxth	r3, r3
 800575e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005766:	b21a      	sxth	r2, r3
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	b21b      	sxth	r3, r3
 800576e:	4313      	orrs	r3, r2
 8005770:	b21b      	sxth	r3, r3
 8005772:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	441a      	add	r2, r3
 8005780:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005784:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005788:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800578c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005794:	b29b      	uxth	r3, r3
 8005796:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	7b1b      	ldrb	r3, [r3, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	f040 8180 	bne.w	8005aa2 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	785b      	ldrb	r3, [r3, #1]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 8084 	beq.w	80058b4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	61bb      	str	r3, [r7, #24]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	461a      	mov	r2, r3
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	4413      	add	r3, r2
 80057be:	61bb      	str	r3, [r7, #24]
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	00da      	lsls	r2, r3, #3
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057ce:	617b      	str	r3, [r7, #20]
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	88db      	ldrh	r3, [r3, #6]
 80057d4:	085b      	lsrs	r3, r3, #1
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	b29a      	uxth	r2, r3
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	009b      	lsls	r3, r3, #2
 80057e8:	4413      	add	r3, r2
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	827b      	strh	r3, [r7, #18]
 80057ee:	8a7b      	ldrh	r3, [r7, #18]
 80057f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d01b      	beq.n	8005830 <USB_ActivateEndpoint+0x180>
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	881b      	ldrh	r3, [r3, #0]
 8005804:	b29b      	uxth	r3, r3
 8005806:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800580a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580e:	823b      	strh	r3, [r7, #16]
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	441a      	add	r2, r3
 800581a:	8a3b      	ldrh	r3, [r7, #16]
 800581c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005828:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800582c:	b29b      	uxth	r3, r3
 800582e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	78db      	ldrb	r3, [r3, #3]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d020      	beq.n	800587a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	4413      	add	r3, r2
 8005842:	881b      	ldrh	r3, [r3, #0]
 8005844:	b29b      	uxth	r3, r3
 8005846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800584a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800584e:	81bb      	strh	r3, [r7, #12]
 8005850:	89bb      	ldrh	r3, [r7, #12]
 8005852:	f083 0320 	eor.w	r3, r3, #32
 8005856:	81bb      	strh	r3, [r7, #12]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	441a      	add	r2, r3
 8005862:	89bb      	ldrh	r3, [r7, #12]
 8005864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800586c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005874:	b29b      	uxth	r3, r3
 8005876:	8013      	strh	r3, [r2, #0]
 8005878:	e3f9      	b.n	800606e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800587a:	687a      	ldr	r2, [r7, #4]
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4413      	add	r3, r2
 8005884:	881b      	ldrh	r3, [r3, #0]
 8005886:	b29b      	uxth	r3, r3
 8005888:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800588c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005890:	81fb      	strh	r3, [r7, #14]
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	441a      	add	r2, r3
 800589c:	89fb      	ldrh	r3, [r7, #14]
 800589e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	8013      	strh	r3, [r2, #0]
 80058b2:	e3dc      	b.n	800606e <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058be:	b29b      	uxth	r3, r3
 80058c0:	461a      	mov	r2, r3
 80058c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c4:	4413      	add	r3, r2
 80058c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	00da      	lsls	r2, r3, #3
 80058ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d0:	4413      	add	r3, r2
 80058d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80058d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	88db      	ldrh	r3, [r3, #6]
 80058dc:	085b      	lsrs	r3, r3, #1
 80058de:	b29b      	uxth	r3, r3
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f8:	4413      	add	r3, r2
 80058fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	00da      	lsls	r2, r3, #3
 8005902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005904:	4413      	add	r3, r2
 8005906:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800590a:	627b      	str	r3, [r7, #36]	@ 0x24
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	881b      	ldrh	r3, [r3, #0]
 8005910:	b29b      	uxth	r3, r3
 8005912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005916:	b29a      	uxth	r2, r3
 8005918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591a:	801a      	strh	r2, [r3, #0]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10a      	bne.n	800593a <USB_ActivateEndpoint+0x28a>
 8005924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005926:	881b      	ldrh	r3, [r3, #0]
 8005928:	b29b      	uxth	r3, r3
 800592a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800592e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005932:	b29a      	uxth	r2, r3
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	801a      	strh	r2, [r3, #0]
 8005938:	e041      	b.n	80059be <USB_ActivateEndpoint+0x30e>
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005940:	d81c      	bhi.n	800597c <USB_ActivateEndpoint+0x2cc>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	085b      	lsrs	r3, r3, #1
 8005948:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	d004      	beq.n	8005962 <USB_ActivateEndpoint+0x2b2>
 8005958:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800595c:	3301      	adds	r3, #1
 800595e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	b29a      	uxth	r2, r3
 8005968:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800596c:	b29b      	uxth	r3, r3
 800596e:	029b      	lsls	r3, r3, #10
 8005970:	b29b      	uxth	r3, r3
 8005972:	4313      	orrs	r3, r2
 8005974:	b29a      	uxth	r2, r3
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	801a      	strh	r2, [r3, #0]
 800597a:	e020      	b.n	80059be <USB_ActivateEndpoint+0x30e>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	095b      	lsrs	r3, r3, #5
 8005982:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	f003 031f 	and.w	r3, r3, #31
 800598e:	2b00      	cmp	r3, #0
 8005990:	d104      	bne.n	800599c <USB_ActivateEndpoint+0x2ec>
 8005992:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005996:	3b01      	subs	r3, #1
 8005998:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800599c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800599e:	881b      	ldrh	r3, [r3, #0]
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	029b      	lsls	r3, r3, #10
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	4313      	orrs	r3, r2
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	847b      	strh	r3, [r7, #34]	@ 0x22
 80059cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80059ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d01b      	beq.n	8005a0e <USB_ActivateEndpoint+0x35e>
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	4413      	add	r3, r2
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ec:	843b      	strh	r3, [r7, #32]
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	441a      	add	r2, r3
 80059f8:	8c3b      	ldrh	r3, [r7, #32]
 80059fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d124      	bne.n	8005a60 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2c:	83bb      	strh	r3, [r7, #28]
 8005a2e:	8bbb      	ldrh	r3, [r7, #28]
 8005a30:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005a34:	83bb      	strh	r3, [r7, #28]
 8005a36:	8bbb      	ldrh	r3, [r7, #28]
 8005a38:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005a3c:	83bb      	strh	r3, [r7, #28]
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	441a      	add	r2, r3
 8005a48:	8bbb      	ldrh	r3, [r7, #28]
 8005a4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	8013      	strh	r3, [r2, #0]
 8005a5e:	e306      	b.n	800606e <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4413      	add	r3, r2
 8005a6a:	881b      	ldrh	r3, [r3, #0]
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a76:	83fb      	strh	r3, [r7, #30]
 8005a78:	8bfb      	ldrh	r3, [r7, #30]
 8005a7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005a7e:	83fb      	strh	r3, [r7, #30]
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	441a      	add	r2, r3
 8005a8a:	8bfb      	ldrh	r3, [r7, #30]
 8005a8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	8013      	strh	r3, [r2, #0]
 8005aa0:	e2e5      	b.n	800606e <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	78db      	ldrb	r3, [r3, #3]
 8005aa6:	2b02      	cmp	r3, #2
 8005aa8:	d11e      	bne.n	8005ae8 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	4413      	add	r3, r2
 8005ab4:	881b      	ldrh	r3, [r3, #0]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ac0:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	441a      	add	r2, r3
 8005ace:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8005ad2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ada:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	8013      	strh	r3, [r2, #0]
 8005ae6:	e01d      	b.n	8005b24 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	781b      	ldrb	r3, [r3, #0]
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	4413      	add	r3, r2
 8005af2:	881b      	ldrh	r3, [r3, #0]
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005afe:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	441a      	add	r2, r3
 8005b0c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8005b10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	461a      	mov	r2, r3
 8005b32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b34:	4413      	add	r3, r2
 8005b36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	00da      	lsls	r2, r3, #3
 8005b3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b40:	4413      	add	r3, r2
 8005b42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	891b      	ldrh	r3, [r3, #8]
 8005b4c:	085b      	lsrs	r3, r3, #1
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	005b      	lsls	r3, r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b56:	801a      	strh	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b62:	b29b      	uxth	r3, r3
 8005b64:	461a      	mov	r2, r3
 8005b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b68:	4413      	add	r3, r2
 8005b6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	00da      	lsls	r2, r3, #3
 8005b72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b74:	4413      	add	r3, r2
 8005b76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	895b      	ldrh	r3, [r3, #10]
 8005b80:	085b      	lsrs	r3, r3, #1
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	005b      	lsls	r3, r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b8a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	785b      	ldrb	r3, [r3, #1]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f040 81af 	bne.w	8005ef4 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b96:	687a      	ldr	r2, [r7, #4]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8005ba6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8005baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d01d      	beq.n	8005bee <USB_ActivateEndpoint+0x53e>
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4413      	add	r3, r2
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bc8:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	441a      	add	r2, r3
 8005bd6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8005bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005be2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8005bfe:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8005c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d01d      	beq.n	8005c46 <USB_ActivateEndpoint+0x596>
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	881b      	ldrh	r3, [r3, #0]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c20:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	441a      	add	r2, r3
 8005c2e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8005c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	785b      	ldrb	r3, [r3, #1]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d16b      	bne.n	8005d26 <USB_ActivateEndpoint+0x676>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c5e:	4413      	add	r3, r2
 8005c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	00da      	lsls	r2, r3, #3
 8005c68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c6a:	4413      	add	r3, r2
 8005c6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005c70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c80:	801a      	strh	r2, [r3, #0]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10a      	bne.n	8005ca0 <USB_ActivateEndpoint+0x5f0>
 8005c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c9c:	801a      	strh	r2, [r3, #0]
 8005c9e:	e05d      	b.n	8005d5c <USB_ActivateEndpoint+0x6ac>
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005ca6:	d81c      	bhi.n	8005ce2 <USB_ActivateEndpoint+0x632>
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	691b      	ldr	r3, [r3, #16]
 8005cac:	085b      	lsrs	r3, r3, #1
 8005cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d004      	beq.n	8005cc8 <USB_ActivateEndpoint+0x618>
 8005cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005cc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cca:	881b      	ldrh	r3, [r3, #0]
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	029b      	lsls	r3, r3, #10
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cde:	801a      	strh	r2, [r3, #0]
 8005ce0:	e03c      	b.n	8005d5c <USB_ActivateEndpoint+0x6ac>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	f003 031f 	and.w	r3, r3, #31
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d104      	bne.n	8005d02 <USB_ActivateEndpoint+0x652>
 8005cf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	b29a      	uxth	r2, r3
 8005d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	029b      	lsls	r3, r3, #10
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	4313      	orrs	r3, r2
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d22:	801a      	strh	r2, [r3, #0]
 8005d24:	e01a      	b.n	8005d5c <USB_ActivateEndpoint+0x6ac>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	785b      	ldrb	r3, [r3, #1]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d116      	bne.n	8005d5c <USB_ActivateEndpoint+0x6ac>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d3e:	4413      	add	r3, r2
 8005d40:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	00da      	lsls	r2, r3, #3
 8005d48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d4a:	4413      	add	r3, r2
 8005d4c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005d50:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	691b      	ldr	r3, [r3, #16]
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d5a:	801a      	strh	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	785b      	ldrb	r3, [r3, #1]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d16b      	bne.n	8005e40 <USB_ActivateEndpoint+0x790>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	461a      	mov	r2, r3
 8005d76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d78:	4413      	add	r3, r2
 8005d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	00da      	lsls	r2, r3, #3
 8005d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d84:	4413      	add	r3, r2
 8005d86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8e:	881b      	ldrh	r3, [r3, #0]
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9a:	801a      	strh	r2, [r3, #0]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10a      	bne.n	8005dba <USB_ActivateEndpoint+0x70a>
 8005da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da6:	881b      	ldrh	r3, [r3, #0]
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005db6:	801a      	strh	r2, [r3, #0]
 8005db8:	e05b      	b.n	8005e72 <USB_ActivateEndpoint+0x7c2>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	2b3e      	cmp	r3, #62	@ 0x3e
 8005dc0:	d81c      	bhi.n	8005dfc <USB_ActivateEndpoint+0x74c>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	085b      	lsrs	r3, r3, #1
 8005dc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d004      	beq.n	8005de2 <USB_ActivateEndpoint+0x732>
 8005dd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005ddc:	3301      	adds	r3, #1
 8005dde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	b29a      	uxth	r2, r3
 8005de8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	029b      	lsls	r3, r3, #10
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	4313      	orrs	r3, r2
 8005df4:	b29a      	uxth	r2, r3
 8005df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df8:	801a      	strh	r2, [r3, #0]
 8005dfa:	e03a      	b.n	8005e72 <USB_ActivateEndpoint+0x7c2>
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	095b      	lsrs	r3, r3, #5
 8005e02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	f003 031f 	and.w	r3, r3, #31
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d104      	bne.n	8005e1c <USB_ActivateEndpoint+0x76c>
 8005e12:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e16:	3b01      	subs	r3, #1
 8005e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1e:	881b      	ldrh	r3, [r3, #0]
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	029b      	lsls	r3, r3, #10
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3c:	801a      	strh	r2, [r3, #0]
 8005e3e:	e018      	b.n	8005e72 <USB_ActivateEndpoint+0x7c2>
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	785b      	ldrb	r3, [r3, #1]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d114      	bne.n	8005e72 <USB_ActivateEndpoint+0x7c2>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	461a      	mov	r2, r3
 8005e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e54:	4413      	add	r3, r2
 8005e56:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	00da      	lsls	r2, r3, #3
 8005e5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e60:	4413      	add	r3, r2
 8005e62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005e66:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005e70:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	881b      	ldrh	r3, [r3, #0]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e88:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e8a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e90:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e92:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005e94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005e98:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	441a      	add	r2, r3
 8005ea4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4413      	add	r3, r2
 8005ec4:	881b      	ldrh	r3, [r3, #0]
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	441a      	add	r2, r3
 8005edc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	8013      	strh	r3, [r2, #0]
 8005ef2:	e0bc      	b.n	800606e <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	881b      	ldrh	r3, [r3, #0]
 8005f00:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8005f04:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005f08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01d      	beq.n	8005f4c <USB_ActivateEndpoint+0x89c>
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4413      	add	r3, r2
 8005f1a:	881b      	ldrh	r3, [r3, #0]
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f26:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	441a      	add	r2, r3
 8005f34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005f38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	881b      	ldrh	r3, [r3, #0]
 8005f58:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8005f5c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8005f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d01d      	beq.n	8005fa4 <USB_ActivateEndpoint+0x8f4>
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	4413      	add	r3, r2
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f7e:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	781b      	ldrb	r3, [r3, #0]
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	441a      	add	r2, r3
 8005f8c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8005f90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	78db      	ldrb	r3, [r3, #3]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d024      	beq.n	8005ff6 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	781b      	ldrb	r3, [r3, #0]
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	881b      	ldrh	r3, [r3, #0]
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fc2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005fc6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005fca:	f083 0320 	eor.w	r3, r3, #32
 8005fce:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	441a      	add	r2, r3
 8005fdc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005fe0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fe4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fe8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	8013      	strh	r3, [r2, #0]
 8005ff4:	e01d      	b.n	8006032 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	b29b      	uxth	r3, r3
 8006004:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006008:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800600c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	441a      	add	r2, r3
 800601a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800601e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006022:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006026:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800602a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800602e:	b29b      	uxth	r3, r3
 8006030:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4413      	add	r3, r2
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	b29b      	uxth	r3, r3
 8006040:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006048:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	009b      	lsls	r3, r3, #2
 8006054:	441a      	add	r2, r3
 8006056:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800605a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800605e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006062:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800606a:	b29b      	uxth	r3, r3
 800606c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800606e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8006072:	4618      	mov	r0, r3
 8006074:	379c      	adds	r7, #156	@ 0x9c
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
 800607e:	bf00      	nop

08006080 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006080:	b480      	push	{r7}
 8006082:	b08d      	sub	sp, #52	@ 0x34
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	7b1b      	ldrb	r3, [r3, #12]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f040 808e 	bne.w	80061b0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	785b      	ldrb	r3, [r3, #1]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d044      	beq.n	8006126 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	881b      	ldrh	r3, [r3, #0]
 80060a8:	81bb      	strh	r3, [r7, #12]
 80060aa:	89bb      	ldrh	r3, [r7, #12]
 80060ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01b      	beq.n	80060ec <USB_DeactivateEndpoint+0x6c>
 80060b4:	687a      	ldr	r2, [r7, #4]
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	781b      	ldrb	r3, [r3, #0]
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ca:	817b      	strh	r3, [r7, #10]
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	441a      	add	r2, r3
 80060d6:	897b      	ldrh	r3, [r7, #10]
 80060d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	781b      	ldrb	r3, [r3, #0]
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	881b      	ldrh	r3, [r3, #0]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006102:	813b      	strh	r3, [r7, #8]
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	441a      	add	r2, r3
 800610e:	893b      	ldrh	r3, [r7, #8]
 8006110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800611c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006120:	b29b      	uxth	r3, r3
 8006122:	8013      	strh	r3, [r2, #0]
 8006124:	e192      	b.n	800644c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006126:	687a      	ldr	r2, [r7, #4]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	827b      	strh	r3, [r7, #18]
 8006134:	8a7b      	ldrh	r3, [r7, #18]
 8006136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d01b      	beq.n	8006176 <USB_DeactivateEndpoint+0xf6>
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	b29b      	uxth	r3, r3
 800614c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	823b      	strh	r3, [r7, #16]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	441a      	add	r2, r3
 8006160:	8a3b      	ldrh	r3, [r7, #16]
 8006162:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006166:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800616a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800616e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006172:	b29b      	uxth	r3, r3
 8006174:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	881b      	ldrh	r3, [r3, #0]
 8006182:	b29b      	uxth	r3, r3
 8006184:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618c:	81fb      	strh	r3, [r7, #14]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	441a      	add	r2, r3
 8006198:	89fb      	ldrh	r3, [r7, #14]
 800619a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800619e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	8013      	strh	r3, [r2, #0]
 80061ae:	e14d      	b.n	800644c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	785b      	ldrb	r3, [r3, #1]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f040 80a5 	bne.w	8006304 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	781b      	ldrb	r3, [r3, #0]
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	881b      	ldrh	r3, [r3, #0]
 80061c6:	843b      	strh	r3, [r7, #32]
 80061c8:	8c3b      	ldrh	r3, [r7, #32]
 80061ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d01b      	beq.n	800620a <USB_DeactivateEndpoint+0x18a>
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	781b      	ldrb	r3, [r3, #0]
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	881b      	ldrh	r3, [r3, #0]
 80061de:	b29b      	uxth	r3, r3
 80061e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e8:	83fb      	strh	r3, [r7, #30]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	009b      	lsls	r3, r3, #2
 80061f2:	441a      	add	r2, r3
 80061f4:	8bfb      	ldrh	r3, [r7, #30]
 80061f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006206:	b29b      	uxth	r3, r3
 8006208:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	881b      	ldrh	r3, [r3, #0]
 8006216:	83bb      	strh	r3, [r7, #28]
 8006218:	8bbb      	ldrh	r3, [r7, #28]
 800621a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	d01b      	beq.n	800625a <USB_DeactivateEndpoint+0x1da>
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	781b      	ldrb	r3, [r3, #0]
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	4413      	add	r3, r2
 800622c:	881b      	ldrh	r3, [r3, #0]
 800622e:	b29b      	uxth	r3, r3
 8006230:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006234:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006238:	837b      	strh	r3, [r7, #26]
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	441a      	add	r2, r3
 8006244:	8b7b      	ldrh	r3, [r7, #26]
 8006246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800624a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800624e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006252:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006256:	b29b      	uxth	r3, r3
 8006258:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	781b      	ldrb	r3, [r3, #0]
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	881b      	ldrh	r3, [r3, #0]
 8006266:	b29b      	uxth	r3, r3
 8006268:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800626c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006270:	833b      	strh	r3, [r7, #24]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	781b      	ldrb	r3, [r3, #0]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	441a      	add	r2, r3
 800627c:	8b3b      	ldrh	r3, [r7, #24]
 800627e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006282:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800628a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800628e:	b29b      	uxth	r3, r3
 8006290:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	4413      	add	r3, r2
 800629c:	881b      	ldrh	r3, [r3, #0]
 800629e:	b29b      	uxth	r3, r3
 80062a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062a8:	82fb      	strh	r3, [r7, #22]
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	441a      	add	r2, r3
 80062b4:	8afb      	ldrh	r3, [r7, #22]
 80062b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	781b      	ldrb	r3, [r3, #0]
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	881b      	ldrh	r3, [r3, #0]
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062e0:	82bb      	strh	r3, [r7, #20]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	441a      	add	r2, r3
 80062ec:	8abb      	ldrh	r3, [r7, #20]
 80062ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062fe:	b29b      	uxth	r3, r3
 8006300:	8013      	strh	r3, [r2, #0]
 8006302:	e0a3      	b.n	800644c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	881b      	ldrh	r3, [r3, #0]
 8006310:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006312:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006314:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01b      	beq.n	8006354 <USB_DeactivateEndpoint+0x2d4>
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	881b      	ldrh	r3, [r3, #0]
 8006328:	b29b      	uxth	r3, r3
 800632a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800632e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006332:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	441a      	add	r2, r3
 800633e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006340:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006344:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006348:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800634c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006350:	b29b      	uxth	r3, r3
 8006352:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	4413      	add	r3, r2
 800635e:	881b      	ldrh	r3, [r3, #0]
 8006360:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006362:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d01b      	beq.n	80063a4 <USB_DeactivateEndpoint+0x324>
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	4413      	add	r3, r2
 8006376:	881b      	ldrh	r3, [r3, #0]
 8006378:	b29b      	uxth	r3, r3
 800637a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800637e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006382:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	441a      	add	r2, r3
 800638e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006390:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006394:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800639c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	881b      	ldrh	r3, [r3, #0]
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	441a      	add	r2, r3
 80063c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80063c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80063d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063d8:	b29b      	uxth	r3, r3
 80063da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	781b      	ldrb	r3, [r3, #0]
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	881b      	ldrh	r3, [r3, #0]
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063f2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	441a      	add	r2, r3
 80063fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006400:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006404:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006408:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800640c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006410:	b29b      	uxth	r3, r3
 8006412:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	4413      	add	r3, r2
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	b29b      	uxth	r3, r3
 8006422:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800642a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	441a      	add	r2, r3
 8006436:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006438:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800643c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006440:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006448:	b29b      	uxth	r3, r3
 800644a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3734      	adds	r7, #52	@ 0x34
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b0ac      	sub	sp, #176	@ 0xb0
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	785b      	ldrb	r3, [r3, #1]
 8006468:	2b01      	cmp	r3, #1
 800646a:	f040 84ca 	bne.w	8006e02 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	699a      	ldr	r2, [r3, #24]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	429a      	cmp	r2, r3
 8006478:	d904      	bls.n	8006484 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006482:	e003      	b.n	800648c <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	7b1b      	ldrb	r3, [r3, #12]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d122      	bne.n	80064da <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	6959      	ldr	r1, [r3, #20]
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	88da      	ldrh	r2, [r3, #6]
 800649c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064a0:	b29b      	uxth	r3, r3
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 febd 	bl	8007222 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	613b      	str	r3, [r7, #16]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	461a      	mov	r2, r3
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	4413      	add	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	00da      	lsls	r2, r3, #3
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	4413      	add	r3, r2
 80064c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064d0:	b29a      	uxth	r2, r3
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	801a      	strh	r2, [r3, #0]
 80064d6:	f000 bc6f 	b.w	8006db8 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	78db      	ldrb	r3, [r3, #3]
 80064de:	2b02      	cmp	r3, #2
 80064e0:	f040 831e 	bne.w	8006b20 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	6a1a      	ldr	r2, [r3, #32]
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	f240 82cf 	bls.w	8006a90 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4413      	add	r3, r2
 80064fc:	881b      	ldrh	r3, [r3, #0]
 80064fe:	b29b      	uxth	r3, r3
 8006500:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006504:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006508:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	441a      	add	r2, r3
 8006516:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800651a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800651e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006522:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800652a:	b29b      	uxth	r3, r3
 800652c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	6a1a      	ldr	r2, [r3, #32]
 8006532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006536:	1ad2      	subs	r2, r2, r3
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	b29b      	uxth	r3, r3
 800654a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 814f 	beq.w	80067f2 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	633b      	str	r3, [r7, #48]	@ 0x30
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	785b      	ldrb	r3, [r3, #1]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d16b      	bne.n	8006638 <USB_EPStartXfer+0x1de>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800656a:	b29b      	uxth	r3, r3
 800656c:	461a      	mov	r2, r3
 800656e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006570:	4413      	add	r3, r2
 8006572:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	00da      	lsls	r2, r3, #3
 800657a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657c:	4413      	add	r3, r2
 800657e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006582:	627b      	str	r3, [r7, #36]	@ 0x24
 8006584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006586:	881b      	ldrh	r3, [r3, #0]
 8006588:	b29b      	uxth	r3, r3
 800658a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800658e:	b29a      	uxth	r2, r3
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006592:	801a      	strh	r2, [r3, #0]
 8006594:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006598:	2b00      	cmp	r3, #0
 800659a:	d10a      	bne.n	80065b2 <USB_EPStartXfer+0x158>
 800659c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659e:	881b      	ldrh	r3, [r3, #0]
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ae:	801a      	strh	r2, [r3, #0]
 80065b0:	e05b      	b.n	800666a <USB_EPStartXfer+0x210>
 80065b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80065b8:	d81c      	bhi.n	80065f4 <USB_EPStartXfer+0x19a>
 80065ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065be:	085b      	lsrs	r3, r3, #1
 80065c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d004      	beq.n	80065da <USB_EPStartXfer+0x180>
 80065d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065d4:	3301      	adds	r3, #1
 80065d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065dc:	881b      	ldrh	r3, [r3, #0]
 80065de:	b29a      	uxth	r2, r3
 80065e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	029b      	lsls	r3, r3, #10
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	4313      	orrs	r3, r2
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f0:	801a      	strh	r2, [r3, #0]
 80065f2:	e03a      	b.n	800666a <USB_EPStartXfer+0x210>
 80065f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065f8:	095b      	lsrs	r3, r3, #5
 80065fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006602:	f003 031f 	and.w	r3, r3, #31
 8006606:	2b00      	cmp	r3, #0
 8006608:	d104      	bne.n	8006614 <USB_EPStartXfer+0x1ba>
 800660a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800660e:	3b01      	subs	r3, #1
 8006610:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006616:	881b      	ldrh	r3, [r3, #0]
 8006618:	b29a      	uxth	r2, r3
 800661a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800661e:	b29b      	uxth	r3, r3
 8006620:	029b      	lsls	r3, r3, #10
 8006622:	b29b      	uxth	r3, r3
 8006624:	4313      	orrs	r3, r2
 8006626:	b29b      	uxth	r3, r3
 8006628:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800662c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006630:	b29a      	uxth	r2, r3
 8006632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006634:	801a      	strh	r2, [r3, #0]
 8006636:	e018      	b.n	800666a <USB_EPStartXfer+0x210>
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	785b      	ldrb	r3, [r3, #1]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d114      	bne.n	800666a <USB_EPStartXfer+0x210>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006646:	b29b      	uxth	r3, r3
 8006648:	461a      	mov	r2, r3
 800664a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664c:	4413      	add	r3, r2
 800664e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	00da      	lsls	r2, r3, #3
 8006656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006658:	4413      	add	r3, r2
 800665a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800665e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006664:	b29a      	uxth	r2, r3
 8006666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006668:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	895b      	ldrh	r3, [r3, #10]
 800666e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	6959      	ldr	r1, [r3, #20]
 8006676:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800667a:	b29b      	uxth	r3, r3
 800667c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fdce 	bl	8007222 <USB_WritePMA>
            ep->xfer_buff += len;
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	695a      	ldr	r2, [r3, #20]
 800668a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800668e:	441a      	add	r2, r3
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	6a1a      	ldr	r2, [r3, #32]
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	429a      	cmp	r2, r3
 800669e:	d907      	bls.n	80066b0 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	6a1a      	ldr	r2, [r3, #32]
 80066a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066a8:	1ad2      	subs	r2, r2, r3
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	621a      	str	r2, [r3, #32]
 80066ae:	e006      	b.n	80066be <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	2200      	movs	r2, #0
 80066bc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	785b      	ldrb	r3, [r3, #1]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d16b      	bne.n	800679e <USB_EPStartXfer+0x344>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	61bb      	str	r3, [r7, #24]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	461a      	mov	r2, r3
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	4413      	add	r3, r2
 80066d8:	61bb      	str	r3, [r7, #24]
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	00da      	lsls	r2, r3, #3
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	4413      	add	r3, r2
 80066e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80066e8:	617b      	str	r3, [r7, #20]
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	801a      	strh	r2, [r3, #0]
 80066fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <USB_EPStartXfer+0x2be>
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	881b      	ldrh	r3, [r3, #0]
 8006706:	b29b      	uxth	r3, r3
 8006708:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006710:	b29a      	uxth	r2, r3
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	801a      	strh	r2, [r3, #0]
 8006716:	e05d      	b.n	80067d4 <USB_EPStartXfer+0x37a>
 8006718:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800671c:	2b3e      	cmp	r3, #62	@ 0x3e
 800671e:	d81c      	bhi.n	800675a <USB_EPStartXfer+0x300>
 8006720:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006724:	085b      	lsrs	r3, r3, #1
 8006726:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800672a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d004      	beq.n	8006740 <USB_EPStartXfer+0x2e6>
 8006736:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800673a:	3301      	adds	r3, #1
 800673c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	881b      	ldrh	r3, [r3, #0]
 8006744:	b29a      	uxth	r2, r3
 8006746:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800674a:	b29b      	uxth	r3, r3
 800674c:	029b      	lsls	r3, r3, #10
 800674e:	b29b      	uxth	r3, r3
 8006750:	4313      	orrs	r3, r2
 8006752:	b29a      	uxth	r2, r3
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	801a      	strh	r2, [r3, #0]
 8006758:	e03c      	b.n	80067d4 <USB_EPStartXfer+0x37a>
 800675a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800675e:	095b      	lsrs	r3, r3, #5
 8006760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006764:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006768:	f003 031f 	and.w	r3, r3, #31
 800676c:	2b00      	cmp	r3, #0
 800676e:	d104      	bne.n	800677a <USB_EPStartXfer+0x320>
 8006770:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006774:	3b01      	subs	r3, #1
 8006776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	881b      	ldrh	r3, [r3, #0]
 800677e:	b29a      	uxth	r2, r3
 8006780:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006784:	b29b      	uxth	r3, r3
 8006786:	029b      	lsls	r3, r3, #10
 8006788:	b29b      	uxth	r3, r3
 800678a:	4313      	orrs	r3, r2
 800678c:	b29b      	uxth	r3, r3
 800678e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006796:	b29a      	uxth	r2, r3
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	801a      	strh	r2, [r3, #0]
 800679c:	e01a      	b.n	80067d4 <USB_EPStartXfer+0x37a>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	785b      	ldrb	r3, [r3, #1]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d116      	bne.n	80067d4 <USB_EPStartXfer+0x37a>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	623b      	str	r3, [r7, #32]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	461a      	mov	r2, r3
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	4413      	add	r3, r2
 80067b8:	623b      	str	r3, [r7, #32]
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	00da      	lsls	r2, r3, #3
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	4413      	add	r3, r2
 80067c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067c8:	61fb      	str	r3, [r7, #28]
 80067ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	891b      	ldrh	r3, [r3, #8]
 80067d8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	6959      	ldr	r1, [r3, #20]
 80067e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f000 fd19 	bl	8007222 <USB_WritePMA>
 80067f0:	e2e2      	b.n	8006db8 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	785b      	ldrb	r3, [r3, #1]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d16b      	bne.n	80068d2 <USB_EPStartXfer+0x478>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006804:	b29b      	uxth	r3, r3
 8006806:	461a      	mov	r2, r3
 8006808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800680a:	4413      	add	r3, r2
 800680c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	00da      	lsls	r2, r3, #3
 8006814:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006816:	4413      	add	r3, r2
 8006818:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800681c:	647b      	str	r3, [r7, #68]	@ 0x44
 800681e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006820:	881b      	ldrh	r3, [r3, #0]
 8006822:	b29b      	uxth	r3, r3
 8006824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006828:	b29a      	uxth	r2, r3
 800682a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800682c:	801a      	strh	r2, [r3, #0]
 800682e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10a      	bne.n	800684c <USB_EPStartXfer+0x3f2>
 8006836:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006838:	881b      	ldrh	r3, [r3, #0]
 800683a:	b29b      	uxth	r3, r3
 800683c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006844:	b29a      	uxth	r2, r3
 8006846:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006848:	801a      	strh	r2, [r3, #0]
 800684a:	e05d      	b.n	8006908 <USB_EPStartXfer+0x4ae>
 800684c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006850:	2b3e      	cmp	r3, #62	@ 0x3e
 8006852:	d81c      	bhi.n	800688e <USB_EPStartXfer+0x434>
 8006854:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006858:	085b      	lsrs	r3, r3, #1
 800685a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800685e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d004      	beq.n	8006874 <USB_EPStartXfer+0x41a>
 800686a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800686e:	3301      	adds	r3, #1
 8006870:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006876:	881b      	ldrh	r3, [r3, #0]
 8006878:	b29a      	uxth	r2, r3
 800687a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800687e:	b29b      	uxth	r3, r3
 8006880:	029b      	lsls	r3, r3, #10
 8006882:	b29b      	uxth	r3, r3
 8006884:	4313      	orrs	r3, r2
 8006886:	b29a      	uxth	r2, r3
 8006888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800688a:	801a      	strh	r2, [r3, #0]
 800688c:	e03c      	b.n	8006908 <USB_EPStartXfer+0x4ae>
 800688e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006892:	095b      	lsrs	r3, r3, #5
 8006894:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006898:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800689c:	f003 031f 	and.w	r3, r3, #31
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d104      	bne.n	80068ae <USB_EPStartXfer+0x454>
 80068a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068a8:	3b01      	subs	r3, #1
 80068aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80068ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	029b      	lsls	r3, r3, #10
 80068bc:	b29b      	uxth	r3, r3
 80068be:	4313      	orrs	r3, r2
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068ce:	801a      	strh	r2, [r3, #0]
 80068d0:	e01a      	b.n	8006908 <USB_EPStartXfer+0x4ae>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	785b      	ldrb	r3, [r3, #1]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d116      	bne.n	8006908 <USB_EPStartXfer+0x4ae>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068ea:	4413      	add	r3, r2
 80068ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	00da      	lsls	r2, r3, #3
 80068f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f6:	4413      	add	r3, r2
 80068f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006902:	b29a      	uxth	r2, r3
 8006904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006906:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	891b      	ldrh	r3, [r3, #8]
 800690c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	6959      	ldr	r1, [r3, #20]
 8006914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006918:	b29b      	uxth	r3, r3
 800691a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 fc7f 	bl	8007222 <USB_WritePMA>
            ep->xfer_buff += len;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	695a      	ldr	r2, [r3, #20]
 8006928:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800692c:	441a      	add	r2, r3
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	6a1a      	ldr	r2, [r3, #32]
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	429a      	cmp	r2, r3
 800693c:	d907      	bls.n	800694e <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	6a1a      	ldr	r2, [r3, #32]
 8006942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006946:	1ad2      	subs	r2, r2, r3
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	621a      	str	r2, [r3, #32]
 800694c:	e006      	b.n	800695c <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2200      	movs	r2, #0
 800695a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	785b      	ldrb	r3, [r3, #1]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d16b      	bne.n	8006a40 <USB_EPStartXfer+0x5e6>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006972:	b29b      	uxth	r3, r3
 8006974:	461a      	mov	r2, r3
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	4413      	add	r3, r2
 800697a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	00da      	lsls	r2, r3, #3
 8006982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006984:	4413      	add	r3, r2
 8006986:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
 800698c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	b29b      	uxth	r3, r3
 8006992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006996:	b29a      	uxth	r2, r3
 8006998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800699a:	801a      	strh	r2, [r3, #0]
 800699c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d10a      	bne.n	80069ba <USB_EPStartXfer+0x560>
 80069a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069b2:	b29a      	uxth	r2, r3
 80069b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069b6:	801a      	strh	r2, [r3, #0]
 80069b8:	e05b      	b.n	8006a72 <USB_EPStartXfer+0x618>
 80069ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069be:	2b3e      	cmp	r3, #62	@ 0x3e
 80069c0:	d81c      	bhi.n	80069fc <USB_EPStartXfer+0x5a2>
 80069c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069c6:	085b      	lsrs	r3, r3, #1
 80069c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069d0:	f003 0301 	and.w	r3, r3, #1
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d004      	beq.n	80069e2 <USB_EPStartXfer+0x588>
 80069d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069dc:	3301      	adds	r3, #1
 80069de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	029b      	lsls	r3, r3, #10
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	4313      	orrs	r3, r2
 80069f4:	b29a      	uxth	r2, r3
 80069f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069f8:	801a      	strh	r2, [r3, #0]
 80069fa:	e03a      	b.n	8006a72 <USB_EPStartXfer+0x618>
 80069fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a0a:	f003 031f 	and.w	r3, r3, #31
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d104      	bne.n	8006a1c <USB_EPStartXfer+0x5c2>
 8006a12:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a16:	3b01      	subs	r3, #1
 8006a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1e:	881b      	ldrh	r3, [r3, #0]
 8006a20:	b29a      	uxth	r2, r3
 8006a22:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	029b      	lsls	r3, r3, #10
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a3c:	801a      	strh	r2, [r3, #0]
 8006a3e:	e018      	b.n	8006a72 <USB_EPStartXfer+0x618>
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	785b      	ldrb	r3, [r3, #1]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d114      	bne.n	8006a72 <USB_EPStartXfer+0x618>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a54:	4413      	add	r3, r2
 8006a56:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	00da      	lsls	r2, r3, #3
 8006a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a60:	4413      	add	r3, r2
 8006a62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	895b      	ldrh	r3, [r3, #10]
 8006a76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	6959      	ldr	r1, [r3, #20]
 8006a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 fbca 	bl	8007222 <USB_WritePMA>
 8006a8e:	e193      	b.n	8006db8 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	781b      	ldrb	r3, [r3, #0]
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	4413      	add	r3, r2
 8006aa2:	881b      	ldrh	r3, [r3, #0]
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006aae:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	441a      	add	r2, r3
 8006abc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006ac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ae4:	4413      	add	r3, r2
 8006ae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	00da      	lsls	r2, r3, #3
 8006aee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006af0:	4413      	add	r3, r2
 8006af2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006af6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006af8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b00:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	891b      	ldrh	r3, [r3, #8]
 8006b06:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	6959      	ldr	r1, [r3, #20]
 8006b0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fb82 	bl	8007222 <USB_WritePMA>
 8006b1e:	e14b      	b.n	8006db8 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	6a1a      	ldr	r2, [r3, #32]
 8006b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b28:	1ad2      	subs	r2, r2, r3
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	781b      	ldrb	r3, [r3, #0]
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	881b      	ldrh	r3, [r3, #0]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 809a 	beq.w	8006c7a <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	785b      	ldrb	r3, [r3, #1]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d16b      	bne.n	8006c2a <USB_EPStartXfer+0x7d0>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	461a      	mov	r2, r3
 8006b60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b62:	4413      	add	r3, r2
 8006b64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	00da      	lsls	r2, r3, #3
 8006b6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b6e:	4413      	add	r3, r2
 8006b70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b74:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b78:	881b      	ldrh	r3, [r3, #0]
 8006b7a:	b29b      	uxth	r3, r3
 8006b7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b84:	801a      	strh	r2, [r3, #0]
 8006b86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10a      	bne.n	8006ba4 <USB_EPStartXfer+0x74a>
 8006b8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b90:	881b      	ldrh	r3, [r3, #0]
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ba0:	801a      	strh	r2, [r3, #0]
 8006ba2:	e05b      	b.n	8006c5c <USB_EPStartXfer+0x802>
 8006ba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ba8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006baa:	d81c      	bhi.n	8006be6 <USB_EPStartXfer+0x78c>
 8006bac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bb0:	085b      	lsrs	r3, r3, #1
 8006bb2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bba:	f003 0301 	and.w	r3, r3, #1
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d004      	beq.n	8006bcc <USB_EPStartXfer+0x772>
 8006bc2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bc6:	3301      	adds	r3, #1
 8006bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bce:	881b      	ldrh	r3, [r3, #0]
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	029b      	lsls	r3, r3, #10
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006be2:	801a      	strh	r2, [r3, #0]
 8006be4:	e03a      	b.n	8006c5c <USB_EPStartXfer+0x802>
 8006be6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bea:	095b      	lsrs	r3, r3, #5
 8006bec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bf4:	f003 031f 	and.w	r3, r3, #31
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d104      	bne.n	8006c06 <USB_EPStartXfer+0x7ac>
 8006bfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c00:	3b01      	subs	r3, #1
 8006c02:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	029b      	lsls	r3, r3, #10
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	4313      	orrs	r3, r2
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c26:	801a      	strh	r2, [r3, #0]
 8006c28:	e018      	b.n	8006c5c <USB_EPStartXfer+0x802>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	785b      	ldrb	r3, [r3, #1]
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d114      	bne.n	8006c5c <USB_EPStartXfer+0x802>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	461a      	mov	r2, r3
 8006c3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c3e:	4413      	add	r3, r2
 8006c40:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	00da      	lsls	r2, r3, #3
 8006c48:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c50:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c5a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	895b      	ldrh	r3, [r3, #10]
 8006c60:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	6959      	ldr	r1, [r3, #20]
 8006c68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fad5 	bl	8007222 <USB_WritePMA>
 8006c78:	e09e      	b.n	8006db8 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	785b      	ldrb	r3, [r3, #1]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d16b      	bne.n	8006d5a <USB_EPStartXfer+0x900>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c92:	4413      	add	r3, r2
 8006c94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	00da      	lsls	r2, r3, #3
 8006c9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c9e:	4413      	add	r3, r2
 8006ca0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ca4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ca6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ca8:	881b      	ldrh	r3, [r3, #0]
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cb4:	801a      	strh	r2, [r3, #0]
 8006cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d10a      	bne.n	8006cd4 <USB_EPStartXfer+0x87a>
 8006cbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cc0:	881b      	ldrh	r3, [r3, #0]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cd0:	801a      	strh	r2, [r3, #0]
 8006cd2:	e063      	b.n	8006d9c <USB_EPStartXfer+0x942>
 8006cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cd8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006cda:	d81c      	bhi.n	8006d16 <USB_EPStartXfer+0x8bc>
 8006cdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ce0:	085b      	lsrs	r3, r3, #1
 8006ce2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d004      	beq.n	8006cfc <USB_EPStartXfer+0x8a2>
 8006cf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006cfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cfe:	881b      	ldrh	r3, [r3, #0]
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	029b      	lsls	r3, r3, #10
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	b29a      	uxth	r2, r3
 8006d10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d12:	801a      	strh	r2, [r3, #0]
 8006d14:	e042      	b.n	8006d9c <USB_EPStartXfer+0x942>
 8006d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d1a:	095b      	lsrs	r3, r3, #5
 8006d1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d24:	f003 031f 	and.w	r3, r3, #31
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d104      	bne.n	8006d36 <USB_EPStartXfer+0x8dc>
 8006d2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d30:	3b01      	subs	r3, #1
 8006d32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d38:	881b      	ldrh	r3, [r3, #0]
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	029b      	lsls	r3, r3, #10
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	4313      	orrs	r3, r2
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d56:	801a      	strh	r2, [r3, #0]
 8006d58:	e020      	b.n	8006d9c <USB_EPStartXfer+0x942>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	785b      	ldrb	r3, [r3, #1]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d11c      	bne.n	8006d9c <USB_EPStartXfer+0x942>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	461a      	mov	r2, r3
 8006d72:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d76:	4413      	add	r3, r2
 8006d78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	00da      	lsls	r2, r3, #3
 8006d82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d86:	4413      	add	r3, r2
 8006d88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d9a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	891b      	ldrh	r3, [r3, #8]
 8006da0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	6959      	ldr	r1, [r3, #20]
 8006da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 fa35 	bl	8007222 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dce:	817b      	strh	r3, [r7, #10]
 8006dd0:	897b      	ldrh	r3, [r7, #10]
 8006dd2:	f083 0310 	eor.w	r3, r3, #16
 8006dd6:	817b      	strh	r3, [r7, #10]
 8006dd8:	897b      	ldrh	r3, [r7, #10]
 8006dda:	f083 0320 	eor.w	r3, r3, #32
 8006dde:	817b      	strh	r3, [r7, #10]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	441a      	add	r2, r3
 8006dea:	897b      	ldrh	r3, [r7, #10]
 8006dec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006df4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	8013      	strh	r3, [r2, #0]
 8006e00:	e0d5      	b.n	8006fae <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	7b1b      	ldrb	r3, [r3, #12]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d156      	bne.n	8006eb8 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d122      	bne.n	8006e58 <USB_EPStartXfer+0x9fe>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	78db      	ldrb	r3, [r3, #3]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d11e      	bne.n	8006e58 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	4413      	add	r3, r2
 8006e24:	881b      	ldrh	r3, [r3, #0]
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e30:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	441a      	add	r2, r3
 8006e3e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006e42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e4a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	8013      	strh	r3, [r2, #0]
 8006e56:	e01d      	b.n	8006e94 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	881b      	ldrh	r3, [r3, #0]
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006e6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e6e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	441a      	add	r2, r3
 8006e7c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8006e80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	699a      	ldr	r2, [r3, #24]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d907      	bls.n	8006eb0 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	699a      	ldr	r2, [r3, #24]
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	1ad2      	subs	r2, r2, r3
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	619a      	str	r2, [r3, #24]
 8006eae:	e054      	b.n	8006f5a <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	619a      	str	r2, [r3, #24]
 8006eb6:	e050      	b.n	8006f5a <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	78db      	ldrb	r3, [r3, #3]
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d142      	bne.n	8006f46 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	69db      	ldr	r3, [r3, #28]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d048      	beq.n	8006f5a <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4413      	add	r3, r2
 8006ed2:	881b      	ldrh	r3, [r3, #0]
 8006ed4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006ed8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006edc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <USB_EPStartXfer+0xa96>
 8006ee4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10b      	bne.n	8006f08 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006ef0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006ef4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d12e      	bne.n	8006f5a <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006efc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d128      	bne.n	8006f5a <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4413      	add	r3, r2
 8006f12:	881b      	ldrh	r3, [r3, #0]
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f1e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	009b      	lsls	r3, r3, #2
 8006f2a:	441a      	add	r2, r3
 8006f2c:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8006f30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f3c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	8013      	strh	r3, [r2, #0]
 8006f44:	e009      	b.n	8006f5a <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	78db      	ldrb	r3, [r3, #3]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d103      	bne.n	8006f56 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2200      	movs	r2, #0
 8006f52:	619a      	str	r2, [r3, #24]
 8006f54:	e001      	b.n	8006f5a <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e02a      	b.n	8006fb0 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	881b      	ldrh	r3, [r3, #0]
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f70:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f74:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f78:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f7c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f84:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f88:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	37b0      	adds	r7, #176	@ 0xb0
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	785b      	ldrb	r3, [r3, #1]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d020      	beq.n	800700c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4413      	add	r3, r2
 8006fd4:	881b      	ldrh	r3, [r3, #0]
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fdc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fe0:	81bb      	strh	r3, [r7, #12]
 8006fe2:	89bb      	ldrh	r3, [r7, #12]
 8006fe4:	f083 0310 	eor.w	r3, r3, #16
 8006fe8:	81bb      	strh	r3, [r7, #12]
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	781b      	ldrb	r3, [r3, #0]
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	441a      	add	r2, r3
 8006ff4:	89bb      	ldrh	r3, [r7, #12]
 8006ff6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ffa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ffe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007002:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007006:	b29b      	uxth	r3, r3
 8007008:	8013      	strh	r3, [r2, #0]
 800700a:	e01f      	b.n	800704c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	881b      	ldrh	r3, [r3, #0]
 8007018:	b29b      	uxth	r3, r3
 800701a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800701e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007022:	81fb      	strh	r3, [r7, #14]
 8007024:	89fb      	ldrh	r3, [r7, #14]
 8007026:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800702a:	81fb      	strh	r3, [r7, #14]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	441a      	add	r2, r3
 8007036:	89fb      	ldrh	r3, [r7, #14]
 8007038:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800703c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007040:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007044:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007048:	b29b      	uxth	r3, r3
 800704a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800705a:	b480      	push	{r7}
 800705c:	b087      	sub	sp, #28
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
 8007062:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	785b      	ldrb	r3, [r3, #1]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d04c      	beq.n	8007106 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	781b      	ldrb	r3, [r3, #0]
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	881b      	ldrh	r3, [r3, #0]
 8007078:	823b      	strh	r3, [r7, #16]
 800707a:	8a3b      	ldrh	r3, [r7, #16]
 800707c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007080:	2b00      	cmp	r3, #0
 8007082:	d01b      	beq.n	80070bc <USB_EPClearStall+0x62>
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4413      	add	r3, r2
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	b29b      	uxth	r3, r3
 8007092:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800709a:	81fb      	strh	r3, [r7, #14]
 800709c:	687a      	ldr	r2, [r7, #4]
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	441a      	add	r2, r3
 80070a6:	89fb      	ldrh	r3, [r7, #14]
 80070a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070b4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	78db      	ldrb	r3, [r3, #3]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d06c      	beq.n	800719e <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	009b      	lsls	r3, r3, #2
 80070cc:	4413      	add	r3, r2
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070da:	81bb      	strh	r3, [r7, #12]
 80070dc:	89bb      	ldrh	r3, [r7, #12]
 80070de:	f083 0320 	eor.w	r3, r3, #32
 80070e2:	81bb      	strh	r3, [r7, #12]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	441a      	add	r2, r3
 80070ee:	89bb      	ldrh	r3, [r7, #12]
 80070f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007100:	b29b      	uxth	r3, r3
 8007102:	8013      	strh	r3, [r2, #0]
 8007104:	e04b      	b.n	800719e <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	881b      	ldrh	r3, [r3, #0]
 8007112:	82fb      	strh	r3, [r7, #22]
 8007114:	8afb      	ldrh	r3, [r7, #22]
 8007116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800711a:	2b00      	cmp	r3, #0
 800711c:	d01b      	beq.n	8007156 <USB_EPClearStall+0xfc>
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	881b      	ldrh	r3, [r3, #0]
 800712a:	b29b      	uxth	r3, r3
 800712c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007130:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007134:	82bb      	strh	r3, [r7, #20]
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	441a      	add	r2, r3
 8007140:	8abb      	ldrh	r3, [r7, #20]
 8007142:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007146:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800714a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800714e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007152:	b29b      	uxth	r3, r3
 8007154:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	881b      	ldrh	r3, [r3, #0]
 8007162:	b29b      	uxth	r3, r3
 8007164:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007168:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800716c:	827b      	strh	r3, [r7, #18]
 800716e:	8a7b      	ldrh	r3, [r7, #18]
 8007170:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007174:	827b      	strh	r3, [r7, #18]
 8007176:	8a7b      	ldrh	r3, [r7, #18]
 8007178:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800717c:	827b      	strh	r3, [r7, #18]
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	441a      	add	r2, r3
 8007188:	8a7b      	ldrh	r3, [r7, #18]
 800718a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800718e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800719a:	b29b      	uxth	r3, r3
 800719c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	371c      	adds	r7, #28
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80071b8:	78fb      	ldrb	r3, [r7, #3]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d103      	bne.n	80071c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2280      	movs	r2, #128	@ 0x80
 80071c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ec:	b29a      	uxth	r2, r3
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007202:	b480      	push	{r7}
 8007204:	b085      	sub	sp, #20
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007210:	b29b      	uxth	r3, r3
 8007212:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007214:	68fb      	ldr	r3, [r7, #12]
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007222:	b480      	push	{r7}
 8007224:	b08b      	sub	sp, #44	@ 0x2c
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	60b9      	str	r1, [r7, #8]
 800722c:	4611      	mov	r1, r2
 800722e:	461a      	mov	r2, r3
 8007230:	460b      	mov	r3, r1
 8007232:	80fb      	strh	r3, [r7, #6]
 8007234:	4613      	mov	r3, r2
 8007236:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007238:	88bb      	ldrh	r3, [r7, #4]
 800723a:	3301      	adds	r3, #1
 800723c:	085b      	lsrs	r3, r3, #1
 800723e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007248:	88fa      	ldrh	r2, [r7, #6]
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	4413      	add	r3, r2
 800724e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007252:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	627b      	str	r3, [r7, #36]	@ 0x24
 8007258:	e01c      	b.n	8007294 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	3301      	adds	r3, #1
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	b21b      	sxth	r3, r3
 8007268:	021b      	lsls	r3, r3, #8
 800726a:	b21a      	sxth	r2, r3
 800726c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007270:	4313      	orrs	r3, r2
 8007272:	b21b      	sxth	r3, r3
 8007274:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	8a7a      	ldrh	r2, [r7, #18]
 800727a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800727c:	6a3b      	ldr	r3, [r7, #32]
 800727e:	3302      	adds	r3, #2
 8007280:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	3301      	adds	r3, #1
 8007286:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	3301      	adds	r3, #1
 800728c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800728e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007290:	3b01      	subs	r3, #1
 8007292:	627b      	str	r3, [r7, #36]	@ 0x24
 8007294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1df      	bne.n	800725a <USB_WritePMA+0x38>
  }
}
 800729a:	bf00      	nop
 800729c:	bf00      	nop
 800729e:	372c      	adds	r7, #44	@ 0x2c
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr

080072a8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b08b      	sub	sp, #44	@ 0x2c
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	460b      	mov	r3, r1
 80072b8:	80fb      	strh	r3, [r7, #6]
 80072ba:	4613      	mov	r3, r2
 80072bc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80072be:	88bb      	ldrh	r3, [r7, #4]
 80072c0:	085b      	lsrs	r3, r3, #1
 80072c2:	b29b      	uxth	r3, r3
 80072c4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80072ce:	88fa      	ldrh	r2, [r7, #6]
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	4413      	add	r3, r2
 80072d4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072d8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80072de:	e018      	b.n	8007312 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80072e0:	6a3b      	ldr	r3, [r7, #32]
 80072e2:	881b      	ldrh	r3, [r3, #0]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80072e8:	6a3b      	ldr	r3, [r7, #32]
 80072ea:	3302      	adds	r3, #2
 80072ec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	3301      	adds	r3, #1
 80072fa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	0a1b      	lsrs	r3, r3, #8
 8007300:	b2da      	uxtb	r2, r3
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	3301      	adds	r3, #1
 800730a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800730c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730e:	3b01      	subs	r3, #1
 8007310:	627b      	str	r3, [r7, #36]	@ 0x24
 8007312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e3      	bne.n	80072e0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007318:	88bb      	ldrh	r3, [r7, #4]
 800731a:	f003 0301 	and.w	r3, r3, #1
 800731e:	b29b      	uxth	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d007      	beq.n	8007334 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8007324:	6a3b      	ldr	r3, [r7, #32]
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b29b      	uxth	r3, r3
 800732a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	b2da      	uxtb	r2, r3
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	701a      	strb	r2, [r3, #0]
  }
}
 8007334:	bf00      	nop
 8007336:	372c      	adds	r7, #44	@ 0x2c
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	460b      	mov	r3, r1
 800734a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800734c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007350:	f002 f8fc 	bl	800954c <USBD_static_malloc>
 8007354:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d105      	bne.n	8007368 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8007364:	2302      	movs	r3, #2
 8007366:	e066      	b.n	8007436 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	7c1b      	ldrb	r3, [r3, #16]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d119      	bne.n	80073ac <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007378:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800737c:	2202      	movs	r2, #2
 800737e:	2181      	movs	r1, #129	@ 0x81
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f001 ff8a 	bl	800929a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800738c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007390:	2202      	movs	r2, #2
 8007392:	2101      	movs	r1, #1
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f001 ff80 	bl	800929a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2201      	movs	r2, #1
 800739e:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2210      	movs	r2, #16
 80073a6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80073aa:	e016      	b.n	80073da <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80073ac:	2340      	movs	r3, #64	@ 0x40
 80073ae:	2202      	movs	r2, #2
 80073b0:	2181      	movs	r1, #129	@ 0x81
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f001 ff71 	bl	800929a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80073be:	2340      	movs	r3, #64	@ 0x40
 80073c0:	2202      	movs	r2, #2
 80073c2:	2101      	movs	r1, #1
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f001 ff68 	bl	800929a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2210      	movs	r2, #16
 80073d6:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80073da:	2308      	movs	r3, #8
 80073dc:	2203      	movs	r2, #3
 80073de:	2182      	movs	r1, #130	@ 0x82
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f001 ff5a 	bl	800929a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2201      	movs	r2, #1
 80073ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	7c1b      	ldrb	r3, [r3, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d109      	bne.n	8007424 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007416:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800741a:	2101      	movs	r1, #1
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f002 f82b 	bl	8009478 <USBD_LL_PrepareReceive>
 8007422:	e007      	b.n	8007434 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800742a:	2340      	movs	r3, #64	@ 0x40
 800742c:	2101      	movs	r1, #1
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f002 f822 	bl	8009478 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800743e:	b580      	push	{r7, lr}
 8007440:	b082      	sub	sp, #8
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	460b      	mov	r3, r1
 8007448:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800744a:	2181      	movs	r1, #129	@ 0x81
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f001 ff4a 	bl	80092e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007458:	2101      	movs	r1, #1
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f001 ff43 	bl	80092e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007468:	2182      	movs	r1, #130	@ 0x82
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 ff3b 	bl	80092e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00e      	beq.n	80074a8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800749a:	4618      	mov	r0, r3
 800749c:	f002 f864 	bl	8009568 <USBD_static_free>
    pdev->pClassData = NULL;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3708      	adds	r7, #8
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
	...

080074b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b086      	sub	sp, #24
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80074c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80074c6:	2300      	movs	r3, #0
 80074c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80074ca:	2300      	movs	r3, #0
 80074cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80074ce:	2300      	movs	r3, #0
 80074d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d101      	bne.n	80074dc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80074d8:	2303      	movs	r3, #3
 80074da:	e0af      	b.n	800763c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d03f      	beq.n	8007568 <USBD_CDC_Setup+0xb4>
 80074e8:	2b20      	cmp	r3, #32
 80074ea:	f040 809f 	bne.w	800762c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	88db      	ldrh	r3, [r3, #6]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d02e      	beq.n	8007554 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	b25b      	sxtb	r3, r3
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	da16      	bge.n	800752e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800750c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	88d2      	ldrh	r2, [r2, #6]
 8007512:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	88db      	ldrh	r3, [r3, #6]
 8007518:	2b07      	cmp	r3, #7
 800751a:	bf28      	it	cs
 800751c:	2307      	movcs	r3, #7
 800751e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	89fa      	ldrh	r2, [r7, #14]
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f001 facf 	bl	8008aca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800752c:	e085      	b.n	800763a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	785a      	ldrb	r2, [r3, #1]
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	88db      	ldrh	r3, [r3, #6]
 800753c:	b2da      	uxtb	r2, r3
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007544:	6939      	ldr	r1, [r7, #16]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	88db      	ldrh	r3, [r3, #6]
 800754a:	461a      	mov	r2, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f001 fae8 	bl	8008b22 <USBD_CtlPrepareRx>
      break;
 8007552:	e072      	b.n	800763a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800755a:	689b      	ldr	r3, [r3, #8]
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	7850      	ldrb	r0, [r2, #1]
 8007560:	2200      	movs	r2, #0
 8007562:	6839      	ldr	r1, [r7, #0]
 8007564:	4798      	blx	r3
      break;
 8007566:	e068      	b.n	800763a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	785b      	ldrb	r3, [r3, #1]
 800756c:	2b0b      	cmp	r3, #11
 800756e:	d852      	bhi.n	8007616 <USBD_CDC_Setup+0x162>
 8007570:	a201      	add	r2, pc, #4	@ (adr r2, 8007578 <USBD_CDC_Setup+0xc4>)
 8007572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007576:	bf00      	nop
 8007578:	080075a9 	.word	0x080075a9
 800757c:	08007625 	.word	0x08007625
 8007580:	08007617 	.word	0x08007617
 8007584:	08007617 	.word	0x08007617
 8007588:	08007617 	.word	0x08007617
 800758c:	08007617 	.word	0x08007617
 8007590:	08007617 	.word	0x08007617
 8007594:	08007617 	.word	0x08007617
 8007598:	08007617 	.word	0x08007617
 800759c:	08007617 	.word	0x08007617
 80075a0:	080075d3 	.word	0x080075d3
 80075a4:	080075fd 	.word	0x080075fd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b03      	cmp	r3, #3
 80075b2:	d107      	bne.n	80075c4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80075b4:	f107 030a 	add.w	r3, r7, #10
 80075b8:	2202      	movs	r2, #2
 80075ba:	4619      	mov	r1, r3
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f001 fa84 	bl	8008aca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075c2:	e032      	b.n	800762a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f001 fa0e 	bl	80089e8 <USBD_CtlError>
            ret = USBD_FAIL;
 80075cc:	2303      	movs	r3, #3
 80075ce:	75fb      	strb	r3, [r7, #23]
          break;
 80075d0:	e02b      	b.n	800762a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b03      	cmp	r3, #3
 80075dc:	d107      	bne.n	80075ee <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80075de:	f107 030d 	add.w	r3, r7, #13
 80075e2:	2201      	movs	r2, #1
 80075e4:	4619      	mov	r1, r3
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f001 fa6f 	bl	8008aca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075ec:	e01d      	b.n	800762a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80075ee:	6839      	ldr	r1, [r7, #0]
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f001 f9f9 	bl	80089e8 <USBD_CtlError>
            ret = USBD_FAIL;
 80075f6:	2303      	movs	r3, #3
 80075f8:	75fb      	strb	r3, [r7, #23]
          break;
 80075fa:	e016      	b.n	800762a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007602:	b2db      	uxtb	r3, r3
 8007604:	2b03      	cmp	r3, #3
 8007606:	d00f      	beq.n	8007628 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8007608:	6839      	ldr	r1, [r7, #0]
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f001 f9ec 	bl	80089e8 <USBD_CtlError>
            ret = USBD_FAIL;
 8007610:	2303      	movs	r3, #3
 8007612:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007614:	e008      	b.n	8007628 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007616:	6839      	ldr	r1, [r7, #0]
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f001 f9e5 	bl	80089e8 <USBD_CtlError>
          ret = USBD_FAIL;
 800761e:	2303      	movs	r3, #3
 8007620:	75fb      	strb	r3, [r7, #23]
          break;
 8007622:	e002      	b.n	800762a <USBD_CDC_Setup+0x176>
          break;
 8007624:	bf00      	nop
 8007626:	e008      	b.n	800763a <USBD_CDC_Setup+0x186>
          break;
 8007628:	bf00      	nop
      }
      break;
 800762a:	e006      	b.n	800763a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800762c:	6839      	ldr	r1, [r7, #0]
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f001 f9da 	bl	80089e8 <USBD_CtlError>
      ret = USBD_FAIL;
 8007634:	2303      	movs	r3, #3
 8007636:	75fb      	strb	r3, [r7, #23]
      break;
 8007638:	bf00      	nop
  }

  return (uint8_t)ret;
 800763a:	7dfb      	ldrb	r3, [r7, #23]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	460b      	mov	r3, r1
 800764e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007656:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007662:	2303      	movs	r3, #3
 8007664:	e04f      	b.n	8007706 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800766c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800766e:	78fa      	ldrb	r2, [r7, #3]
 8007670:	6879      	ldr	r1, [r7, #4]
 8007672:	4613      	mov	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	440b      	add	r3, r1
 800767c:	3318      	adds	r3, #24
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d029      	beq.n	80076d8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007684:	78fa      	ldrb	r2, [r7, #3]
 8007686:	6879      	ldr	r1, [r7, #4]
 8007688:	4613      	mov	r3, r2
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	440b      	add	r3, r1
 8007692:	3318      	adds	r3, #24
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	78f9      	ldrb	r1, [r7, #3]
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	460b      	mov	r3, r1
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	440b      	add	r3, r1
 80076a0:	00db      	lsls	r3, r3, #3
 80076a2:	4403      	add	r3, r0
 80076a4:	3320      	adds	r3, #32
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	fbb2 f1f3 	udiv	r1, r2, r3
 80076ac:	fb01 f303 	mul.w	r3, r1, r3
 80076b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d110      	bne.n	80076d8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80076b6:	78fa      	ldrb	r2, [r7, #3]
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	440b      	add	r3, r1
 80076c4:	3318      	adds	r3, #24
 80076c6:	2200      	movs	r2, #0
 80076c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80076ca:	78f9      	ldrb	r1, [r7, #3]
 80076cc:	2300      	movs	r3, #0
 80076ce:	2200      	movs	r2, #0
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f001 feb0 	bl	8009436 <USBD_LL_Transmit>
 80076d6:	e015      	b.n	8007704 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2200      	movs	r2, #0
 80076dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80076e6:	691b      	ldr	r3, [r3, #16]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00b      	beq.n	8007704 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80076fa:	68ba      	ldr	r2, [r7, #8]
 80076fc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007700:	78fa      	ldrb	r2, [r7, #3]
 8007702:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b084      	sub	sp, #16
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	460b      	mov	r3, r1
 8007718:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007720:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007728:	2b00      	cmp	r3, #0
 800772a:	d101      	bne.n	8007730 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800772c:	2303      	movs	r3, #3
 800772e:	e015      	b.n	800775c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007730:	78fb      	ldrb	r3, [r7, #3]
 8007732:	4619      	mov	r1, r3
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f001 fec0 	bl	80094ba <USBD_LL_GetRxDataSize>
 800773a:	4602      	mov	r2, r0
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007756:	4611      	mov	r1, r2
 8007758:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007772:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d101      	bne.n	800777e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800777a:	2303      	movs	r3, #3
 800777c:	e01a      	b.n	80077b4 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d014      	beq.n	80077b2 <USBD_CDC_EP0_RxReady+0x4e>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800778e:	2bff      	cmp	r3, #255	@ 0xff
 8007790:	d00f      	beq.n	80077b2 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80077a0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80077a2:	68fa      	ldr	r2, [r7, #12]
 80077a4:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80077a8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	22ff      	movs	r2, #255	@ 0xff
 80077ae:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2243      	movs	r2, #67	@ 0x43
 80077c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80077ca:	4b03      	ldr	r3, [pc, #12]	@ (80077d8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr
 80077d8:	20000094 	.word	0x20000094

080077dc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2243      	movs	r2, #67	@ 0x43
 80077e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80077ea:	4b03      	ldr	r3, [pc, #12]	@ (80077f8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr
 80077f8:	20000050 	.word	0x20000050

080077fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b083      	sub	sp, #12
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2243      	movs	r2, #67	@ 0x43
 8007808:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800780a:	4b03      	ldr	r3, [pc, #12]	@ (8007818 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr
 8007818:	200000d8 	.word	0x200000d8

0800781c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	220a      	movs	r2, #10
 8007828:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800782a:	4b03      	ldr	r3, [pc, #12]	@ (8007838 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800782c:	4618      	mov	r0, r3
 800782e:	370c      	adds	r7, #12
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	2000000c 	.word	0x2000000c

0800783c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d101      	bne.n	8007850 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800784c:	2303      	movs	r3, #3
 800784e:	e004      	b.n	800785a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	683a      	ldr	r2, [r7, #0]
 8007854:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007866:	b480      	push	{r7}
 8007868:	b087      	sub	sp, #28
 800786a:	af00      	add	r7, sp, #0
 800786c:	60f8      	str	r0, [r7, #12]
 800786e:	60b9      	str	r1, [r7, #8]
 8007870:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007878:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d101      	bne.n	8007884 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007880:	2303      	movs	r3, #3
 8007882:	e008      	b.n	8007896 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	68ba      	ldr	r2, [r7, #8]
 8007888:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	687a      	ldr	r2, [r7, #4]
 8007890:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	371c      	adds	r7, #28
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b085      	sub	sp, #20
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80078b2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80078ba:	2303      	movs	r3, #3
 80078bc:	e004      	b.n	80078c8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	683a      	ldr	r2, [r7, #0]
 80078c2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3714      	adds	r7, #20
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80078e2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80078e4:	2301      	movs	r3, #1
 80078e6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d101      	bne.n	80078f6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80078f2:	2303      	movs	r3, #3
 80078f4:	e01a      	b.n	800792c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d114      	bne.n	800792a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	2201      	movs	r2, #1
 8007904:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800791e:	2181      	movs	r1, #129	@ 0x81
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 fd88 	bl	8009436 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007926:	2300      	movs	r3, #0
 8007928:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800792a:	7bfb      	ldrb	r3, [r7, #15]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007942:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800794e:	2303      	movs	r3, #3
 8007950:	e016      	b.n	8007980 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	7c1b      	ldrb	r3, [r3, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d109      	bne.n	800796e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007960:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007964:	2101      	movs	r1, #1
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f001 fd86 	bl	8009478 <USBD_LL_PrepareReceive>
 800796c:	e007      	b.n	800797e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007974:	2340      	movs	r3, #64	@ 0x40
 8007976:	2101      	movs	r1, #1
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f001 fd7d 	bl	8009478 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3710      	adds	r7, #16
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	4613      	mov	r3, r2
 8007994:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d101      	bne.n	80079a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800799c:	2303      	movs	r3, #3
 800799e:	e01f      	b.n	80079e0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	79fa      	ldrb	r2, [r7, #7]
 80079d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f001 fbe5 	bl	80091a4 <USBD_LL_Init>
 80079da:	4603      	mov	r3, r0
 80079dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80079de:	7dfb      	ldrb	r3, [r7, #23]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
 80079f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d101      	bne.n	8007a00 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80079fc:	2303      	movs	r3, #3
 80079fe:	e016      	b.n	8007a2e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	683a      	ldr	r2, [r7, #0]
 8007a04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d00b      	beq.n	8007a2c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1c:	f107 020e 	add.w	r2, r7, #14
 8007a20:	4610      	mov	r0, r2
 8007a22:	4798      	blx	r3
 8007a24:	4602      	mov	r2, r0
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b082      	sub	sp, #8
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f001 fc10 	bl	8009264 <USBD_LL_Start>
 8007a44:	4603      	mov	r3, r0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3708      	adds	r7, #8
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	370c      	adds	r7, #12
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007a70:	2303      	movs	r3, #3
 8007a72:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d009      	beq.n	8007a92 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	78fa      	ldrb	r2, [r7, #3]
 8007a88:	4611      	mov	r1, r2
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	4798      	blx	r3
 8007a8e:	4603      	mov	r3, r0
 8007a90:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}

08007a9c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d007      	beq.n	8007ac2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	78fa      	ldrb	r2, [r7, #3]
 8007abc:	4611      	mov	r1, r2
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	4798      	blx	r3
  }

  return USBD_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007adc:	6839      	ldr	r1, [r7, #0]
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f000 ff48 	bl	8008974 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007af2:	461a      	mov	r2, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b00:	f003 031f 	and.w	r3, r3, #31
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d01a      	beq.n	8007b3e <USBD_LL_SetupStage+0x72>
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d822      	bhi.n	8007b52 <USBD_LL_SetupStage+0x86>
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <USBD_LL_SetupStage+0x4a>
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d00a      	beq.n	8007b2a <USBD_LL_SetupStage+0x5e>
 8007b14:	e01d      	b.n	8007b52 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f9f0 	bl	8007f04 <USBD_StdDevReq>
 8007b24:	4603      	mov	r3, r0
 8007b26:	73fb      	strb	r3, [r7, #15]
      break;
 8007b28:	e020      	b.n	8007b6c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b30:	4619      	mov	r1, r3
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fa54 	bl	8007fe0 <USBD_StdItfReq>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b3c:	e016      	b.n	8007b6c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 fa93 	bl	8008072 <USBD_StdEPReq>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8007b50:	e00c      	b.n	8007b6c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b58:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f001 fbdf 	bl	8009324 <USBD_LL_StallEP>
 8007b66:	4603      	mov	r3, r0
 8007b68:	73fb      	strb	r3, [r7, #15]
      break;
 8007b6a:	bf00      	nop
  }

  return ret;
 8007b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	3710      	adds	r7, #16
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}

08007b76 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007b76:	b580      	push	{r7, lr}
 8007b78:	b086      	sub	sp, #24
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	60f8      	str	r0, [r7, #12]
 8007b7e:	460b      	mov	r3, r1
 8007b80:	607a      	str	r2, [r7, #4]
 8007b82:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007b84:	7afb      	ldrb	r3, [r7, #11]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d138      	bne.n	8007bfc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007b90:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b98:	2b03      	cmp	r3, #3
 8007b9a:	d14a      	bne.n	8007c32 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	689a      	ldr	r2, [r3, #8]
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d913      	bls.n	8007bd0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	689a      	ldr	r2, [r3, #8]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	1ad2      	subs	r2, r2, r3
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	68da      	ldr	r2, [r3, #12]
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	bf28      	it	cs
 8007bc2:	4613      	movcs	r3, r2
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	6879      	ldr	r1, [r7, #4]
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f000 ffc7 	bl	8008b5c <USBD_CtlContinueRx>
 8007bce:	e030      	b.n	8007c32 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b03      	cmp	r3, #3
 8007bda:	d10b      	bne.n	8007bf4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d005      	beq.n	8007bf4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bee:	691b      	ldr	r3, [r3, #16]
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007bf4:	68f8      	ldr	r0, [r7, #12]
 8007bf6:	f000 ffc2 	bl	8008b7e <USBD_CtlSendStatus>
 8007bfa:	e01a      	b.n	8007c32 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b03      	cmp	r3, #3
 8007c06:	d114      	bne.n	8007c32 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00e      	beq.n	8007c32 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c1a:	699b      	ldr	r3, [r3, #24]
 8007c1c:	7afa      	ldrb	r2, [r7, #11]
 8007c1e:	4611      	mov	r1, r2
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	4798      	blx	r3
 8007c24:	4603      	mov	r3, r0
 8007c26:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007c28:	7dfb      	ldrb	r3, [r7, #23]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d001      	beq.n	8007c32 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007c2e:	7dfb      	ldrb	r3, [r7, #23]
 8007c30:	e000      	b.n	8007c34 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3718      	adds	r7, #24
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b086      	sub	sp, #24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	460b      	mov	r3, r1
 8007c46:	607a      	str	r2, [r7, #4]
 8007c48:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007c4a:	7afb      	ldrb	r3, [r7, #11]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d16b      	bne.n	8007d28 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	3314      	adds	r3, #20
 8007c54:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d156      	bne.n	8007d0e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	689a      	ldr	r2, [r3, #8]
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	429a      	cmp	r2, r3
 8007c6a:	d914      	bls.n	8007c96 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	689a      	ldr	r2, [r3, #8]
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	1ad2      	subs	r2, r2, r3
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	461a      	mov	r2, r3
 8007c80:	6879      	ldr	r1, [r7, #4]
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f000 ff3c 	bl	8008b00 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c88:	2300      	movs	r3, #0
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f001 fbf2 	bl	8009478 <USBD_LL_PrepareReceive>
 8007c94:	e03b      	b.n	8007d0e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d11c      	bne.n	8007cdc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007ca2:	693b      	ldr	r3, [r7, #16]
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d316      	bcc.n	8007cdc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d20f      	bcs.n	8007cdc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	2100      	movs	r1, #0
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f000 ff1d 	bl	8008b00 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cce:	2300      	movs	r3, #0
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2100      	movs	r1, #0
 8007cd4:	68f8      	ldr	r0, [r7, #12]
 8007cd6:	f001 fbcf 	bl	8009478 <USBD_LL_PrepareReceive>
 8007cda:	e018      	b.n	8007d0e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	2b03      	cmp	r3, #3
 8007ce6:	d10b      	bne.n	8007d00 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d005      	beq.n	8007d00 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d00:	2180      	movs	r1, #128	@ 0x80
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	f001 fb0e 	bl	8009324 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007d08:	68f8      	ldr	r0, [r7, #12]
 8007d0a:	f000 ff4b 	bl	8008ba4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d122      	bne.n	8007d5e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007d18:	68f8      	ldr	r0, [r7, #12]
 8007d1a:	f7ff fe98 	bl	8007a4e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007d26:	e01a      	b.n	8007d5e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b03      	cmp	r3, #3
 8007d32:	d114      	bne.n	8007d5e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d3a:	695b      	ldr	r3, [r3, #20]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00e      	beq.n	8007d5e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	7afa      	ldrb	r2, [r7, #11]
 8007d4a:	4611      	mov	r1, r2
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	4798      	blx	r3
 8007d50:	4603      	mov	r3, r0
 8007d52:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007d54:	7dfb      	ldrb	r3, [r7, #23]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d001      	beq.n	8007d5e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8007d5a:	7dfb      	ldrb	r3, [r7, #23]
 8007d5c:	e000      	b.n	8007d60 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3718      	adds	r7, #24
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b082      	sub	sp, #8
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d101      	bne.n	8007d9c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e02f      	b.n	8007dfc <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00f      	beq.n	8007dc6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d009      	beq.n	8007dc6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	6852      	ldr	r2, [r2, #4]
 8007dbe:	b2d2      	uxtb	r2, r2
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007dc6:	2340      	movs	r3, #64	@ 0x40
 8007dc8:	2200      	movs	r2, #0
 8007dca:	2100      	movs	r1, #0
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f001 fa64 	bl	800929a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2240      	movs	r2, #64	@ 0x40
 8007dde:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007de2:	2340      	movs	r3, #64	@ 0x40
 8007de4:	2200      	movs	r2, #0
 8007de6:	2180      	movs	r1, #128	@ 0x80
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f001 fa56 	bl	800929a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2240      	movs	r2, #64	@ 0x40
 8007df8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	78fa      	ldrb	r2, [r7, #3]
 8007e14:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e16:	2300      	movs	r3, #0
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e32:	b2da      	uxtb	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2204      	movs	r2, #4
 8007e3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	370c      	adds	r7, #12
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e5e:	b2db      	uxtb	r3, r3
 8007e60:	2b04      	cmp	r3, #4
 8007e62:	d106      	bne.n	8007e72 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007e6a:	b2da      	uxtb	r2, r3
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007e92:	2303      	movs	r3, #3
 8007e94:	e012      	b.n	8007ebc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	2b03      	cmp	r3, #3
 8007ea0:	d10b      	bne.n	8007eba <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ea8:	69db      	ldr	r3, [r3, #28]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d005      	beq.n	8007eba <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eb4:	69db      	ldr	r3, [r3, #28]
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3708      	adds	r7, #8
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b087      	sub	sp, #28
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007ee2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007ee6:	021b      	lsls	r3, r3, #8
 8007ee8:	b21a      	sxth	r2, r3
 8007eea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	b21b      	sxth	r3, r3
 8007ef2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007ef4:	89fb      	ldrh	r3, [r7, #14]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	371c      	adds	r7, #28
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
	...

08007f04 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b084      	sub	sp, #16
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f1a:	2b40      	cmp	r3, #64	@ 0x40
 8007f1c:	d005      	beq.n	8007f2a <USBD_StdDevReq+0x26>
 8007f1e:	2b40      	cmp	r3, #64	@ 0x40
 8007f20:	d853      	bhi.n	8007fca <USBD_StdDevReq+0xc6>
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00b      	beq.n	8007f3e <USBD_StdDevReq+0x3a>
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	d14f      	bne.n	8007fca <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	6839      	ldr	r1, [r7, #0]
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	4798      	blx	r3
 8007f38:	4603      	mov	r3, r0
 8007f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f3c:	e04a      	b.n	8007fd4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	785b      	ldrb	r3, [r3, #1]
 8007f42:	2b09      	cmp	r3, #9
 8007f44:	d83b      	bhi.n	8007fbe <USBD_StdDevReq+0xba>
 8007f46:	a201      	add	r2, pc, #4	@ (adr r2, 8007f4c <USBD_StdDevReq+0x48>)
 8007f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f4c:	08007fa1 	.word	0x08007fa1
 8007f50:	08007fb5 	.word	0x08007fb5
 8007f54:	08007fbf 	.word	0x08007fbf
 8007f58:	08007fab 	.word	0x08007fab
 8007f5c:	08007fbf 	.word	0x08007fbf
 8007f60:	08007f7f 	.word	0x08007f7f
 8007f64:	08007f75 	.word	0x08007f75
 8007f68:	08007fbf 	.word	0x08007fbf
 8007f6c:	08007f97 	.word	0x08007f97
 8007f70:	08007f89 	.word	0x08007f89
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007f74:	6839      	ldr	r1, [r7, #0]
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 f9de 	bl	8008338 <USBD_GetDescriptor>
          break;
 8007f7c:	e024      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007f7e:	6839      	ldr	r1, [r7, #0]
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 fb6d 	bl	8008660 <USBD_SetAddress>
          break;
 8007f86:	e01f      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007f88:	6839      	ldr	r1, [r7, #0]
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fbac 	bl	80086e8 <USBD_SetConfig>
 8007f90:	4603      	mov	r3, r0
 8007f92:	73fb      	strb	r3, [r7, #15]
          break;
 8007f94:	e018      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007f96:	6839      	ldr	r1, [r7, #0]
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fc4b 	bl	8008834 <USBD_GetConfig>
          break;
 8007f9e:	e013      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007fa0:	6839      	ldr	r1, [r7, #0]
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f000 fc7c 	bl	80088a0 <USBD_GetStatus>
          break;
 8007fa8:	e00e      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007faa:	6839      	ldr	r1, [r7, #0]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fcab 	bl	8008908 <USBD_SetFeature>
          break;
 8007fb2:	e009      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007fb4:	6839      	ldr	r1, [r7, #0]
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 fcba 	bl	8008930 <USBD_ClrFeature>
          break;
 8007fbc:	e004      	b.n	8007fc8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007fbe:	6839      	ldr	r1, [r7, #0]
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 fd11 	bl	80089e8 <USBD_CtlError>
          break;
 8007fc6:	bf00      	nop
      }
      break;
 8007fc8:	e004      	b.n	8007fd4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007fca:	6839      	ldr	r1, [r7, #0]
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fd0b 	bl	80089e8 <USBD_CtlError>
      break;
 8007fd2:	bf00      	nop
  }

  return ret;
 8007fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3710      	adds	r7, #16
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop

08007fe0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fea:	2300      	movs	r3, #0
 8007fec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ff6:	2b40      	cmp	r3, #64	@ 0x40
 8007ff8:	d005      	beq.n	8008006 <USBD_StdItfReq+0x26>
 8007ffa:	2b40      	cmp	r3, #64	@ 0x40
 8007ffc:	d82f      	bhi.n	800805e <USBD_StdItfReq+0x7e>
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d001      	beq.n	8008006 <USBD_StdItfReq+0x26>
 8008002:	2b20      	cmp	r3, #32
 8008004:	d12b      	bne.n	800805e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800800c:	b2db      	uxtb	r3, r3
 800800e:	3b01      	subs	r3, #1
 8008010:	2b02      	cmp	r3, #2
 8008012:	d81d      	bhi.n	8008050 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	889b      	ldrh	r3, [r3, #4]
 8008018:	b2db      	uxtb	r3, r3
 800801a:	2b01      	cmp	r3, #1
 800801c:	d813      	bhi.n	8008046 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	6839      	ldr	r1, [r7, #0]
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	4798      	blx	r3
 800802c:	4603      	mov	r3, r0
 800802e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	88db      	ldrh	r3, [r3, #6]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d110      	bne.n	800805a <USBD_StdItfReq+0x7a>
 8008038:	7bfb      	ldrb	r3, [r7, #15]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10d      	bne.n	800805a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fd9d 	bl	8008b7e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008044:	e009      	b.n	800805a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fccd 	bl	80089e8 <USBD_CtlError>
          break;
 800804e:	e004      	b.n	800805a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008050:	6839      	ldr	r1, [r7, #0]
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 fcc8 	bl	80089e8 <USBD_CtlError>
          break;
 8008058:	e000      	b.n	800805c <USBD_StdItfReq+0x7c>
          break;
 800805a:	bf00      	nop
      }
      break;
 800805c:	e004      	b.n	8008068 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fcc1 	bl	80089e8 <USBD_CtlError>
      break;
 8008066:	bf00      	nop
  }

  return ret;
 8008068:	7bfb      	ldrb	r3, [r7, #15]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}

08008072 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b084      	sub	sp, #16
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
 800807a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	889b      	ldrh	r3, [r3, #4]
 8008084:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800808e:	2b40      	cmp	r3, #64	@ 0x40
 8008090:	d007      	beq.n	80080a2 <USBD_StdEPReq+0x30>
 8008092:	2b40      	cmp	r3, #64	@ 0x40
 8008094:	f200 8145 	bhi.w	8008322 <USBD_StdEPReq+0x2b0>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00c      	beq.n	80080b6 <USBD_StdEPReq+0x44>
 800809c:	2b20      	cmp	r3, #32
 800809e:	f040 8140 	bne.w	8008322 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	6839      	ldr	r1, [r7, #0]
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	4798      	blx	r3
 80080b0:	4603      	mov	r3, r0
 80080b2:	73fb      	strb	r3, [r7, #15]
      break;
 80080b4:	e13a      	b.n	800832c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	785b      	ldrb	r3, [r3, #1]
 80080ba:	2b03      	cmp	r3, #3
 80080bc:	d007      	beq.n	80080ce <USBD_StdEPReq+0x5c>
 80080be:	2b03      	cmp	r3, #3
 80080c0:	f300 8129 	bgt.w	8008316 <USBD_StdEPReq+0x2a4>
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d07f      	beq.n	80081c8 <USBD_StdEPReq+0x156>
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d03c      	beq.n	8008146 <USBD_StdEPReq+0xd4>
 80080cc:	e123      	b.n	8008316 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	d002      	beq.n	80080e0 <USBD_StdEPReq+0x6e>
 80080da:	2b03      	cmp	r3, #3
 80080dc:	d016      	beq.n	800810c <USBD_StdEPReq+0x9a>
 80080de:	e02c      	b.n	800813a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080e0:	7bbb      	ldrb	r3, [r7, #14]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d00d      	beq.n	8008102 <USBD_StdEPReq+0x90>
 80080e6:	7bbb      	ldrb	r3, [r7, #14]
 80080e8:	2b80      	cmp	r3, #128	@ 0x80
 80080ea:	d00a      	beq.n	8008102 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080ec:	7bbb      	ldrb	r3, [r7, #14]
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f001 f917 	bl	8009324 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080f6:	2180      	movs	r1, #128	@ 0x80
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f001 f913 	bl	8009324 <USBD_LL_StallEP>
 80080fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008100:	e020      	b.n	8008144 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008102:	6839      	ldr	r1, [r7, #0]
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fc6f 	bl	80089e8 <USBD_CtlError>
              break;
 800810a:	e01b      	b.n	8008144 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	885b      	ldrh	r3, [r3, #2]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d10e      	bne.n	8008132 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008114:	7bbb      	ldrb	r3, [r7, #14]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00b      	beq.n	8008132 <USBD_StdEPReq+0xc0>
 800811a:	7bbb      	ldrb	r3, [r7, #14]
 800811c:	2b80      	cmp	r3, #128	@ 0x80
 800811e:	d008      	beq.n	8008132 <USBD_StdEPReq+0xc0>
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	88db      	ldrh	r3, [r3, #6]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d104      	bne.n	8008132 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008128:	7bbb      	ldrb	r3, [r7, #14]
 800812a:	4619      	mov	r1, r3
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f001 f8f9 	bl	8009324 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fd23 	bl	8008b7e <USBD_CtlSendStatus>

              break;
 8008138:	e004      	b.n	8008144 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800813a:	6839      	ldr	r1, [r7, #0]
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fc53 	bl	80089e8 <USBD_CtlError>
              break;
 8008142:	bf00      	nop
          }
          break;
 8008144:	e0ec      	b.n	8008320 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800814c:	b2db      	uxtb	r3, r3
 800814e:	2b02      	cmp	r3, #2
 8008150:	d002      	beq.n	8008158 <USBD_StdEPReq+0xe6>
 8008152:	2b03      	cmp	r3, #3
 8008154:	d016      	beq.n	8008184 <USBD_StdEPReq+0x112>
 8008156:	e030      	b.n	80081ba <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008158:	7bbb      	ldrb	r3, [r7, #14]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00d      	beq.n	800817a <USBD_StdEPReq+0x108>
 800815e:	7bbb      	ldrb	r3, [r7, #14]
 8008160:	2b80      	cmp	r3, #128	@ 0x80
 8008162:	d00a      	beq.n	800817a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008164:	7bbb      	ldrb	r3, [r7, #14]
 8008166:	4619      	mov	r1, r3
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f001 f8db 	bl	8009324 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800816e:	2180      	movs	r1, #128	@ 0x80
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f001 f8d7 	bl	8009324 <USBD_LL_StallEP>
 8008176:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008178:	e025      	b.n	80081c6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800817a:	6839      	ldr	r1, [r7, #0]
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fc33 	bl	80089e8 <USBD_CtlError>
              break;
 8008182:	e020      	b.n	80081c6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	885b      	ldrh	r3, [r3, #2]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d11b      	bne.n	80081c4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800818c:	7bbb      	ldrb	r3, [r7, #14]
 800818e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008192:	2b00      	cmp	r3, #0
 8008194:	d004      	beq.n	80081a0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008196:	7bbb      	ldrb	r3, [r7, #14]
 8008198:	4619      	mov	r1, r3
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f001 f8e1 	bl	8009362 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 fcec 	bl	8008b7e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	6839      	ldr	r1, [r7, #0]
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	4798      	blx	r3
 80081b4:	4603      	mov	r3, r0
 80081b6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80081b8:	e004      	b.n	80081c4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80081ba:	6839      	ldr	r1, [r7, #0]
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 fc13 	bl	80089e8 <USBD_CtlError>
              break;
 80081c2:	e000      	b.n	80081c6 <USBD_StdEPReq+0x154>
              break;
 80081c4:	bf00      	nop
          }
          break;
 80081c6:	e0ab      	b.n	8008320 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	d002      	beq.n	80081da <USBD_StdEPReq+0x168>
 80081d4:	2b03      	cmp	r3, #3
 80081d6:	d032      	beq.n	800823e <USBD_StdEPReq+0x1cc>
 80081d8:	e097      	b.n	800830a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081da:	7bbb      	ldrb	r3, [r7, #14]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d007      	beq.n	80081f0 <USBD_StdEPReq+0x17e>
 80081e0:	7bbb      	ldrb	r3, [r7, #14]
 80081e2:	2b80      	cmp	r3, #128	@ 0x80
 80081e4:	d004      	beq.n	80081f0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80081e6:	6839      	ldr	r1, [r7, #0]
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fbfd 	bl	80089e8 <USBD_CtlError>
                break;
 80081ee:	e091      	b.n	8008314 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	da0b      	bge.n	8008210 <USBD_StdEPReq+0x19e>
 80081f8:	7bbb      	ldrb	r3, [r7, #14]
 80081fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081fe:	4613      	mov	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	4413      	add	r3, r2
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	3310      	adds	r3, #16
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	4413      	add	r3, r2
 800820c:	3304      	adds	r3, #4
 800820e:	e00b      	b.n	8008228 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008210:	7bbb      	ldrb	r3, [r7, #14]
 8008212:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	4413      	add	r3, r2
 8008226:	3304      	adds	r3, #4
 8008228:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	2202      	movs	r2, #2
 8008234:	4619      	mov	r1, r3
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fc47 	bl	8008aca <USBD_CtlSendData>
              break;
 800823c:	e06a      	b.n	8008314 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800823e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008242:	2b00      	cmp	r3, #0
 8008244:	da11      	bge.n	800826a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008246:	7bbb      	ldrb	r3, [r7, #14]
 8008248:	f003 020f 	and.w	r2, r3, #15
 800824c:	6879      	ldr	r1, [r7, #4]
 800824e:	4613      	mov	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	440b      	add	r3, r1
 8008258:	3324      	adds	r3, #36	@ 0x24
 800825a:	881b      	ldrh	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d117      	bne.n	8008290 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008260:	6839      	ldr	r1, [r7, #0]
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fbc0 	bl	80089e8 <USBD_CtlError>
                  break;
 8008268:	e054      	b.n	8008314 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800826a:	7bbb      	ldrb	r3, [r7, #14]
 800826c:	f003 020f 	and.w	r2, r3, #15
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008280:	881b      	ldrh	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d104      	bne.n	8008290 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008286:	6839      	ldr	r1, [r7, #0]
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 fbad 	bl	80089e8 <USBD_CtlError>
                  break;
 800828e:	e041      	b.n	8008314 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008290:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008294:	2b00      	cmp	r3, #0
 8008296:	da0b      	bge.n	80082b0 <USBD_StdEPReq+0x23e>
 8008298:	7bbb      	ldrb	r3, [r7, #14]
 800829a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800829e:	4613      	mov	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	3310      	adds	r3, #16
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4413      	add	r3, r2
 80082ac:	3304      	adds	r3, #4
 80082ae:	e00b      	b.n	80082c8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082b0:	7bbb      	ldrb	r3, [r7, #14]
 80082b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	4413      	add	r3, r2
 80082c6:	3304      	adds	r3, #4
 80082c8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80082ca:	7bbb      	ldrb	r3, [r7, #14]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d002      	beq.n	80082d6 <USBD_StdEPReq+0x264>
 80082d0:	7bbb      	ldrb	r3, [r7, #14]
 80082d2:	2b80      	cmp	r3, #128	@ 0x80
 80082d4:	d103      	bne.n	80082de <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	2200      	movs	r2, #0
 80082da:	601a      	str	r2, [r3, #0]
 80082dc:	e00e      	b.n	80082fc <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80082de:	7bbb      	ldrb	r3, [r7, #14]
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f001 f85c 	bl	80093a0 <USBD_LL_IsStallEP>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2201      	movs	r2, #1
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e002      	b.n	80082fc <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2200      	movs	r2, #0
 80082fa:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	2202      	movs	r2, #2
 8008300:	4619      	mov	r1, r3
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fbe1 	bl	8008aca <USBD_CtlSendData>
              break;
 8008308:	e004      	b.n	8008314 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800830a:	6839      	ldr	r1, [r7, #0]
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 fb6b 	bl	80089e8 <USBD_CtlError>
              break;
 8008312:	bf00      	nop
          }
          break;
 8008314:	e004      	b.n	8008320 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008316:	6839      	ldr	r1, [r7, #0]
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 fb65 	bl	80089e8 <USBD_CtlError>
          break;
 800831e:	bf00      	nop
      }
      break;
 8008320:	e004      	b.n	800832c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008322:	6839      	ldr	r1, [r7, #0]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fb5f 	bl	80089e8 <USBD_CtlError>
      break;
 800832a:	bf00      	nop
  }

  return ret;
 800832c:	7bfb      	ldrb	r3, [r7, #15]
}
 800832e:	4618      	mov	r0, r3
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008342:	2300      	movs	r3, #0
 8008344:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008346:	2300      	movs	r3, #0
 8008348:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800834a:	2300      	movs	r3, #0
 800834c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	885b      	ldrh	r3, [r3, #2]
 8008352:	0a1b      	lsrs	r3, r3, #8
 8008354:	b29b      	uxth	r3, r3
 8008356:	3b01      	subs	r3, #1
 8008358:	2b0e      	cmp	r3, #14
 800835a:	f200 8152 	bhi.w	8008602 <USBD_GetDescriptor+0x2ca>
 800835e:	a201      	add	r2, pc, #4	@ (adr r2, 8008364 <USBD_GetDescriptor+0x2c>)
 8008360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008364:	080083d5 	.word	0x080083d5
 8008368:	080083ed 	.word	0x080083ed
 800836c:	0800842d 	.word	0x0800842d
 8008370:	08008603 	.word	0x08008603
 8008374:	08008603 	.word	0x08008603
 8008378:	080085a3 	.word	0x080085a3
 800837c:	080085cf 	.word	0x080085cf
 8008380:	08008603 	.word	0x08008603
 8008384:	08008603 	.word	0x08008603
 8008388:	08008603 	.word	0x08008603
 800838c:	08008603 	.word	0x08008603
 8008390:	08008603 	.word	0x08008603
 8008394:	08008603 	.word	0x08008603
 8008398:	08008603 	.word	0x08008603
 800839c:	080083a1 	.word	0x080083a1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083a6:	69db      	ldr	r3, [r3, #28]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00b      	beq.n	80083c4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	7c12      	ldrb	r2, [r2, #16]
 80083b8:	f107 0108 	add.w	r1, r7, #8
 80083bc:	4610      	mov	r0, r2
 80083be:	4798      	blx	r3
 80083c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083c2:	e126      	b.n	8008612 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80083c4:	6839      	ldr	r1, [r7, #0]
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fb0e 	bl	80089e8 <USBD_CtlError>
        err++;
 80083cc:	7afb      	ldrb	r3, [r7, #11]
 80083ce:	3301      	adds	r3, #1
 80083d0:	72fb      	strb	r3, [r7, #11]
      break;
 80083d2:	e11e      	b.n	8008612 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	7c12      	ldrb	r2, [r2, #16]
 80083e0:	f107 0108 	add.w	r1, r7, #8
 80083e4:	4610      	mov	r0, r2
 80083e6:	4798      	blx	r3
 80083e8:	60f8      	str	r0, [r7, #12]
      break;
 80083ea:	e112      	b.n	8008612 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	7c1b      	ldrb	r3, [r3, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10d      	bne.n	8008410 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083fc:	f107 0208 	add.w	r2, r7, #8
 8008400:	4610      	mov	r0, r2
 8008402:	4798      	blx	r3
 8008404:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	3301      	adds	r3, #1
 800840a:	2202      	movs	r2, #2
 800840c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800840e:	e100      	b.n	8008612 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008418:	f107 0208 	add.w	r2, r7, #8
 800841c:	4610      	mov	r0, r2
 800841e:	4798      	blx	r3
 8008420:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3301      	adds	r3, #1
 8008426:	2202      	movs	r2, #2
 8008428:	701a      	strb	r2, [r3, #0]
      break;
 800842a:	e0f2      	b.n	8008612 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	885b      	ldrh	r3, [r3, #2]
 8008430:	b2db      	uxtb	r3, r3
 8008432:	2b05      	cmp	r3, #5
 8008434:	f200 80ac 	bhi.w	8008590 <USBD_GetDescriptor+0x258>
 8008438:	a201      	add	r2, pc, #4	@ (adr r2, 8008440 <USBD_GetDescriptor+0x108>)
 800843a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800843e:	bf00      	nop
 8008440:	08008459 	.word	0x08008459
 8008444:	0800848d 	.word	0x0800848d
 8008448:	080084c1 	.word	0x080084c1
 800844c:	080084f5 	.word	0x080084f5
 8008450:	08008529 	.word	0x08008529
 8008454:	0800855d 	.word	0x0800855d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800845e:	685b      	ldr	r3, [r3, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00b      	beq.n	800847c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	7c12      	ldrb	r2, [r2, #16]
 8008470:	f107 0108 	add.w	r1, r7, #8
 8008474:	4610      	mov	r0, r2
 8008476:	4798      	blx	r3
 8008478:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800847a:	e091      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800847c:	6839      	ldr	r1, [r7, #0]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 fab2 	bl	80089e8 <USBD_CtlError>
            err++;
 8008484:	7afb      	ldrb	r3, [r7, #11]
 8008486:	3301      	adds	r3, #1
 8008488:	72fb      	strb	r3, [r7, #11]
          break;
 800848a:	e089      	b.n	80085a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d00b      	beq.n	80084b0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	7c12      	ldrb	r2, [r2, #16]
 80084a4:	f107 0108 	add.w	r1, r7, #8
 80084a8:	4610      	mov	r0, r2
 80084aa:	4798      	blx	r3
 80084ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084ae:	e077      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084b0:	6839      	ldr	r1, [r7, #0]
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 fa98 	bl	80089e8 <USBD_CtlError>
            err++;
 80084b8:	7afb      	ldrb	r3, [r7, #11]
 80084ba:	3301      	adds	r3, #1
 80084bc:	72fb      	strb	r3, [r7, #11]
          break;
 80084be:	e06f      	b.n	80085a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00b      	beq.n	80084e4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	7c12      	ldrb	r2, [r2, #16]
 80084d8:	f107 0108 	add.w	r1, r7, #8
 80084dc:	4610      	mov	r0, r2
 80084de:	4798      	blx	r3
 80084e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084e2:	e05d      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fa7e 	bl	80089e8 <USBD_CtlError>
            err++;
 80084ec:	7afb      	ldrb	r3, [r7, #11]
 80084ee:	3301      	adds	r3, #1
 80084f0:	72fb      	strb	r3, [r7, #11]
          break;
 80084f2:	e055      	b.n	80085a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00b      	beq.n	8008518 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008506:	691b      	ldr	r3, [r3, #16]
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	7c12      	ldrb	r2, [r2, #16]
 800850c:	f107 0108 	add.w	r1, r7, #8
 8008510:	4610      	mov	r0, r2
 8008512:	4798      	blx	r3
 8008514:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008516:	e043      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fa64 	bl	80089e8 <USBD_CtlError>
            err++;
 8008520:	7afb      	ldrb	r3, [r7, #11]
 8008522:	3301      	adds	r3, #1
 8008524:	72fb      	strb	r3, [r7, #11]
          break;
 8008526:	e03b      	b.n	80085a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00b      	beq.n	800854c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800853a:	695b      	ldr	r3, [r3, #20]
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	7c12      	ldrb	r2, [r2, #16]
 8008540:	f107 0108 	add.w	r1, r7, #8
 8008544:	4610      	mov	r0, r2
 8008546:	4798      	blx	r3
 8008548:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800854a:	e029      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800854c:	6839      	ldr	r1, [r7, #0]
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 fa4a 	bl	80089e8 <USBD_CtlError>
            err++;
 8008554:	7afb      	ldrb	r3, [r7, #11]
 8008556:	3301      	adds	r3, #1
 8008558:	72fb      	strb	r3, [r7, #11]
          break;
 800855a:	e021      	b.n	80085a0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008562:	699b      	ldr	r3, [r3, #24]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00b      	beq.n	8008580 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800856e:	699b      	ldr	r3, [r3, #24]
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	7c12      	ldrb	r2, [r2, #16]
 8008574:	f107 0108 	add.w	r1, r7, #8
 8008578:	4610      	mov	r0, r2
 800857a:	4798      	blx	r3
 800857c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800857e:	e00f      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008580:	6839      	ldr	r1, [r7, #0]
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 fa30 	bl	80089e8 <USBD_CtlError>
            err++;
 8008588:	7afb      	ldrb	r3, [r7, #11]
 800858a:	3301      	adds	r3, #1
 800858c:	72fb      	strb	r3, [r7, #11]
          break;
 800858e:	e007      	b.n	80085a0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008590:	6839      	ldr	r1, [r7, #0]
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fa28 	bl	80089e8 <USBD_CtlError>
          err++;
 8008598:	7afb      	ldrb	r3, [r7, #11]
 800859a:	3301      	adds	r3, #1
 800859c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800859e:	bf00      	nop
      }
      break;
 80085a0:	e037      	b.n	8008612 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	7c1b      	ldrb	r3, [r3, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d109      	bne.n	80085be <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085b2:	f107 0208 	add.w	r2, r7, #8
 80085b6:	4610      	mov	r0, r2
 80085b8:	4798      	blx	r3
 80085ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085bc:	e029      	b.n	8008612 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80085be:	6839      	ldr	r1, [r7, #0]
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 fa11 	bl	80089e8 <USBD_CtlError>
        err++;
 80085c6:	7afb      	ldrb	r3, [r7, #11]
 80085c8:	3301      	adds	r3, #1
 80085ca:	72fb      	strb	r3, [r7, #11]
      break;
 80085cc:	e021      	b.n	8008612 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	7c1b      	ldrb	r3, [r3, #16]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d10d      	bne.n	80085f2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085de:	f107 0208 	add.w	r2, r7, #8
 80085e2:	4610      	mov	r0, r2
 80085e4:	4798      	blx	r3
 80085e6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	3301      	adds	r3, #1
 80085ec:	2207      	movs	r2, #7
 80085ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085f0:	e00f      	b.n	8008612 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80085f2:	6839      	ldr	r1, [r7, #0]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f9f7 	bl	80089e8 <USBD_CtlError>
        err++;
 80085fa:	7afb      	ldrb	r3, [r7, #11]
 80085fc:	3301      	adds	r3, #1
 80085fe:	72fb      	strb	r3, [r7, #11]
      break;
 8008600:	e007      	b.n	8008612 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008602:	6839      	ldr	r1, [r7, #0]
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f9ef 	bl	80089e8 <USBD_CtlError>
      err++;
 800860a:	7afb      	ldrb	r3, [r7, #11]
 800860c:	3301      	adds	r3, #1
 800860e:	72fb      	strb	r3, [r7, #11]
      break;
 8008610:	bf00      	nop
  }

  if (err != 0U)
 8008612:	7afb      	ldrb	r3, [r7, #11]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d11e      	bne.n	8008656 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	88db      	ldrh	r3, [r3, #6]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d016      	beq.n	800864e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008620:	893b      	ldrh	r3, [r7, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d00e      	beq.n	8008644 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	88da      	ldrh	r2, [r3, #6]
 800862a:	893b      	ldrh	r3, [r7, #8]
 800862c:	4293      	cmp	r3, r2
 800862e:	bf28      	it	cs
 8008630:	4613      	movcs	r3, r2
 8008632:	b29b      	uxth	r3, r3
 8008634:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008636:	893b      	ldrh	r3, [r7, #8]
 8008638:	461a      	mov	r2, r3
 800863a:	68f9      	ldr	r1, [r7, #12]
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fa44 	bl	8008aca <USBD_CtlSendData>
 8008642:	e009      	b.n	8008658 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008644:	6839      	ldr	r1, [r7, #0]
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f9ce 	bl	80089e8 <USBD_CtlError>
 800864c:	e004      	b.n	8008658 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fa95 	bl	8008b7e <USBD_CtlSendStatus>
 8008654:	e000      	b.n	8008658 <USBD_GetDescriptor+0x320>
    return;
 8008656:	bf00      	nop
  }
}
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop

08008660 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b084      	sub	sp, #16
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	889b      	ldrh	r3, [r3, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d131      	bne.n	80086d6 <USBD_SetAddress+0x76>
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	88db      	ldrh	r3, [r3, #6]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d12d      	bne.n	80086d6 <USBD_SetAddress+0x76>
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	885b      	ldrh	r3, [r3, #2]
 800867e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008680:	d829      	bhi.n	80086d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	885b      	ldrh	r3, [r3, #2]
 8008686:	b2db      	uxtb	r3, r3
 8008688:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800868c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008694:	b2db      	uxtb	r3, r3
 8008696:	2b03      	cmp	r3, #3
 8008698:	d104      	bne.n	80086a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800869a:	6839      	ldr	r1, [r7, #0]
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f000 f9a3 	bl	80089e8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086a2:	e01d      	b.n	80086e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	7bfa      	ldrb	r2, [r7, #15]
 80086a8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80086ac:	7bfb      	ldrb	r3, [r7, #15]
 80086ae:	4619      	mov	r1, r3
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fea1 	bl	80093f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 fa61 	bl	8008b7e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80086bc:	7bfb      	ldrb	r3, [r7, #15]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d004      	beq.n	80086cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2202      	movs	r2, #2
 80086c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086ca:	e009      	b.n	80086e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086d4:	e004      	b.n	80086e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80086d6:	6839      	ldr	r1, [r7, #0]
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 f985 	bl	80089e8 <USBD_CtlError>
  }
}
 80086de:	bf00      	nop
 80086e0:	bf00      	nop
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	885b      	ldrh	r3, [r3, #2]
 80086fa:	b2da      	uxtb	r2, r3
 80086fc:	4b4c      	ldr	r3, [pc, #304]	@ (8008830 <USBD_SetConfig+0x148>)
 80086fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008700:	4b4b      	ldr	r3, [pc, #300]	@ (8008830 <USBD_SetConfig+0x148>)
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	2b01      	cmp	r3, #1
 8008706:	d905      	bls.n	8008714 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008708:	6839      	ldr	r1, [r7, #0]
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f96c 	bl	80089e8 <USBD_CtlError>
    return USBD_FAIL;
 8008710:	2303      	movs	r3, #3
 8008712:	e088      	b.n	8008826 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800871a:	b2db      	uxtb	r3, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d002      	beq.n	8008726 <USBD_SetConfig+0x3e>
 8008720:	2b03      	cmp	r3, #3
 8008722:	d025      	beq.n	8008770 <USBD_SetConfig+0x88>
 8008724:	e071      	b.n	800880a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008726:	4b42      	ldr	r3, [pc, #264]	@ (8008830 <USBD_SetConfig+0x148>)
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d01c      	beq.n	8008768 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800872e:	4b40      	ldr	r3, [pc, #256]	@ (8008830 <USBD_SetConfig+0x148>)
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	461a      	mov	r2, r3
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008738:	4b3d      	ldr	r3, [pc, #244]	@ (8008830 <USBD_SetConfig+0x148>)
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f7ff f990 	bl	8007a64 <USBD_SetClassConfig>
 8008744:	4603      	mov	r3, r0
 8008746:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008748:	7bfb      	ldrb	r3, [r7, #15]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d004      	beq.n	8008758 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800874e:	6839      	ldr	r1, [r7, #0]
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 f949 	bl	80089e8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008756:	e065      	b.n	8008824 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fa10 	bl	8008b7e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2203      	movs	r2, #3
 8008762:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008766:	e05d      	b.n	8008824 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 fa08 	bl	8008b7e <USBD_CtlSendStatus>
      break;
 800876e:	e059      	b.n	8008824 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008770:	4b2f      	ldr	r3, [pc, #188]	@ (8008830 <USBD_SetConfig+0x148>)
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d112      	bne.n	800879e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2202      	movs	r2, #2
 800877c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008780:	4b2b      	ldr	r3, [pc, #172]	@ (8008830 <USBD_SetConfig+0x148>)
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	461a      	mov	r2, r3
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800878a:	4b29      	ldr	r3, [pc, #164]	@ (8008830 <USBD_SetConfig+0x148>)
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	4619      	mov	r1, r3
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f7ff f983 	bl	8007a9c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 f9f1 	bl	8008b7e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800879c:	e042      	b.n	8008824 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800879e:	4b24      	ldr	r3, [pc, #144]	@ (8008830 <USBD_SetConfig+0x148>)
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	461a      	mov	r2, r3
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d02a      	beq.n	8008802 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f7ff f971 	bl	8007a9c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80087ba:	4b1d      	ldr	r3, [pc, #116]	@ (8008830 <USBD_SetConfig+0x148>)
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80087c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008830 <USBD_SetConfig+0x148>)
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	4619      	mov	r1, r3
 80087ca:	6878      	ldr	r0, [r7, #4]
 80087cc:	f7ff f94a 	bl	8007a64 <USBD_SetClassConfig>
 80087d0:	4603      	mov	r3, r0
 80087d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80087d4:	7bfb      	ldrb	r3, [r7, #15]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00f      	beq.n	80087fa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 f903 	bl	80089e8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7ff f956 	bl	8007a9c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2202      	movs	r2, #2
 80087f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80087f8:	e014      	b.n	8008824 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f9bf 	bl	8008b7e <USBD_CtlSendStatus>
      break;
 8008800:	e010      	b.n	8008824 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 f9bb 	bl	8008b7e <USBD_CtlSendStatus>
      break;
 8008808:	e00c      	b.n	8008824 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 f8eb 	bl	80089e8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008812:	4b07      	ldr	r3, [pc, #28]	@ (8008830 <USBD_SetConfig+0x148>)
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f7ff f93f 	bl	8007a9c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800881e:	2303      	movs	r3, #3
 8008820:	73fb      	strb	r3, [r7, #15]
      break;
 8008822:	bf00      	nop
  }

  return ret;
 8008824:	7bfb      	ldrb	r3, [r7, #15]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	200002ec 	.word	0x200002ec

08008834 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	88db      	ldrh	r3, [r3, #6]
 8008842:	2b01      	cmp	r3, #1
 8008844:	d004      	beq.n	8008850 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008846:	6839      	ldr	r1, [r7, #0]
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f8cd 	bl	80089e8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800884e:	e023      	b.n	8008898 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008856:	b2db      	uxtb	r3, r3
 8008858:	2b02      	cmp	r3, #2
 800885a:	dc02      	bgt.n	8008862 <USBD_GetConfig+0x2e>
 800885c:	2b00      	cmp	r3, #0
 800885e:	dc03      	bgt.n	8008868 <USBD_GetConfig+0x34>
 8008860:	e015      	b.n	800888e <USBD_GetConfig+0x5a>
 8008862:	2b03      	cmp	r3, #3
 8008864:	d00b      	beq.n	800887e <USBD_GetConfig+0x4a>
 8008866:	e012      	b.n	800888e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	3308      	adds	r3, #8
 8008872:	2201      	movs	r2, #1
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f927 	bl	8008aca <USBD_CtlSendData>
        break;
 800887c:	e00c      	b.n	8008898 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	3304      	adds	r3, #4
 8008882:	2201      	movs	r2, #1
 8008884:	4619      	mov	r1, r3
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f000 f91f 	bl	8008aca <USBD_CtlSendData>
        break;
 800888c:	e004      	b.n	8008898 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800888e:	6839      	ldr	r1, [r7, #0]
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f8a9 	bl	80089e8 <USBD_CtlError>
        break;
 8008896:	bf00      	nop
}
 8008898:	bf00      	nop
 800889a:	3708      	adds	r7, #8
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
 80088a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	2b02      	cmp	r3, #2
 80088b6:	d81e      	bhi.n	80088f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	88db      	ldrh	r3, [r3, #6]
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d004      	beq.n	80088ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80088c0:	6839      	ldr	r1, [r7, #0]
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f890 	bl	80089e8 <USBD_CtlError>
        break;
 80088c8:	e01a      	b.n	8008900 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2201      	movs	r2, #1
 80088ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d005      	beq.n	80088e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	f043 0202 	orr.w	r2, r3, #2
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	330c      	adds	r3, #12
 80088ea:	2202      	movs	r2, #2
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f8eb 	bl	8008aca <USBD_CtlSendData>
      break;
 80088f4:	e004      	b.n	8008900 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80088f6:	6839      	ldr	r1, [r7, #0]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 f875 	bl	80089e8 <USBD_CtlError>
      break;
 80088fe:	bf00      	nop
  }
}
 8008900:	bf00      	nop
 8008902:	3708      	adds	r7, #8
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b082      	sub	sp, #8
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
 8008910:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	885b      	ldrh	r3, [r3, #2]
 8008916:	2b01      	cmp	r3, #1
 8008918:	d106      	bne.n	8008928 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f92b 	bl	8008b7e <USBD_CtlSendStatus>
  }
}
 8008928:	bf00      	nop
 800892a:	3708      	adds	r7, #8
 800892c:	46bd      	mov	sp, r7
 800892e:	bd80      	pop	{r7, pc}

08008930 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b082      	sub	sp, #8
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008940:	b2db      	uxtb	r3, r3
 8008942:	3b01      	subs	r3, #1
 8008944:	2b02      	cmp	r3, #2
 8008946:	d80b      	bhi.n	8008960 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	885b      	ldrh	r3, [r3, #2]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d10c      	bne.n	800896a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 f910 	bl	8008b7e <USBD_CtlSendStatus>
      }
      break;
 800895e:	e004      	b.n	800896a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008960:	6839      	ldr	r1, [r7, #0]
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f840 	bl	80089e8 <USBD_CtlError>
      break;
 8008968:	e000      	b.n	800896c <USBD_ClrFeature+0x3c>
      break;
 800896a:	bf00      	nop
  }
}
 800896c:	bf00      	nop
 800896e:	3708      	adds	r7, #8
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
 800897c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	781a      	ldrb	r2, [r3, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	3301      	adds	r3, #1
 800898e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	3301      	adds	r3, #1
 800899c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800899e:	68f8      	ldr	r0, [r7, #12]
 80089a0:	f7ff fa90 	bl	8007ec4 <SWAPBYTE>
 80089a4:	4603      	mov	r3, r0
 80089a6:	461a      	mov	r2, r3
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	3301      	adds	r3, #1
 80089b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	3301      	adds	r3, #1
 80089b6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80089b8:	68f8      	ldr	r0, [r7, #12]
 80089ba:	f7ff fa83 	bl	8007ec4 <SWAPBYTE>
 80089be:	4603      	mov	r3, r0
 80089c0:	461a      	mov	r2, r3
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	3301      	adds	r3, #1
 80089ca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3301      	adds	r3, #1
 80089d0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f7ff fa76 	bl	8007ec4 <SWAPBYTE>
 80089d8:	4603      	mov	r3, r0
 80089da:	461a      	mov	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	80da      	strh	r2, [r3, #6]
}
 80089e0:	bf00      	nop
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80089f2:	2180      	movs	r1, #128	@ 0x80
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 fc95 	bl	8009324 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80089fa:	2100      	movs	r1, #0
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 fc91 	bl	8009324 <USBD_LL_StallEP>
}
 8008a02:	bf00      	nop
 8008a04:	3708      	adds	r7, #8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b086      	sub	sp, #24
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	60f8      	str	r0, [r7, #12]
 8008a12:	60b9      	str	r1, [r7, #8]
 8008a14:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008a16:	2300      	movs	r3, #0
 8008a18:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d036      	beq.n	8008a8e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008a24:	6938      	ldr	r0, [r7, #16]
 8008a26:	f000 f836 	bl	8008a96 <USBD_GetLen>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	005b      	lsls	r3, r3, #1
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008a38:	7dfb      	ldrb	r3, [r7, #23]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	687a      	ldr	r2, [r7, #4]
 8008a40:	7812      	ldrb	r2, [r2, #0]
 8008a42:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a44:	7dfb      	ldrb	r3, [r7, #23]
 8008a46:	3301      	adds	r3, #1
 8008a48:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008a4a:	7dfb      	ldrb	r3, [r7, #23]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	4413      	add	r3, r2
 8008a50:	2203      	movs	r2, #3
 8008a52:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a54:	7dfb      	ldrb	r3, [r7, #23]
 8008a56:	3301      	adds	r3, #1
 8008a58:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008a5a:	e013      	b.n	8008a84 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008a5c:	7dfb      	ldrb	r3, [r7, #23]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	4413      	add	r3, r2
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	7812      	ldrb	r2, [r2, #0]
 8008a66:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	613b      	str	r3, [r7, #16]
    idx++;
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	3301      	adds	r3, #1
 8008a72:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008a74:	7dfb      	ldrb	r3, [r7, #23]
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	4413      	add	r3, r2
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	701a      	strb	r2, [r3, #0]
    idx++;
 8008a7e:	7dfb      	ldrb	r3, [r7, #23]
 8008a80:	3301      	adds	r3, #1
 8008a82:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	781b      	ldrb	r3, [r3, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1e7      	bne.n	8008a5c <USBD_GetString+0x52>
 8008a8c:	e000      	b.n	8008a90 <USBD_GetString+0x86>
    return;
 8008a8e:	bf00      	nop
  }
}
 8008a90:	3718      	adds	r7, #24
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a96:	b480      	push	{r7}
 8008a98:	b085      	sub	sp, #20
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008aa6:	e005      	b.n	8008ab4 <USBD_GetLen+0x1e>
  {
    len++;
 8008aa8:	7bfb      	ldrb	r3, [r7, #15]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d1f5      	bne.n	8008aa8 <USBD_GetLen+0x12>
  }

  return len;
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3714      	adds	r7, #20
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr

08008aca <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b084      	sub	sp, #16
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	60b9      	str	r1, [r7, #8]
 8008ad4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	2202      	movs	r2, #2
 8008ada:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	2100      	movs	r1, #0
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f000 fca0 	bl	8009436 <USBD_LL_Transmit>

  return USBD_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3710      	adds	r7, #16
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	2100      	movs	r1, #0
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f000 fc8f 	bl	8009436 <USBD_LL_Transmit>

  return USBD_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b084      	sub	sp, #16
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	60f8      	str	r0, [r7, #12]
 8008b2a:	60b9      	str	r1, [r7, #8]
 8008b2c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	2203      	movs	r2, #3
 8008b32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	687a      	ldr	r2, [r7, #4]
 8008b42:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	68f8      	ldr	r0, [r7, #12]
 8008b4e:	f000 fc93 	bl	8009478 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b52:	2300      	movs	r3, #0
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}

08008b5c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b084      	sub	sp, #16
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	60f8      	str	r0, [r7, #12]
 8008b64:	60b9      	str	r1, [r7, #8]
 8008b66:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f000 fc82 	bl	8009478 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b082      	sub	sp, #8
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2204      	movs	r2, #4
 8008b8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008b8e:	2300      	movs	r3, #0
 8008b90:	2200      	movs	r2, #0
 8008b92:	2100      	movs	r1, #0
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fc4e 	bl	8009436 <USBD_LL_Transmit>

  return USBD_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3708      	adds	r7, #8
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2205      	movs	r2, #5
 8008bb0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	2100      	movs	r1, #0
 8008bba:	6878      	ldr	r0, [r7, #4]
 8008bbc:	f000 fc5c 	bl	8009478 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3708      	adds	r7, #8
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
	...

08008bcc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	4912      	ldr	r1, [pc, #72]	@ (8008c1c <MX_USB_Device_Init+0x50>)
 8008bd4:	4812      	ldr	r0, [pc, #72]	@ (8008c20 <MX_USB_Device_Init+0x54>)
 8008bd6:	f7fe fed7 	bl	8007988 <USBD_Init>
 8008bda:	4603      	mov	r3, r0
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8008be0:	f7f7 ff18 	bl	8000a14 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8008be4:	490f      	ldr	r1, [pc, #60]	@ (8008c24 <MX_USB_Device_Init+0x58>)
 8008be6:	480e      	ldr	r0, [pc, #56]	@ (8008c20 <MX_USB_Device_Init+0x54>)
 8008be8:	f7fe fefe 	bl	80079e8 <USBD_RegisterClass>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d001      	beq.n	8008bf6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8008bf2:	f7f7 ff0f 	bl	8000a14 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8008bf6:	490c      	ldr	r1, [pc, #48]	@ (8008c28 <MX_USB_Device_Init+0x5c>)
 8008bf8:	4809      	ldr	r0, [pc, #36]	@ (8008c20 <MX_USB_Device_Init+0x54>)
 8008bfa:	f7fe fe1f 	bl	800783c <USBD_CDC_RegisterInterface>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d001      	beq.n	8008c08 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8008c04:	f7f7 ff06 	bl	8000a14 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8008c08:	4805      	ldr	r0, [pc, #20]	@ (8008c20 <MX_USB_Device_Init+0x54>)
 8008c0a:	f7fe ff14 	bl	8007a36 <USBD_Start>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8008c14:	f7f7 fefe 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8008c18:	bf00      	nop
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20000130 	.word	0x20000130
 8008c20:	200002f0 	.word	0x200002f0
 8008c24:	20000018 	.word	0x20000018
 8008c28:	2000011c 	.word	0x2000011c

08008c2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008c30:	2200      	movs	r2, #0
 8008c32:	4905      	ldr	r1, [pc, #20]	@ (8008c48 <CDC_Init_FS+0x1c>)
 8008c34:	4805      	ldr	r0, [pc, #20]	@ (8008c4c <CDC_Init_FS+0x20>)
 8008c36:	f7fe fe16 	bl	8007866 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008c3a:	4905      	ldr	r1, [pc, #20]	@ (8008c50 <CDC_Init_FS+0x24>)
 8008c3c:	4803      	ldr	r0, [pc, #12]	@ (8008c4c <CDC_Init_FS+0x20>)
 8008c3e:	f7fe fe30 	bl	80078a2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008c42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	bd80      	pop	{r7, pc}
 8008c48:	20000dc0 	.word	0x20000dc0
 8008c4c:	200002f0 	.word	0x200002f0
 8008c50:	200005c0 	.word	0x200005c0

08008c54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008c54:	b480      	push	{r7}
 8008c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008c58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c62:	4770      	bx	lr

08008c64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	6039      	str	r1, [r7, #0]
 8008c6e:	71fb      	strb	r3, [r7, #7]
 8008c70:	4613      	mov	r3, r2
 8008c72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008c74:	79fb      	ldrb	r3, [r7, #7]
 8008c76:	2b23      	cmp	r3, #35	@ 0x23
 8008c78:	d84a      	bhi.n	8008d10 <CDC_Control_FS+0xac>
 8008c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c80 <CDC_Control_FS+0x1c>)
 8008c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c80:	08008d11 	.word	0x08008d11
 8008c84:	08008d11 	.word	0x08008d11
 8008c88:	08008d11 	.word	0x08008d11
 8008c8c:	08008d11 	.word	0x08008d11
 8008c90:	08008d11 	.word	0x08008d11
 8008c94:	08008d11 	.word	0x08008d11
 8008c98:	08008d11 	.word	0x08008d11
 8008c9c:	08008d11 	.word	0x08008d11
 8008ca0:	08008d11 	.word	0x08008d11
 8008ca4:	08008d11 	.word	0x08008d11
 8008ca8:	08008d11 	.word	0x08008d11
 8008cac:	08008d11 	.word	0x08008d11
 8008cb0:	08008d11 	.word	0x08008d11
 8008cb4:	08008d11 	.word	0x08008d11
 8008cb8:	08008d11 	.word	0x08008d11
 8008cbc:	08008d11 	.word	0x08008d11
 8008cc0:	08008d11 	.word	0x08008d11
 8008cc4:	08008d11 	.word	0x08008d11
 8008cc8:	08008d11 	.word	0x08008d11
 8008ccc:	08008d11 	.word	0x08008d11
 8008cd0:	08008d11 	.word	0x08008d11
 8008cd4:	08008d11 	.word	0x08008d11
 8008cd8:	08008d11 	.word	0x08008d11
 8008cdc:	08008d11 	.word	0x08008d11
 8008ce0:	08008d11 	.word	0x08008d11
 8008ce4:	08008d11 	.word	0x08008d11
 8008ce8:	08008d11 	.word	0x08008d11
 8008cec:	08008d11 	.word	0x08008d11
 8008cf0:	08008d11 	.word	0x08008d11
 8008cf4:	08008d11 	.word	0x08008d11
 8008cf8:	08008d11 	.word	0x08008d11
 8008cfc:	08008d11 	.word	0x08008d11
 8008d00:	08008d11 	.word	0x08008d11
 8008d04:	08008d11 	.word	0x08008d11
 8008d08:	08008d11 	.word	0x08008d11
 8008d0c:	08008d11 	.word	0x08008d11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008d10:	bf00      	nop
  }

  return (USBD_OK);
 8008d12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	370c      	adds	r7, #12
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1e:	4770      	bx	lr

08008d20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008d2a:	6879      	ldr	r1, [r7, #4]
 8008d2c:	4805      	ldr	r0, [pc, #20]	@ (8008d44 <CDC_Receive_FS+0x24>)
 8008d2e:	f7fe fdb8 	bl	80078a2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008d32:	4804      	ldr	r0, [pc, #16]	@ (8008d44 <CDC_Receive_FS+0x24>)
 8008d34:	f7fe fdfe 	bl	8007934 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008d38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3708      	adds	r7, #8
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	200002f0 	.word	0x200002f0

08008d48 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b084      	sub	sp, #16
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008d54:	2300      	movs	r3, #0
 8008d56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008d58:	4b0d      	ldr	r3, [pc, #52]	@ (8008d90 <CDC_Transmit_FS+0x48>)
 8008d5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d5e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e00b      	b.n	8008d86 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008d6e:	887b      	ldrh	r3, [r7, #2]
 8008d70:	461a      	mov	r2, r3
 8008d72:	6879      	ldr	r1, [r7, #4]
 8008d74:	4806      	ldr	r0, [pc, #24]	@ (8008d90 <CDC_Transmit_FS+0x48>)
 8008d76:	f7fe fd76 	bl	8007866 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008d7a:	4805      	ldr	r0, [pc, #20]	@ (8008d90 <CDC_Transmit_FS+0x48>)
 8008d7c:	f7fe fdaa 	bl	80078d4 <USBD_CDC_TransmitPacket>
 8008d80:	4603      	mov	r3, r0
 8008d82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3710      	adds	r7, #16
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	200002f0 	.word	0x200002f0

08008d94 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b087      	sub	sp, #28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008da2:	2300      	movs	r3, #0
 8008da4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008da6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008daa:	4618      	mov	r0, r3
 8008dac:	371c      	adds	r7, #28
 8008dae:	46bd      	mov	sp, r7
 8008db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db4:	4770      	bx	lr
	...

08008db8 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b083      	sub	sp, #12
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	6039      	str	r1, [r7, #0]
 8008dc2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2212      	movs	r2, #18
 8008dc8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8008dca:	4b03      	ldr	r3, [pc, #12]	@ (8008dd8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	20000150 	.word	0x20000150

08008ddc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	4603      	mov	r3, r0
 8008de4:	6039      	str	r1, [r7, #0]
 8008de6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2204      	movs	r2, #4
 8008dec:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008dee:	4b03      	ldr	r3, [pc, #12]	@ (8008dfc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	20000164 	.word	0x20000164

08008e00 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	4603      	mov	r3, r0
 8008e08:	6039      	str	r1, [r7, #0]
 8008e0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e0c:	79fb      	ldrb	r3, [r7, #7]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d105      	bne.n	8008e1e <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	4907      	ldr	r1, [pc, #28]	@ (8008e34 <USBD_CDC_ProductStrDescriptor+0x34>)
 8008e16:	4808      	ldr	r0, [pc, #32]	@ (8008e38 <USBD_CDC_ProductStrDescriptor+0x38>)
 8008e18:	f7ff fdf7 	bl	8008a0a <USBD_GetString>
 8008e1c:	e004      	b.n	8008e28 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	4904      	ldr	r1, [pc, #16]	@ (8008e34 <USBD_CDC_ProductStrDescriptor+0x34>)
 8008e22:	4805      	ldr	r0, [pc, #20]	@ (8008e38 <USBD_CDC_ProductStrDescriptor+0x38>)
 8008e24:	f7ff fdf1 	bl	8008a0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008e28:	4b02      	ldr	r3, [pc, #8]	@ (8008e34 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3708      	adds	r7, #8
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	200015c0 	.word	0x200015c0
 8008e38:	08009ff8 	.word	0x08009ff8

08008e3c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	4603      	mov	r3, r0
 8008e44:	6039      	str	r1, [r7, #0]
 8008e46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008e48:	683a      	ldr	r2, [r7, #0]
 8008e4a:	4904      	ldr	r1, [pc, #16]	@ (8008e5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8008e4c:	4804      	ldr	r0, [pc, #16]	@ (8008e60 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8008e4e:	f7ff fddc 	bl	8008a0a <USBD_GetString>
  return USBD_StrDesc;
 8008e52:	4b02      	ldr	r3, [pc, #8]	@ (8008e5c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3708      	adds	r7, #8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}
 8008e5c:	200015c0 	.word	0x200015c0
 8008e60:	0800a010 	.word	0x0800a010

08008e64 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	6039      	str	r1, [r7, #0]
 8008e6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	221a      	movs	r2, #26
 8008e74:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008e76:	f000 f843 	bl	8008f00 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8008e7a:	4b02      	ldr	r3, [pc, #8]	@ (8008e84 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3708      	adds	r7, #8
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	20000168 	.word	0x20000168

08008e88 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	4603      	mov	r3, r0
 8008e90:	6039      	str	r1, [r7, #0]
 8008e92:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008e94:	79fb      	ldrb	r3, [r7, #7]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d105      	bne.n	8008ea6 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008e9a:	683a      	ldr	r2, [r7, #0]
 8008e9c:	4907      	ldr	r1, [pc, #28]	@ (8008ebc <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008e9e:	4808      	ldr	r0, [pc, #32]	@ (8008ec0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008ea0:	f7ff fdb3 	bl	8008a0a <USBD_GetString>
 8008ea4:	e004      	b.n	8008eb0 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8008ea6:	683a      	ldr	r2, [r7, #0]
 8008ea8:	4904      	ldr	r1, [pc, #16]	@ (8008ebc <USBD_CDC_ConfigStrDescriptor+0x34>)
 8008eaa:	4805      	ldr	r0, [pc, #20]	@ (8008ec0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8008eac:	f7ff fdad 	bl	8008a0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008eb0:	4b02      	ldr	r3, [pc, #8]	@ (8008ebc <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3708      	adds	r7, #8
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	200015c0 	.word	0x200015c0
 8008ec0:	0800a024 	.word	0x0800a024

08008ec4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	4603      	mov	r3, r0
 8008ecc:	6039      	str	r1, [r7, #0]
 8008ece:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ed0:	79fb      	ldrb	r3, [r7, #7]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d105      	bne.n	8008ee2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008ed6:	683a      	ldr	r2, [r7, #0]
 8008ed8:	4907      	ldr	r1, [pc, #28]	@ (8008ef8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8008eda:	4808      	ldr	r0, [pc, #32]	@ (8008efc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008edc:	f7ff fd95 	bl	8008a0a <USBD_GetString>
 8008ee0:	e004      	b.n	8008eec <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8008ee2:	683a      	ldr	r2, [r7, #0]
 8008ee4:	4904      	ldr	r1, [pc, #16]	@ (8008ef8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8008ee6:	4805      	ldr	r0, [pc, #20]	@ (8008efc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8008ee8:	f7ff fd8f 	bl	8008a0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8008eec:	4b02      	ldr	r3, [pc, #8]	@ (8008ef8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	200015c0 	.word	0x200015c0
 8008efc:	0800a030 	.word	0x0800a030

08008f00 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008f06:	4b0f      	ldr	r3, [pc, #60]	@ (8008f44 <Get_SerialNum+0x44>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f48 <Get_SerialNum+0x48>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008f12:	4b0e      	ldr	r3, [pc, #56]	@ (8008f4c <Get_SerialNum+0x4c>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d009      	beq.n	8008f3a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008f26:	2208      	movs	r2, #8
 8008f28:	4909      	ldr	r1, [pc, #36]	@ (8008f50 <Get_SerialNum+0x50>)
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f000 f814 	bl	8008f58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008f30:	2204      	movs	r2, #4
 8008f32:	4908      	ldr	r1, [pc, #32]	@ (8008f54 <Get_SerialNum+0x54>)
 8008f34:	68b8      	ldr	r0, [r7, #8]
 8008f36:	f000 f80f 	bl	8008f58 <IntToUnicode>
  }
}
 8008f3a:	bf00      	nop
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	1fff7590 	.word	0x1fff7590
 8008f48:	1fff7594 	.word	0x1fff7594
 8008f4c:	1fff7598 	.word	0x1fff7598
 8008f50:	2000016a 	.word	0x2000016a
 8008f54:	2000017a 	.word	0x2000017a

08008f58 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b087      	sub	sp, #28
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	4613      	mov	r3, r2
 8008f64:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008f66:	2300      	movs	r3, #0
 8008f68:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	75fb      	strb	r3, [r7, #23]
 8008f6e:	e027      	b.n	8008fc0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	0f1b      	lsrs	r3, r3, #28
 8008f74:	2b09      	cmp	r3, #9
 8008f76:	d80b      	bhi.n	8008f90 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	0f1b      	lsrs	r3, r3, #28
 8008f7c:	b2da      	uxtb	r2, r3
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
 8008f80:	005b      	lsls	r3, r3, #1
 8008f82:	4619      	mov	r1, r3
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	440b      	add	r3, r1
 8008f88:	3230      	adds	r2, #48	@ 0x30
 8008f8a:	b2d2      	uxtb	r2, r2
 8008f8c:	701a      	strb	r2, [r3, #0]
 8008f8e:	e00a      	b.n	8008fa6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	0f1b      	lsrs	r3, r3, #28
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	7dfb      	ldrb	r3, [r7, #23]
 8008f98:	005b      	lsls	r3, r3, #1
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	440b      	add	r3, r1
 8008fa0:	3237      	adds	r2, #55	@ 0x37
 8008fa2:	b2d2      	uxtb	r2, r2
 8008fa4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	011b      	lsls	r3, r3, #4
 8008faa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008fac:	7dfb      	ldrb	r3, [r7, #23]
 8008fae:	005b      	lsls	r3, r3, #1
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	68ba      	ldr	r2, [r7, #8]
 8008fb4:	4413      	add	r3, r2
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008fba:	7dfb      	ldrb	r3, [r7, #23]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	75fb      	strb	r3, [r7, #23]
 8008fc0:	7dfa      	ldrb	r2, [r7, #23]
 8008fc2:	79fb      	ldrb	r3, [r7, #7]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d3d3      	bcc.n	8008f70 <IntToUnicode+0x18>
  }
}
 8008fc8:	bf00      	nop
 8008fca:	bf00      	nop
 8008fcc:	371c      	adds	r7, #28
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
	...

08008fd8 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b098      	sub	sp, #96	@ 0x60
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008fe0:	f107 030c 	add.w	r3, r7, #12
 8008fe4:	2254      	movs	r2, #84	@ 0x54
 8008fe6:	2100      	movs	r1, #0
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f000 fb2f 	bl	800964c <memset>
  if(pcdHandle->Instance==USB)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a15      	ldr	r2, [pc, #84]	@ (8009048 <HAL_PCD_MspInit+0x70>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d123      	bne.n	8009040 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008ff8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008ffc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8008ffe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009002:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009004:	f107 030c 	add.w	r3, r7, #12
 8009008:	4618      	mov	r0, r3
 800900a:	f7fb fa45 	bl	8004498 <HAL_RCCEx_PeriphCLKConfig>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8009014:	f7f7 fcfe 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009018:	4b0c      	ldr	r3, [pc, #48]	@ (800904c <HAL_PCD_MspInit+0x74>)
 800901a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800901c:	4a0b      	ldr	r2, [pc, #44]	@ (800904c <HAL_PCD_MspInit+0x74>)
 800901e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009022:	6593      	str	r3, [r2, #88]	@ 0x58
 8009024:	4b09      	ldr	r3, [pc, #36]	@ (800904c <HAL_PCD_MspInit+0x74>)
 8009026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009028:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800902c:	60bb      	str	r3, [r7, #8]
 800902e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009030:	2200      	movs	r2, #0
 8009032:	2100      	movs	r1, #0
 8009034:	2014      	movs	r0, #20
 8009036:	f7f7 ffe2 	bl	8000ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800903a:	2014      	movs	r0, #20
 800903c:	f7f7 fff9 	bl	8001032 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009040:	bf00      	nop
 8009042:	3760      	adds	r7, #96	@ 0x60
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	40005c00 	.word	0x40005c00
 800904c:	40021000 	.word	0x40021000

08009050 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b082      	sub	sp, #8
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009064:	4619      	mov	r1, r3
 8009066:	4610      	mov	r0, r2
 8009068:	f7fe fd30 	bl	8007acc <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800906c:	bf00      	nop
 800906e:	3708      	adds	r7, #8
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	460b      	mov	r3, r1
 800907e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009086:	78fa      	ldrb	r2, [r7, #3]
 8009088:	6879      	ldr	r1, [r7, #4]
 800908a:	4613      	mov	r3, r2
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	4413      	add	r3, r2
 8009090:	00db      	lsls	r3, r3, #3
 8009092:	440b      	add	r3, r1
 8009094:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	78fb      	ldrb	r3, [r7, #3]
 800909c:	4619      	mov	r1, r3
 800909e:	f7fe fd6a 	bl	8007b76 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80090a2:	bf00      	nop
 80090a4:	3708      	adds	r7, #8
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}

080090aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090aa:	b580      	push	{r7, lr}
 80090ac:	b082      	sub	sp, #8
 80090ae:	af00      	add	r7, sp, #0
 80090b0:	6078      	str	r0, [r7, #4]
 80090b2:	460b      	mov	r3, r1
 80090b4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80090bc:	78fa      	ldrb	r2, [r7, #3]
 80090be:	6879      	ldr	r1, [r7, #4]
 80090c0:	4613      	mov	r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	4413      	add	r3, r2
 80090c6:	00db      	lsls	r3, r3, #3
 80090c8:	440b      	add	r3, r1
 80090ca:	3324      	adds	r3, #36	@ 0x24
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	4619      	mov	r1, r3
 80090d2:	f7fe fdb3 	bl	8007c3c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80090d6:	bf00      	nop
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}

080090de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090de:	b580      	push	{r7, lr}
 80090e0:	b082      	sub	sp, #8
 80090e2:	af00      	add	r7, sp, #0
 80090e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fe fec7 	bl	8007e80 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80090f2:	bf00      	nop
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b084      	sub	sp, #16
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009102:	2301      	movs	r3, #1
 8009104:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	795b      	ldrb	r3, [r3, #5]
 800910a:	2b02      	cmp	r3, #2
 800910c:	d001      	beq.n	8009112 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800910e:	f7f7 fc81 	bl	8000a14 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009118:	7bfa      	ldrb	r2, [r7, #15]
 800911a:	4611      	mov	r1, r2
 800911c:	4618      	mov	r0, r3
 800911e:	f7fe fe71 	bl	8007e04 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009128:	4618      	mov	r0, r3
 800912a:	f7fe fe1d 	bl	8007d68 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800912e:	bf00      	nop
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
	...

08009138 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009146:	4618      	mov	r0, r3
 8009148:	f7fe fe6c 	bl	8007e24 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	7a5b      	ldrb	r3, [r3, #9]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d005      	beq.n	8009160 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009154:	4b04      	ldr	r3, [pc, #16]	@ (8009168 <HAL_PCD_SuspendCallback+0x30>)
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	4a03      	ldr	r2, [pc, #12]	@ (8009168 <HAL_PCD_SuspendCallback+0x30>)
 800915a:	f043 0306 	orr.w	r3, r3, #6
 800915e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009160:	bf00      	nop
 8009162:	3708      	adds	r7, #8
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}
 8009168:	e000ed00 	.word	0xe000ed00

0800916c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b082      	sub	sp, #8
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	7a5b      	ldrb	r3, [r3, #9]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d007      	beq.n	800918c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800917c:	4b08      	ldr	r3, [pc, #32]	@ (80091a0 <HAL_PCD_ResumeCallback+0x34>)
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	4a07      	ldr	r2, [pc, #28]	@ (80091a0 <HAL_PCD_ResumeCallback+0x34>)
 8009182:	f023 0306 	bic.w	r3, r3, #6
 8009186:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009188:	f000 f9f8 	bl	800957c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009192:	4618      	mov	r0, r3
 8009194:	f7fe fe5c 	bl	8007e50 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009198:	bf00      	nop
 800919a:	3708      	adds	r7, #8
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}
 80091a0:	e000ed00 	.word	0xe000ed00

080091a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80091ac:	4a2b      	ldr	r2, [pc, #172]	@ (800925c <USBD_LL_Init+0xb8>)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	4a29      	ldr	r2, [pc, #164]	@ (800925c <USBD_LL_Init+0xb8>)
 80091b8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80091bc:	4b27      	ldr	r3, [pc, #156]	@ (800925c <USBD_LL_Init+0xb8>)
 80091be:	4a28      	ldr	r2, [pc, #160]	@ (8009260 <USBD_LL_Init+0xbc>)
 80091c0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80091c2:	4b26      	ldr	r3, [pc, #152]	@ (800925c <USBD_LL_Init+0xb8>)
 80091c4:	2208      	movs	r2, #8
 80091c6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80091c8:	4b24      	ldr	r3, [pc, #144]	@ (800925c <USBD_LL_Init+0xb8>)
 80091ca:	2202      	movs	r2, #2
 80091cc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80091ce:	4b23      	ldr	r3, [pc, #140]	@ (800925c <USBD_LL_Init+0xb8>)
 80091d0:	2202      	movs	r2, #2
 80091d2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80091d4:	4b21      	ldr	r3, [pc, #132]	@ (800925c <USBD_LL_Init+0xb8>)
 80091d6:	2200      	movs	r2, #0
 80091d8:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80091da:	4b20      	ldr	r3, [pc, #128]	@ (800925c <USBD_LL_Init+0xb8>)
 80091dc:	2200      	movs	r2, #0
 80091de:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80091e0:	4b1e      	ldr	r3, [pc, #120]	@ (800925c <USBD_LL_Init+0xb8>)
 80091e2:	2200      	movs	r2, #0
 80091e4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80091e6:	4b1d      	ldr	r3, [pc, #116]	@ (800925c <USBD_LL_Init+0xb8>)
 80091e8:	2200      	movs	r2, #0
 80091ea:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80091ec:	481b      	ldr	r0, [pc, #108]	@ (800925c <USBD_LL_Init+0xb8>)
 80091ee:	f7f8 fe70 	bl	8001ed2 <HAL_PCD_Init>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d001      	beq.n	80091fc <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80091f8:	f7f7 fc0c 	bl	8000a14 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009202:	2318      	movs	r3, #24
 8009204:	2200      	movs	r2, #0
 8009206:	2100      	movs	r1, #0
 8009208:	f7fa faf7 	bl	80037fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009212:	2358      	movs	r3, #88	@ 0x58
 8009214:	2200      	movs	r2, #0
 8009216:	2180      	movs	r1, #128	@ 0x80
 8009218:	f7fa faef 	bl	80037fa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009222:	23c0      	movs	r3, #192	@ 0xc0
 8009224:	2200      	movs	r2, #0
 8009226:	2181      	movs	r1, #129	@ 0x81
 8009228:	f7fa fae7 	bl	80037fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009232:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009236:	2200      	movs	r2, #0
 8009238:	2101      	movs	r1, #1
 800923a:	f7fa fade 	bl	80037fa <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009244:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009248:	2200      	movs	r2, #0
 800924a:	2182      	movs	r1, #130	@ 0x82
 800924c:	f7fa fad5 	bl	80037fa <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	200017c0 	.word	0x200017c0
 8009260:	40005c00 	.word	0x40005c00

08009264 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800926c:	2300      	movs	r3, #0
 800926e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009270:	2300      	movs	r3, #0
 8009272:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800927a:	4618      	mov	r0, r3
 800927c:	f7f8 fef7 	bl	800206e <HAL_PCD_Start>
 8009280:	4603      	mov	r3, r0
 8009282:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009284:	7bfb      	ldrb	r3, [r7, #15]
 8009286:	4618      	mov	r0, r3
 8009288:	f000 f97e 	bl	8009588 <USBD_Get_USB_Status>
 800928c:	4603      	mov	r3, r0
 800928e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009290:	7bbb      	ldrb	r3, [r7, #14]
}
 8009292:	4618      	mov	r0, r3
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800929a:	b580      	push	{r7, lr}
 800929c:	b084      	sub	sp, #16
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
 80092a2:	4608      	mov	r0, r1
 80092a4:	4611      	mov	r1, r2
 80092a6:	461a      	mov	r2, r3
 80092a8:	4603      	mov	r3, r0
 80092aa:	70fb      	strb	r3, [r7, #3]
 80092ac:	460b      	mov	r3, r1
 80092ae:	70bb      	strb	r3, [r7, #2]
 80092b0:	4613      	mov	r3, r2
 80092b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092b4:	2300      	movs	r3, #0
 80092b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092b8:	2300      	movs	r3, #0
 80092ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80092c2:	78bb      	ldrb	r3, [r7, #2]
 80092c4:	883a      	ldrh	r2, [r7, #0]
 80092c6:	78f9      	ldrb	r1, [r7, #3]
 80092c8:	f7f9 f83e 	bl	8002348 <HAL_PCD_EP_Open>
 80092cc:	4603      	mov	r3, r0
 80092ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092d0:	7bfb      	ldrb	r3, [r7, #15]
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 f958 	bl	8009588 <USBD_Get_USB_Status>
 80092d8:	4603      	mov	r3, r0
 80092da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b084      	sub	sp, #16
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
 80092ee:	460b      	mov	r3, r1
 80092f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092f2:	2300      	movs	r3, #0
 80092f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092f6:	2300      	movs	r3, #0
 80092f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009300:	78fa      	ldrb	r2, [r7, #3]
 8009302:	4611      	mov	r1, r2
 8009304:	4618      	mov	r0, r3
 8009306:	f7f9 f87e 	bl	8002406 <HAL_PCD_EP_Close>
 800930a:	4603      	mov	r3, r0
 800930c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800930e:	7bfb      	ldrb	r3, [r7, #15]
 8009310:	4618      	mov	r0, r3
 8009312:	f000 f939 	bl	8009588 <USBD_Get_USB_Status>
 8009316:	4603      	mov	r3, r0
 8009318:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800931a:	7bbb      	ldrb	r3, [r7, #14]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009330:	2300      	movs	r3, #0
 8009332:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009334:	2300      	movs	r3, #0
 8009336:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800933e:	78fa      	ldrb	r2, [r7, #3]
 8009340:	4611      	mov	r1, r2
 8009342:	4618      	mov	r0, r3
 8009344:	f7f9 f927 	bl	8002596 <HAL_PCD_EP_SetStall>
 8009348:	4603      	mov	r3, r0
 800934a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800934c:	7bfb      	ldrb	r3, [r7, #15]
 800934e:	4618      	mov	r0, r3
 8009350:	f000 f91a 	bl	8009588 <USBD_Get_USB_Status>
 8009354:	4603      	mov	r3, r0
 8009356:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009358:	7bbb      	ldrb	r3, [r7, #14]
}
 800935a:	4618      	mov	r0, r3
 800935c:	3710      	adds	r7, #16
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}

08009362 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009362:	b580      	push	{r7, lr}
 8009364:	b084      	sub	sp, #16
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
 800936a:	460b      	mov	r3, r1
 800936c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800936e:	2300      	movs	r3, #0
 8009370:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009372:	2300      	movs	r3, #0
 8009374:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800937c:	78fa      	ldrb	r2, [r7, #3]
 800937e:	4611      	mov	r1, r2
 8009380:	4618      	mov	r0, r3
 8009382:	f7f9 f95a 	bl	800263a <HAL_PCD_EP_ClrStall>
 8009386:	4603      	mov	r3, r0
 8009388:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800938a:	7bfb      	ldrb	r3, [r7, #15]
 800938c:	4618      	mov	r0, r3
 800938e:	f000 f8fb 	bl	8009588 <USBD_Get_USB_Status>
 8009392:	4603      	mov	r3, r0
 8009394:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009396:	7bbb      	ldrb	r3, [r7, #14]
}
 8009398:	4618      	mov	r0, r3
 800939a:	3710      	adds	r7, #16
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b085      	sub	sp, #20
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	460b      	mov	r3, r1
 80093aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80093b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80093b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	da0b      	bge.n	80093d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80093bc:	78fb      	ldrb	r3, [r7, #3]
 80093be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093c2:	68f9      	ldr	r1, [r7, #12]
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	00db      	lsls	r3, r3, #3
 80093cc:	440b      	add	r3, r1
 80093ce:	3312      	adds	r3, #18
 80093d0:	781b      	ldrb	r3, [r3, #0]
 80093d2:	e00b      	b.n	80093ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80093d4:	78fb      	ldrb	r3, [r7, #3]
 80093d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80093da:	68f9      	ldr	r1, [r7, #12]
 80093dc:	4613      	mov	r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	4413      	add	r3, r2
 80093e2:	00db      	lsls	r3, r3, #3
 80093e4:	440b      	add	r3, r1
 80093e6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80093ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3714      	adds	r7, #20
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009404:	2300      	movs	r3, #0
 8009406:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009408:	2300      	movs	r3, #0
 800940a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009412:	78fa      	ldrb	r2, [r7, #3]
 8009414:	4611      	mov	r1, r2
 8009416:	4618      	mov	r0, r3
 8009418:	f7f8 ff72 	bl	8002300 <HAL_PCD_SetAddress>
 800941c:	4603      	mov	r3, r0
 800941e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009420:	7bfb      	ldrb	r3, [r7, #15]
 8009422:	4618      	mov	r0, r3
 8009424:	f000 f8b0 	bl	8009588 <USBD_Get_USB_Status>
 8009428:	4603      	mov	r3, r0
 800942a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800942c:	7bbb      	ldrb	r3, [r7, #14]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b086      	sub	sp, #24
 800943a:	af00      	add	r7, sp, #0
 800943c:	60f8      	str	r0, [r7, #12]
 800943e:	607a      	str	r2, [r7, #4]
 8009440:	603b      	str	r3, [r7, #0]
 8009442:	460b      	mov	r3, r1
 8009444:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009446:	2300      	movs	r3, #0
 8009448:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800944a:	2300      	movs	r3, #0
 800944c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009454:	7af9      	ldrb	r1, [r7, #11]
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	f7f9 f865 	bl	8002528 <HAL_PCD_EP_Transmit>
 800945e:	4603      	mov	r3, r0
 8009460:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009462:	7dfb      	ldrb	r3, [r7, #23]
 8009464:	4618      	mov	r0, r3
 8009466:	f000 f88f 	bl	8009588 <USBD_Get_USB_Status>
 800946a:	4603      	mov	r3, r0
 800946c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800946e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009470:	4618      	mov	r0, r3
 8009472:	3718      	adds	r7, #24
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b086      	sub	sp, #24
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	607a      	str	r2, [r7, #4]
 8009482:	603b      	str	r3, [r7, #0]
 8009484:	460b      	mov	r3, r1
 8009486:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009488:	2300      	movs	r3, #0
 800948a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800948c:	2300      	movs	r3, #0
 800948e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009496:	7af9      	ldrb	r1, [r7, #11]
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	f7f8 fffb 	bl	8002496 <HAL_PCD_EP_Receive>
 80094a0:	4603      	mov	r3, r0
 80094a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094a4:	7dfb      	ldrb	r3, [r7, #23]
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 f86e 	bl	8009588 <USBD_Get_USB_Status>
 80094ac:	4603      	mov	r3, r0
 80094ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80094b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3718      	adds	r7, #24
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}

080094ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b082      	sub	sp, #8
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
 80094c2:	460b      	mov	r3, r1
 80094c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80094cc:	78fa      	ldrb	r2, [r7, #3]
 80094ce:	4611      	mov	r1, r2
 80094d0:	4618      	mov	r0, r3
 80094d2:	f7f9 f811 	bl	80024f8 <HAL_PCD_EP_GetRxCount>
 80094d6:	4603      	mov	r3, r0
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3708      	adds	r7, #8
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	460b      	mov	r3, r1
 80094ea:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80094ec:	78fb      	ldrb	r3, [r7, #3]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d002      	beq.n	80094f8 <HAL_PCDEx_LPM_Callback+0x18>
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d013      	beq.n	800951e <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80094f6:	e023      	b.n	8009540 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	7a5b      	ldrb	r3, [r3, #9]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d007      	beq.n	8009510 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009500:	f000 f83c 	bl	800957c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009504:	4b10      	ldr	r3, [pc, #64]	@ (8009548 <HAL_PCDEx_LPM_Callback+0x68>)
 8009506:	691b      	ldr	r3, [r3, #16]
 8009508:	4a0f      	ldr	r2, [pc, #60]	@ (8009548 <HAL_PCDEx_LPM_Callback+0x68>)
 800950a:	f023 0306 	bic.w	r3, r3, #6
 800950e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009516:	4618      	mov	r0, r3
 8009518:	f7fe fc9a 	bl	8007e50 <USBD_LL_Resume>
    break;
 800951c:	e010      	b.n	8009540 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009524:	4618      	mov	r0, r3
 8009526:	f7fe fc7d 	bl	8007e24 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	7a5b      	ldrb	r3, [r3, #9]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d005      	beq.n	800953e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009532:	4b05      	ldr	r3, [pc, #20]	@ (8009548 <HAL_PCDEx_LPM_Callback+0x68>)
 8009534:	691b      	ldr	r3, [r3, #16]
 8009536:	4a04      	ldr	r2, [pc, #16]	@ (8009548 <HAL_PCDEx_LPM_Callback+0x68>)
 8009538:	f043 0306 	orr.w	r3, r3, #6
 800953c:	6113      	str	r3, [r2, #16]
    break;
 800953e:	bf00      	nop
}
 8009540:	bf00      	nop
 8009542:	3708      	adds	r7, #8
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	e000ed00 	.word	0xe000ed00

0800954c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009554:	4b03      	ldr	r3, [pc, #12]	@ (8009564 <USBD_static_malloc+0x18>)
}
 8009556:	4618      	mov	r0, r3
 8009558:	370c      	adds	r7, #12
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	20001a9c 	.word	0x20001a9c

08009568 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]

}
 8009570:	bf00      	nop
 8009572:	370c      	adds	r7, #12
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr

0800957c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009580:	f7f7 f94c 	bl	800081c <SystemClock_Config>
}
 8009584:	bf00      	nop
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009588:	b480      	push	{r7}
 800958a:	b085      	sub	sp, #20
 800958c:	af00      	add	r7, sp, #0
 800958e:	4603      	mov	r3, r0
 8009590:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009592:	2300      	movs	r3, #0
 8009594:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009596:	79fb      	ldrb	r3, [r7, #7]
 8009598:	2b03      	cmp	r3, #3
 800959a:	d817      	bhi.n	80095cc <USBD_Get_USB_Status+0x44>
 800959c:	a201      	add	r2, pc, #4	@ (adr r2, 80095a4 <USBD_Get_USB_Status+0x1c>)
 800959e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a2:	bf00      	nop
 80095a4:	080095b5 	.word	0x080095b5
 80095a8:	080095bb 	.word	0x080095bb
 80095ac:	080095c1 	.word	0x080095c1
 80095b0:	080095c7 	.word	0x080095c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80095b4:	2300      	movs	r3, #0
 80095b6:	73fb      	strb	r3, [r7, #15]
    break;
 80095b8:	e00b      	b.n	80095d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80095ba:	2303      	movs	r3, #3
 80095bc:	73fb      	strb	r3, [r7, #15]
    break;
 80095be:	e008      	b.n	80095d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80095c0:	2301      	movs	r3, #1
 80095c2:	73fb      	strb	r3, [r7, #15]
    break;
 80095c4:	e005      	b.n	80095d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80095c6:	2303      	movs	r3, #3
 80095c8:	73fb      	strb	r3, [r7, #15]
    break;
 80095ca:	e002      	b.n	80095d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80095cc:	2303      	movs	r3, #3
 80095ce:	73fb      	strb	r3, [r7, #15]
    break;
 80095d0:	bf00      	nop
  }
  return usb_status;
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3714      	adds	r7, #20
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <sniprintf>:
 80095e0:	b40c      	push	{r2, r3}
 80095e2:	b530      	push	{r4, r5, lr}
 80095e4:	4b18      	ldr	r3, [pc, #96]	@ (8009648 <sniprintf+0x68>)
 80095e6:	1e0c      	subs	r4, r1, #0
 80095e8:	681d      	ldr	r5, [r3, #0]
 80095ea:	b09d      	sub	sp, #116	@ 0x74
 80095ec:	da08      	bge.n	8009600 <sniprintf+0x20>
 80095ee:	238b      	movs	r3, #139	@ 0x8b
 80095f0:	602b      	str	r3, [r5, #0]
 80095f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80095f6:	b01d      	add	sp, #116	@ 0x74
 80095f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80095fc:	b002      	add	sp, #8
 80095fe:	4770      	bx	lr
 8009600:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009604:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009608:	f04f 0300 	mov.w	r3, #0
 800960c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800960e:	bf14      	ite	ne
 8009610:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009614:	4623      	moveq	r3, r4
 8009616:	9304      	str	r3, [sp, #16]
 8009618:	9307      	str	r3, [sp, #28]
 800961a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800961e:	9002      	str	r0, [sp, #8]
 8009620:	9006      	str	r0, [sp, #24]
 8009622:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009626:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009628:	ab21      	add	r3, sp, #132	@ 0x84
 800962a:	a902      	add	r1, sp, #8
 800962c:	4628      	mov	r0, r5
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	f000 f89c 	bl	800976c <_svfiprintf_r>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	bfbc      	itt	lt
 8009638:	238b      	movlt	r3, #139	@ 0x8b
 800963a:	602b      	strlt	r3, [r5, #0]
 800963c:	2c00      	cmp	r4, #0
 800963e:	d0da      	beq.n	80095f6 <sniprintf+0x16>
 8009640:	9b02      	ldr	r3, [sp, #8]
 8009642:	2200      	movs	r2, #0
 8009644:	701a      	strb	r2, [r3, #0]
 8009646:	e7d6      	b.n	80095f6 <sniprintf+0x16>
 8009648:	20000184 	.word	0x20000184

0800964c <memset>:
 800964c:	4402      	add	r2, r0
 800964e:	4603      	mov	r3, r0
 8009650:	4293      	cmp	r3, r2
 8009652:	d100      	bne.n	8009656 <memset+0xa>
 8009654:	4770      	bx	lr
 8009656:	f803 1b01 	strb.w	r1, [r3], #1
 800965a:	e7f9      	b.n	8009650 <memset+0x4>

0800965c <__errno>:
 800965c:	4b01      	ldr	r3, [pc, #4]	@ (8009664 <__errno+0x8>)
 800965e:	6818      	ldr	r0, [r3, #0]
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	20000184 	.word	0x20000184

08009668 <__libc_init_array>:
 8009668:	b570      	push	{r4, r5, r6, lr}
 800966a:	4d0d      	ldr	r5, [pc, #52]	@ (80096a0 <__libc_init_array+0x38>)
 800966c:	4c0d      	ldr	r4, [pc, #52]	@ (80096a4 <__libc_init_array+0x3c>)
 800966e:	1b64      	subs	r4, r4, r5
 8009670:	10a4      	asrs	r4, r4, #2
 8009672:	2600      	movs	r6, #0
 8009674:	42a6      	cmp	r6, r4
 8009676:	d109      	bne.n	800968c <__libc_init_array+0x24>
 8009678:	4d0b      	ldr	r5, [pc, #44]	@ (80096a8 <__libc_init_array+0x40>)
 800967a:	4c0c      	ldr	r4, [pc, #48]	@ (80096ac <__libc_init_array+0x44>)
 800967c:	f000 fc64 	bl	8009f48 <_init>
 8009680:	1b64      	subs	r4, r4, r5
 8009682:	10a4      	asrs	r4, r4, #2
 8009684:	2600      	movs	r6, #0
 8009686:	42a6      	cmp	r6, r4
 8009688:	d105      	bne.n	8009696 <__libc_init_array+0x2e>
 800968a:	bd70      	pop	{r4, r5, r6, pc}
 800968c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009690:	4798      	blx	r3
 8009692:	3601      	adds	r6, #1
 8009694:	e7ee      	b.n	8009674 <__libc_init_array+0xc>
 8009696:	f855 3b04 	ldr.w	r3, [r5], #4
 800969a:	4798      	blx	r3
 800969c:	3601      	adds	r6, #1
 800969e:	e7f2      	b.n	8009686 <__libc_init_array+0x1e>
 80096a0:	0800a0bc 	.word	0x0800a0bc
 80096a4:	0800a0bc 	.word	0x0800a0bc
 80096a8:	0800a0bc 	.word	0x0800a0bc
 80096ac:	0800a0c0 	.word	0x0800a0c0

080096b0 <__retarget_lock_acquire_recursive>:
 80096b0:	4770      	bx	lr

080096b2 <__retarget_lock_release_recursive>:
 80096b2:	4770      	bx	lr

080096b4 <__ssputs_r>:
 80096b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096b8:	688e      	ldr	r6, [r1, #8]
 80096ba:	461f      	mov	r7, r3
 80096bc:	42be      	cmp	r6, r7
 80096be:	680b      	ldr	r3, [r1, #0]
 80096c0:	4682      	mov	sl, r0
 80096c2:	460c      	mov	r4, r1
 80096c4:	4690      	mov	r8, r2
 80096c6:	d82d      	bhi.n	8009724 <__ssputs_r+0x70>
 80096c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80096d0:	d026      	beq.n	8009720 <__ssputs_r+0x6c>
 80096d2:	6965      	ldr	r5, [r4, #20]
 80096d4:	6909      	ldr	r1, [r1, #16]
 80096d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096da:	eba3 0901 	sub.w	r9, r3, r1
 80096de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80096e2:	1c7b      	adds	r3, r7, #1
 80096e4:	444b      	add	r3, r9
 80096e6:	106d      	asrs	r5, r5, #1
 80096e8:	429d      	cmp	r5, r3
 80096ea:	bf38      	it	cc
 80096ec:	461d      	movcc	r5, r3
 80096ee:	0553      	lsls	r3, r2, #21
 80096f0:	d527      	bpl.n	8009742 <__ssputs_r+0x8e>
 80096f2:	4629      	mov	r1, r5
 80096f4:	f000 f958 	bl	80099a8 <_malloc_r>
 80096f8:	4606      	mov	r6, r0
 80096fa:	b360      	cbz	r0, 8009756 <__ssputs_r+0xa2>
 80096fc:	6921      	ldr	r1, [r4, #16]
 80096fe:	464a      	mov	r2, r9
 8009700:	f000 fbc2 	bl	8009e88 <memcpy>
 8009704:	89a3      	ldrh	r3, [r4, #12]
 8009706:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800970a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800970e:	81a3      	strh	r3, [r4, #12]
 8009710:	6126      	str	r6, [r4, #16]
 8009712:	6165      	str	r5, [r4, #20]
 8009714:	444e      	add	r6, r9
 8009716:	eba5 0509 	sub.w	r5, r5, r9
 800971a:	6026      	str	r6, [r4, #0]
 800971c:	60a5      	str	r5, [r4, #8]
 800971e:	463e      	mov	r6, r7
 8009720:	42be      	cmp	r6, r7
 8009722:	d900      	bls.n	8009726 <__ssputs_r+0x72>
 8009724:	463e      	mov	r6, r7
 8009726:	6820      	ldr	r0, [r4, #0]
 8009728:	4632      	mov	r2, r6
 800972a:	4641      	mov	r1, r8
 800972c:	f000 fb82 	bl	8009e34 <memmove>
 8009730:	68a3      	ldr	r3, [r4, #8]
 8009732:	1b9b      	subs	r3, r3, r6
 8009734:	60a3      	str	r3, [r4, #8]
 8009736:	6823      	ldr	r3, [r4, #0]
 8009738:	4433      	add	r3, r6
 800973a:	6023      	str	r3, [r4, #0]
 800973c:	2000      	movs	r0, #0
 800973e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009742:	462a      	mov	r2, r5
 8009744:	f000 fb48 	bl	8009dd8 <_realloc_r>
 8009748:	4606      	mov	r6, r0
 800974a:	2800      	cmp	r0, #0
 800974c:	d1e0      	bne.n	8009710 <__ssputs_r+0x5c>
 800974e:	6921      	ldr	r1, [r4, #16]
 8009750:	4650      	mov	r0, sl
 8009752:	f000 fba7 	bl	8009ea4 <_free_r>
 8009756:	230c      	movs	r3, #12
 8009758:	f8ca 3000 	str.w	r3, [sl]
 800975c:	89a3      	ldrh	r3, [r4, #12]
 800975e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009762:	81a3      	strh	r3, [r4, #12]
 8009764:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009768:	e7e9      	b.n	800973e <__ssputs_r+0x8a>
	...

0800976c <_svfiprintf_r>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	4698      	mov	r8, r3
 8009772:	898b      	ldrh	r3, [r1, #12]
 8009774:	061b      	lsls	r3, r3, #24
 8009776:	b09d      	sub	sp, #116	@ 0x74
 8009778:	4607      	mov	r7, r0
 800977a:	460d      	mov	r5, r1
 800977c:	4614      	mov	r4, r2
 800977e:	d510      	bpl.n	80097a2 <_svfiprintf_r+0x36>
 8009780:	690b      	ldr	r3, [r1, #16]
 8009782:	b973      	cbnz	r3, 80097a2 <_svfiprintf_r+0x36>
 8009784:	2140      	movs	r1, #64	@ 0x40
 8009786:	f000 f90f 	bl	80099a8 <_malloc_r>
 800978a:	6028      	str	r0, [r5, #0]
 800978c:	6128      	str	r0, [r5, #16]
 800978e:	b930      	cbnz	r0, 800979e <_svfiprintf_r+0x32>
 8009790:	230c      	movs	r3, #12
 8009792:	603b      	str	r3, [r7, #0]
 8009794:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009798:	b01d      	add	sp, #116	@ 0x74
 800979a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979e:	2340      	movs	r3, #64	@ 0x40
 80097a0:	616b      	str	r3, [r5, #20]
 80097a2:	2300      	movs	r3, #0
 80097a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a6:	2320      	movs	r3, #32
 80097a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80097b0:	2330      	movs	r3, #48	@ 0x30
 80097b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009950 <_svfiprintf_r+0x1e4>
 80097b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097ba:	f04f 0901 	mov.w	r9, #1
 80097be:	4623      	mov	r3, r4
 80097c0:	469a      	mov	sl, r3
 80097c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c6:	b10a      	cbz	r2, 80097cc <_svfiprintf_r+0x60>
 80097c8:	2a25      	cmp	r2, #37	@ 0x25
 80097ca:	d1f9      	bne.n	80097c0 <_svfiprintf_r+0x54>
 80097cc:	ebba 0b04 	subs.w	fp, sl, r4
 80097d0:	d00b      	beq.n	80097ea <_svfiprintf_r+0x7e>
 80097d2:	465b      	mov	r3, fp
 80097d4:	4622      	mov	r2, r4
 80097d6:	4629      	mov	r1, r5
 80097d8:	4638      	mov	r0, r7
 80097da:	f7ff ff6b 	bl	80096b4 <__ssputs_r>
 80097de:	3001      	adds	r0, #1
 80097e0:	f000 80a7 	beq.w	8009932 <_svfiprintf_r+0x1c6>
 80097e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e6:	445a      	add	r2, fp
 80097e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ea:	f89a 3000 	ldrb.w	r3, [sl]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	f000 809f 	beq.w	8009932 <_svfiprintf_r+0x1c6>
 80097f4:	2300      	movs	r3, #0
 80097f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80097fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097fe:	f10a 0a01 	add.w	sl, sl, #1
 8009802:	9304      	str	r3, [sp, #16]
 8009804:	9307      	str	r3, [sp, #28]
 8009806:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800980a:	931a      	str	r3, [sp, #104]	@ 0x68
 800980c:	4654      	mov	r4, sl
 800980e:	2205      	movs	r2, #5
 8009810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009814:	484e      	ldr	r0, [pc, #312]	@ (8009950 <_svfiprintf_r+0x1e4>)
 8009816:	f7f6 fd0b 	bl	8000230 <memchr>
 800981a:	9a04      	ldr	r2, [sp, #16]
 800981c:	b9d8      	cbnz	r0, 8009856 <_svfiprintf_r+0xea>
 800981e:	06d0      	lsls	r0, r2, #27
 8009820:	bf44      	itt	mi
 8009822:	2320      	movmi	r3, #32
 8009824:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009828:	0711      	lsls	r1, r2, #28
 800982a:	bf44      	itt	mi
 800982c:	232b      	movmi	r3, #43	@ 0x2b
 800982e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009832:	f89a 3000 	ldrb.w	r3, [sl]
 8009836:	2b2a      	cmp	r3, #42	@ 0x2a
 8009838:	d015      	beq.n	8009866 <_svfiprintf_r+0xfa>
 800983a:	9a07      	ldr	r2, [sp, #28]
 800983c:	4654      	mov	r4, sl
 800983e:	2000      	movs	r0, #0
 8009840:	f04f 0c0a 	mov.w	ip, #10
 8009844:	4621      	mov	r1, r4
 8009846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984a:	3b30      	subs	r3, #48	@ 0x30
 800984c:	2b09      	cmp	r3, #9
 800984e:	d94b      	bls.n	80098e8 <_svfiprintf_r+0x17c>
 8009850:	b1b0      	cbz	r0, 8009880 <_svfiprintf_r+0x114>
 8009852:	9207      	str	r2, [sp, #28]
 8009854:	e014      	b.n	8009880 <_svfiprintf_r+0x114>
 8009856:	eba0 0308 	sub.w	r3, r0, r8
 800985a:	fa09 f303 	lsl.w	r3, r9, r3
 800985e:	4313      	orrs	r3, r2
 8009860:	9304      	str	r3, [sp, #16]
 8009862:	46a2      	mov	sl, r4
 8009864:	e7d2      	b.n	800980c <_svfiprintf_r+0xa0>
 8009866:	9b03      	ldr	r3, [sp, #12]
 8009868:	1d19      	adds	r1, r3, #4
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	9103      	str	r1, [sp, #12]
 800986e:	2b00      	cmp	r3, #0
 8009870:	bfbb      	ittet	lt
 8009872:	425b      	neglt	r3, r3
 8009874:	f042 0202 	orrlt.w	r2, r2, #2
 8009878:	9307      	strge	r3, [sp, #28]
 800987a:	9307      	strlt	r3, [sp, #28]
 800987c:	bfb8      	it	lt
 800987e:	9204      	strlt	r2, [sp, #16]
 8009880:	7823      	ldrb	r3, [r4, #0]
 8009882:	2b2e      	cmp	r3, #46	@ 0x2e
 8009884:	d10a      	bne.n	800989c <_svfiprintf_r+0x130>
 8009886:	7863      	ldrb	r3, [r4, #1]
 8009888:	2b2a      	cmp	r3, #42	@ 0x2a
 800988a:	d132      	bne.n	80098f2 <_svfiprintf_r+0x186>
 800988c:	9b03      	ldr	r3, [sp, #12]
 800988e:	1d1a      	adds	r2, r3, #4
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	9203      	str	r2, [sp, #12]
 8009894:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009898:	3402      	adds	r4, #2
 800989a:	9305      	str	r3, [sp, #20]
 800989c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009960 <_svfiprintf_r+0x1f4>
 80098a0:	7821      	ldrb	r1, [r4, #0]
 80098a2:	2203      	movs	r2, #3
 80098a4:	4650      	mov	r0, sl
 80098a6:	f7f6 fcc3 	bl	8000230 <memchr>
 80098aa:	b138      	cbz	r0, 80098bc <_svfiprintf_r+0x150>
 80098ac:	9b04      	ldr	r3, [sp, #16]
 80098ae:	eba0 000a 	sub.w	r0, r0, sl
 80098b2:	2240      	movs	r2, #64	@ 0x40
 80098b4:	4082      	lsls	r2, r0
 80098b6:	4313      	orrs	r3, r2
 80098b8:	3401      	adds	r4, #1
 80098ba:	9304      	str	r3, [sp, #16]
 80098bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c0:	4824      	ldr	r0, [pc, #144]	@ (8009954 <_svfiprintf_r+0x1e8>)
 80098c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098c6:	2206      	movs	r2, #6
 80098c8:	f7f6 fcb2 	bl	8000230 <memchr>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d036      	beq.n	800993e <_svfiprintf_r+0x1d2>
 80098d0:	4b21      	ldr	r3, [pc, #132]	@ (8009958 <_svfiprintf_r+0x1ec>)
 80098d2:	bb1b      	cbnz	r3, 800991c <_svfiprintf_r+0x1b0>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	3307      	adds	r3, #7
 80098d8:	f023 0307 	bic.w	r3, r3, #7
 80098dc:	3308      	adds	r3, #8
 80098de:	9303      	str	r3, [sp, #12]
 80098e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e2:	4433      	add	r3, r6
 80098e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e6:	e76a      	b.n	80097be <_svfiprintf_r+0x52>
 80098e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80098ec:	460c      	mov	r4, r1
 80098ee:	2001      	movs	r0, #1
 80098f0:	e7a8      	b.n	8009844 <_svfiprintf_r+0xd8>
 80098f2:	2300      	movs	r3, #0
 80098f4:	3401      	adds	r4, #1
 80098f6:	9305      	str	r3, [sp, #20]
 80098f8:	4619      	mov	r1, r3
 80098fa:	f04f 0c0a 	mov.w	ip, #10
 80098fe:	4620      	mov	r0, r4
 8009900:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009904:	3a30      	subs	r2, #48	@ 0x30
 8009906:	2a09      	cmp	r2, #9
 8009908:	d903      	bls.n	8009912 <_svfiprintf_r+0x1a6>
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0c6      	beq.n	800989c <_svfiprintf_r+0x130>
 800990e:	9105      	str	r1, [sp, #20]
 8009910:	e7c4      	b.n	800989c <_svfiprintf_r+0x130>
 8009912:	fb0c 2101 	mla	r1, ip, r1, r2
 8009916:	4604      	mov	r4, r0
 8009918:	2301      	movs	r3, #1
 800991a:	e7f0      	b.n	80098fe <_svfiprintf_r+0x192>
 800991c:	ab03      	add	r3, sp, #12
 800991e:	9300      	str	r3, [sp, #0]
 8009920:	462a      	mov	r2, r5
 8009922:	4b0e      	ldr	r3, [pc, #56]	@ (800995c <_svfiprintf_r+0x1f0>)
 8009924:	a904      	add	r1, sp, #16
 8009926:	4638      	mov	r0, r7
 8009928:	f3af 8000 	nop.w
 800992c:	1c42      	adds	r2, r0, #1
 800992e:	4606      	mov	r6, r0
 8009930:	d1d6      	bne.n	80098e0 <_svfiprintf_r+0x174>
 8009932:	89ab      	ldrh	r3, [r5, #12]
 8009934:	065b      	lsls	r3, r3, #25
 8009936:	f53f af2d 	bmi.w	8009794 <_svfiprintf_r+0x28>
 800993a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800993c:	e72c      	b.n	8009798 <_svfiprintf_r+0x2c>
 800993e:	ab03      	add	r3, sp, #12
 8009940:	9300      	str	r3, [sp, #0]
 8009942:	462a      	mov	r2, r5
 8009944:	4b05      	ldr	r3, [pc, #20]	@ (800995c <_svfiprintf_r+0x1f0>)
 8009946:	a904      	add	r1, sp, #16
 8009948:	4638      	mov	r0, r7
 800994a:	f000 f91b 	bl	8009b84 <_printf_i>
 800994e:	e7ed      	b.n	800992c <_svfiprintf_r+0x1c0>
 8009950:	0800a080 	.word	0x0800a080
 8009954:	0800a08a 	.word	0x0800a08a
 8009958:	00000000 	.word	0x00000000
 800995c:	080096b5 	.word	0x080096b5
 8009960:	0800a086 	.word	0x0800a086

08009964 <sbrk_aligned>:
 8009964:	b570      	push	{r4, r5, r6, lr}
 8009966:	4e0f      	ldr	r6, [pc, #60]	@ (80099a4 <sbrk_aligned+0x40>)
 8009968:	460c      	mov	r4, r1
 800996a:	6831      	ldr	r1, [r6, #0]
 800996c:	4605      	mov	r5, r0
 800996e:	b911      	cbnz	r1, 8009976 <sbrk_aligned+0x12>
 8009970:	f000 fa7a 	bl	8009e68 <_sbrk_r>
 8009974:	6030      	str	r0, [r6, #0]
 8009976:	4621      	mov	r1, r4
 8009978:	4628      	mov	r0, r5
 800997a:	f000 fa75 	bl	8009e68 <_sbrk_r>
 800997e:	1c43      	adds	r3, r0, #1
 8009980:	d103      	bne.n	800998a <sbrk_aligned+0x26>
 8009982:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009986:	4620      	mov	r0, r4
 8009988:	bd70      	pop	{r4, r5, r6, pc}
 800998a:	1cc4      	adds	r4, r0, #3
 800998c:	f024 0403 	bic.w	r4, r4, #3
 8009990:	42a0      	cmp	r0, r4
 8009992:	d0f8      	beq.n	8009986 <sbrk_aligned+0x22>
 8009994:	1a21      	subs	r1, r4, r0
 8009996:	4628      	mov	r0, r5
 8009998:	f000 fa66 	bl	8009e68 <_sbrk_r>
 800999c:	3001      	adds	r0, #1
 800999e:	d1f2      	bne.n	8009986 <sbrk_aligned+0x22>
 80099a0:	e7ef      	b.n	8009982 <sbrk_aligned+0x1e>
 80099a2:	bf00      	nop
 80099a4:	20001df8 	.word	0x20001df8

080099a8 <_malloc_r>:
 80099a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099ac:	1ccd      	adds	r5, r1, #3
 80099ae:	f025 0503 	bic.w	r5, r5, #3
 80099b2:	3508      	adds	r5, #8
 80099b4:	2d0c      	cmp	r5, #12
 80099b6:	bf38      	it	cc
 80099b8:	250c      	movcc	r5, #12
 80099ba:	2d00      	cmp	r5, #0
 80099bc:	4606      	mov	r6, r0
 80099be:	db01      	blt.n	80099c4 <_malloc_r+0x1c>
 80099c0:	42a9      	cmp	r1, r5
 80099c2:	d904      	bls.n	80099ce <_malloc_r+0x26>
 80099c4:	230c      	movs	r3, #12
 80099c6:	6033      	str	r3, [r6, #0]
 80099c8:	2000      	movs	r0, #0
 80099ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009aa4 <_malloc_r+0xfc>
 80099d2:	f000 f9f5 	bl	8009dc0 <__malloc_lock>
 80099d6:	f8d8 3000 	ldr.w	r3, [r8]
 80099da:	461c      	mov	r4, r3
 80099dc:	bb44      	cbnz	r4, 8009a30 <_malloc_r+0x88>
 80099de:	4629      	mov	r1, r5
 80099e0:	4630      	mov	r0, r6
 80099e2:	f7ff ffbf 	bl	8009964 <sbrk_aligned>
 80099e6:	1c43      	adds	r3, r0, #1
 80099e8:	4604      	mov	r4, r0
 80099ea:	d158      	bne.n	8009a9e <_malloc_r+0xf6>
 80099ec:	f8d8 4000 	ldr.w	r4, [r8]
 80099f0:	4627      	mov	r7, r4
 80099f2:	2f00      	cmp	r7, #0
 80099f4:	d143      	bne.n	8009a7e <_malloc_r+0xd6>
 80099f6:	2c00      	cmp	r4, #0
 80099f8:	d04b      	beq.n	8009a92 <_malloc_r+0xea>
 80099fa:	6823      	ldr	r3, [r4, #0]
 80099fc:	4639      	mov	r1, r7
 80099fe:	4630      	mov	r0, r6
 8009a00:	eb04 0903 	add.w	r9, r4, r3
 8009a04:	f000 fa30 	bl	8009e68 <_sbrk_r>
 8009a08:	4581      	cmp	r9, r0
 8009a0a:	d142      	bne.n	8009a92 <_malloc_r+0xea>
 8009a0c:	6821      	ldr	r1, [r4, #0]
 8009a0e:	1a6d      	subs	r5, r5, r1
 8009a10:	4629      	mov	r1, r5
 8009a12:	4630      	mov	r0, r6
 8009a14:	f7ff ffa6 	bl	8009964 <sbrk_aligned>
 8009a18:	3001      	adds	r0, #1
 8009a1a:	d03a      	beq.n	8009a92 <_malloc_r+0xea>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	442b      	add	r3, r5
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	f8d8 3000 	ldr.w	r3, [r8]
 8009a26:	685a      	ldr	r2, [r3, #4]
 8009a28:	bb62      	cbnz	r2, 8009a84 <_malloc_r+0xdc>
 8009a2a:	f8c8 7000 	str.w	r7, [r8]
 8009a2e:	e00f      	b.n	8009a50 <_malloc_r+0xa8>
 8009a30:	6822      	ldr	r2, [r4, #0]
 8009a32:	1b52      	subs	r2, r2, r5
 8009a34:	d420      	bmi.n	8009a78 <_malloc_r+0xd0>
 8009a36:	2a0b      	cmp	r2, #11
 8009a38:	d917      	bls.n	8009a6a <_malloc_r+0xc2>
 8009a3a:	1961      	adds	r1, r4, r5
 8009a3c:	42a3      	cmp	r3, r4
 8009a3e:	6025      	str	r5, [r4, #0]
 8009a40:	bf18      	it	ne
 8009a42:	6059      	strne	r1, [r3, #4]
 8009a44:	6863      	ldr	r3, [r4, #4]
 8009a46:	bf08      	it	eq
 8009a48:	f8c8 1000 	streq.w	r1, [r8]
 8009a4c:	5162      	str	r2, [r4, r5]
 8009a4e:	604b      	str	r3, [r1, #4]
 8009a50:	4630      	mov	r0, r6
 8009a52:	f000 f9bb 	bl	8009dcc <__malloc_unlock>
 8009a56:	f104 000b 	add.w	r0, r4, #11
 8009a5a:	1d23      	adds	r3, r4, #4
 8009a5c:	f020 0007 	bic.w	r0, r0, #7
 8009a60:	1ac2      	subs	r2, r0, r3
 8009a62:	bf1c      	itt	ne
 8009a64:	1a1b      	subne	r3, r3, r0
 8009a66:	50a3      	strne	r3, [r4, r2]
 8009a68:	e7af      	b.n	80099ca <_malloc_r+0x22>
 8009a6a:	6862      	ldr	r2, [r4, #4]
 8009a6c:	42a3      	cmp	r3, r4
 8009a6e:	bf0c      	ite	eq
 8009a70:	f8c8 2000 	streq.w	r2, [r8]
 8009a74:	605a      	strne	r2, [r3, #4]
 8009a76:	e7eb      	b.n	8009a50 <_malloc_r+0xa8>
 8009a78:	4623      	mov	r3, r4
 8009a7a:	6864      	ldr	r4, [r4, #4]
 8009a7c:	e7ae      	b.n	80099dc <_malloc_r+0x34>
 8009a7e:	463c      	mov	r4, r7
 8009a80:	687f      	ldr	r7, [r7, #4]
 8009a82:	e7b6      	b.n	80099f2 <_malloc_r+0x4a>
 8009a84:	461a      	mov	r2, r3
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	42a3      	cmp	r3, r4
 8009a8a:	d1fb      	bne.n	8009a84 <_malloc_r+0xdc>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	6053      	str	r3, [r2, #4]
 8009a90:	e7de      	b.n	8009a50 <_malloc_r+0xa8>
 8009a92:	230c      	movs	r3, #12
 8009a94:	6033      	str	r3, [r6, #0]
 8009a96:	4630      	mov	r0, r6
 8009a98:	f000 f998 	bl	8009dcc <__malloc_unlock>
 8009a9c:	e794      	b.n	80099c8 <_malloc_r+0x20>
 8009a9e:	6005      	str	r5, [r0, #0]
 8009aa0:	e7d6      	b.n	8009a50 <_malloc_r+0xa8>
 8009aa2:	bf00      	nop
 8009aa4:	20001dfc 	.word	0x20001dfc

08009aa8 <_printf_common>:
 8009aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aac:	4616      	mov	r6, r2
 8009aae:	4698      	mov	r8, r3
 8009ab0:	688a      	ldr	r2, [r1, #8]
 8009ab2:	690b      	ldr	r3, [r1, #16]
 8009ab4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	bfb8      	it	lt
 8009abc:	4613      	movlt	r3, r2
 8009abe:	6033      	str	r3, [r6, #0]
 8009ac0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009ac4:	4607      	mov	r7, r0
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	b10a      	cbz	r2, 8009ace <_printf_common+0x26>
 8009aca:	3301      	adds	r3, #1
 8009acc:	6033      	str	r3, [r6, #0]
 8009ace:	6823      	ldr	r3, [r4, #0]
 8009ad0:	0699      	lsls	r1, r3, #26
 8009ad2:	bf42      	ittt	mi
 8009ad4:	6833      	ldrmi	r3, [r6, #0]
 8009ad6:	3302      	addmi	r3, #2
 8009ad8:	6033      	strmi	r3, [r6, #0]
 8009ada:	6825      	ldr	r5, [r4, #0]
 8009adc:	f015 0506 	ands.w	r5, r5, #6
 8009ae0:	d106      	bne.n	8009af0 <_printf_common+0x48>
 8009ae2:	f104 0a19 	add.w	sl, r4, #25
 8009ae6:	68e3      	ldr	r3, [r4, #12]
 8009ae8:	6832      	ldr	r2, [r6, #0]
 8009aea:	1a9b      	subs	r3, r3, r2
 8009aec:	42ab      	cmp	r3, r5
 8009aee:	dc26      	bgt.n	8009b3e <_printf_common+0x96>
 8009af0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009af4:	6822      	ldr	r2, [r4, #0]
 8009af6:	3b00      	subs	r3, #0
 8009af8:	bf18      	it	ne
 8009afa:	2301      	movne	r3, #1
 8009afc:	0692      	lsls	r2, r2, #26
 8009afe:	d42b      	bmi.n	8009b58 <_printf_common+0xb0>
 8009b00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009b04:	4641      	mov	r1, r8
 8009b06:	4638      	mov	r0, r7
 8009b08:	47c8      	blx	r9
 8009b0a:	3001      	adds	r0, #1
 8009b0c:	d01e      	beq.n	8009b4c <_printf_common+0xa4>
 8009b0e:	6823      	ldr	r3, [r4, #0]
 8009b10:	6922      	ldr	r2, [r4, #16]
 8009b12:	f003 0306 	and.w	r3, r3, #6
 8009b16:	2b04      	cmp	r3, #4
 8009b18:	bf02      	ittt	eq
 8009b1a:	68e5      	ldreq	r5, [r4, #12]
 8009b1c:	6833      	ldreq	r3, [r6, #0]
 8009b1e:	1aed      	subeq	r5, r5, r3
 8009b20:	68a3      	ldr	r3, [r4, #8]
 8009b22:	bf0c      	ite	eq
 8009b24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b28:	2500      	movne	r5, #0
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	bfc4      	itt	gt
 8009b2e:	1a9b      	subgt	r3, r3, r2
 8009b30:	18ed      	addgt	r5, r5, r3
 8009b32:	2600      	movs	r6, #0
 8009b34:	341a      	adds	r4, #26
 8009b36:	42b5      	cmp	r5, r6
 8009b38:	d11a      	bne.n	8009b70 <_printf_common+0xc8>
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	e008      	b.n	8009b50 <_printf_common+0xa8>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	4652      	mov	r2, sl
 8009b42:	4641      	mov	r1, r8
 8009b44:	4638      	mov	r0, r7
 8009b46:	47c8      	blx	r9
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d103      	bne.n	8009b54 <_printf_common+0xac>
 8009b4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b54:	3501      	adds	r5, #1
 8009b56:	e7c6      	b.n	8009ae6 <_printf_common+0x3e>
 8009b58:	18e1      	adds	r1, r4, r3
 8009b5a:	1c5a      	adds	r2, r3, #1
 8009b5c:	2030      	movs	r0, #48	@ 0x30
 8009b5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009b62:	4422      	add	r2, r4
 8009b64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b6c:	3302      	adds	r3, #2
 8009b6e:	e7c7      	b.n	8009b00 <_printf_common+0x58>
 8009b70:	2301      	movs	r3, #1
 8009b72:	4622      	mov	r2, r4
 8009b74:	4641      	mov	r1, r8
 8009b76:	4638      	mov	r0, r7
 8009b78:	47c8      	blx	r9
 8009b7a:	3001      	adds	r0, #1
 8009b7c:	d0e6      	beq.n	8009b4c <_printf_common+0xa4>
 8009b7e:	3601      	adds	r6, #1
 8009b80:	e7d9      	b.n	8009b36 <_printf_common+0x8e>
	...

08009b84 <_printf_i>:
 8009b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b88:	7e0f      	ldrb	r7, [r1, #24]
 8009b8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b8c:	2f78      	cmp	r7, #120	@ 0x78
 8009b8e:	4691      	mov	r9, r2
 8009b90:	4680      	mov	r8, r0
 8009b92:	460c      	mov	r4, r1
 8009b94:	469a      	mov	sl, r3
 8009b96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b9a:	d807      	bhi.n	8009bac <_printf_i+0x28>
 8009b9c:	2f62      	cmp	r7, #98	@ 0x62
 8009b9e:	d80a      	bhi.n	8009bb6 <_printf_i+0x32>
 8009ba0:	2f00      	cmp	r7, #0
 8009ba2:	f000 80d1 	beq.w	8009d48 <_printf_i+0x1c4>
 8009ba6:	2f58      	cmp	r7, #88	@ 0x58
 8009ba8:	f000 80b8 	beq.w	8009d1c <_printf_i+0x198>
 8009bac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009bb4:	e03a      	b.n	8009c2c <_printf_i+0xa8>
 8009bb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009bba:	2b15      	cmp	r3, #21
 8009bbc:	d8f6      	bhi.n	8009bac <_printf_i+0x28>
 8009bbe:	a101      	add	r1, pc, #4	@ (adr r1, 8009bc4 <_printf_i+0x40>)
 8009bc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009bc4:	08009c1d 	.word	0x08009c1d
 8009bc8:	08009c31 	.word	0x08009c31
 8009bcc:	08009bad 	.word	0x08009bad
 8009bd0:	08009bad 	.word	0x08009bad
 8009bd4:	08009bad 	.word	0x08009bad
 8009bd8:	08009bad 	.word	0x08009bad
 8009bdc:	08009c31 	.word	0x08009c31
 8009be0:	08009bad 	.word	0x08009bad
 8009be4:	08009bad 	.word	0x08009bad
 8009be8:	08009bad 	.word	0x08009bad
 8009bec:	08009bad 	.word	0x08009bad
 8009bf0:	08009d2f 	.word	0x08009d2f
 8009bf4:	08009c5b 	.word	0x08009c5b
 8009bf8:	08009ce9 	.word	0x08009ce9
 8009bfc:	08009bad 	.word	0x08009bad
 8009c00:	08009bad 	.word	0x08009bad
 8009c04:	08009d51 	.word	0x08009d51
 8009c08:	08009bad 	.word	0x08009bad
 8009c0c:	08009c5b 	.word	0x08009c5b
 8009c10:	08009bad 	.word	0x08009bad
 8009c14:	08009bad 	.word	0x08009bad
 8009c18:	08009cf1 	.word	0x08009cf1
 8009c1c:	6833      	ldr	r3, [r6, #0]
 8009c1e:	1d1a      	adds	r2, r3, #4
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	6032      	str	r2, [r6, #0]
 8009c24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009c2c:	2301      	movs	r3, #1
 8009c2e:	e09c      	b.n	8009d6a <_printf_i+0x1e6>
 8009c30:	6833      	ldr	r3, [r6, #0]
 8009c32:	6820      	ldr	r0, [r4, #0]
 8009c34:	1d19      	adds	r1, r3, #4
 8009c36:	6031      	str	r1, [r6, #0]
 8009c38:	0606      	lsls	r6, r0, #24
 8009c3a:	d501      	bpl.n	8009c40 <_printf_i+0xbc>
 8009c3c:	681d      	ldr	r5, [r3, #0]
 8009c3e:	e003      	b.n	8009c48 <_printf_i+0xc4>
 8009c40:	0645      	lsls	r5, r0, #25
 8009c42:	d5fb      	bpl.n	8009c3c <_printf_i+0xb8>
 8009c44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009c48:	2d00      	cmp	r5, #0
 8009c4a:	da03      	bge.n	8009c54 <_printf_i+0xd0>
 8009c4c:	232d      	movs	r3, #45	@ 0x2d
 8009c4e:	426d      	negs	r5, r5
 8009c50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c54:	4858      	ldr	r0, [pc, #352]	@ (8009db8 <_printf_i+0x234>)
 8009c56:	230a      	movs	r3, #10
 8009c58:	e011      	b.n	8009c7e <_printf_i+0xfa>
 8009c5a:	6821      	ldr	r1, [r4, #0]
 8009c5c:	6833      	ldr	r3, [r6, #0]
 8009c5e:	0608      	lsls	r0, r1, #24
 8009c60:	f853 5b04 	ldr.w	r5, [r3], #4
 8009c64:	d402      	bmi.n	8009c6c <_printf_i+0xe8>
 8009c66:	0649      	lsls	r1, r1, #25
 8009c68:	bf48      	it	mi
 8009c6a:	b2ad      	uxthmi	r5, r5
 8009c6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c6e:	4852      	ldr	r0, [pc, #328]	@ (8009db8 <_printf_i+0x234>)
 8009c70:	6033      	str	r3, [r6, #0]
 8009c72:	bf14      	ite	ne
 8009c74:	230a      	movne	r3, #10
 8009c76:	2308      	moveq	r3, #8
 8009c78:	2100      	movs	r1, #0
 8009c7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c7e:	6866      	ldr	r6, [r4, #4]
 8009c80:	60a6      	str	r6, [r4, #8]
 8009c82:	2e00      	cmp	r6, #0
 8009c84:	db05      	blt.n	8009c92 <_printf_i+0x10e>
 8009c86:	6821      	ldr	r1, [r4, #0]
 8009c88:	432e      	orrs	r6, r5
 8009c8a:	f021 0104 	bic.w	r1, r1, #4
 8009c8e:	6021      	str	r1, [r4, #0]
 8009c90:	d04b      	beq.n	8009d2a <_printf_i+0x1a6>
 8009c92:	4616      	mov	r6, r2
 8009c94:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c98:	fb03 5711 	mls	r7, r3, r1, r5
 8009c9c:	5dc7      	ldrb	r7, [r0, r7]
 8009c9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ca2:	462f      	mov	r7, r5
 8009ca4:	42bb      	cmp	r3, r7
 8009ca6:	460d      	mov	r5, r1
 8009ca8:	d9f4      	bls.n	8009c94 <_printf_i+0x110>
 8009caa:	2b08      	cmp	r3, #8
 8009cac:	d10b      	bne.n	8009cc6 <_printf_i+0x142>
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	07df      	lsls	r7, r3, #31
 8009cb2:	d508      	bpl.n	8009cc6 <_printf_i+0x142>
 8009cb4:	6923      	ldr	r3, [r4, #16]
 8009cb6:	6861      	ldr	r1, [r4, #4]
 8009cb8:	4299      	cmp	r1, r3
 8009cba:	bfde      	ittt	le
 8009cbc:	2330      	movle	r3, #48	@ 0x30
 8009cbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009cc2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009cc6:	1b92      	subs	r2, r2, r6
 8009cc8:	6122      	str	r2, [r4, #16]
 8009cca:	f8cd a000 	str.w	sl, [sp]
 8009cce:	464b      	mov	r3, r9
 8009cd0:	aa03      	add	r2, sp, #12
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	4640      	mov	r0, r8
 8009cd6:	f7ff fee7 	bl	8009aa8 <_printf_common>
 8009cda:	3001      	adds	r0, #1
 8009cdc:	d14a      	bne.n	8009d74 <_printf_i+0x1f0>
 8009cde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ce2:	b004      	add	sp, #16
 8009ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ce8:	6823      	ldr	r3, [r4, #0]
 8009cea:	f043 0320 	orr.w	r3, r3, #32
 8009cee:	6023      	str	r3, [r4, #0]
 8009cf0:	4832      	ldr	r0, [pc, #200]	@ (8009dbc <_printf_i+0x238>)
 8009cf2:	2778      	movs	r7, #120	@ 0x78
 8009cf4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009cf8:	6823      	ldr	r3, [r4, #0]
 8009cfa:	6831      	ldr	r1, [r6, #0]
 8009cfc:	061f      	lsls	r7, r3, #24
 8009cfe:	f851 5b04 	ldr.w	r5, [r1], #4
 8009d02:	d402      	bmi.n	8009d0a <_printf_i+0x186>
 8009d04:	065f      	lsls	r7, r3, #25
 8009d06:	bf48      	it	mi
 8009d08:	b2ad      	uxthmi	r5, r5
 8009d0a:	6031      	str	r1, [r6, #0]
 8009d0c:	07d9      	lsls	r1, r3, #31
 8009d0e:	bf44      	itt	mi
 8009d10:	f043 0320 	orrmi.w	r3, r3, #32
 8009d14:	6023      	strmi	r3, [r4, #0]
 8009d16:	b11d      	cbz	r5, 8009d20 <_printf_i+0x19c>
 8009d18:	2310      	movs	r3, #16
 8009d1a:	e7ad      	b.n	8009c78 <_printf_i+0xf4>
 8009d1c:	4826      	ldr	r0, [pc, #152]	@ (8009db8 <_printf_i+0x234>)
 8009d1e:	e7e9      	b.n	8009cf4 <_printf_i+0x170>
 8009d20:	6823      	ldr	r3, [r4, #0]
 8009d22:	f023 0320 	bic.w	r3, r3, #32
 8009d26:	6023      	str	r3, [r4, #0]
 8009d28:	e7f6      	b.n	8009d18 <_printf_i+0x194>
 8009d2a:	4616      	mov	r6, r2
 8009d2c:	e7bd      	b.n	8009caa <_printf_i+0x126>
 8009d2e:	6833      	ldr	r3, [r6, #0]
 8009d30:	6825      	ldr	r5, [r4, #0]
 8009d32:	6961      	ldr	r1, [r4, #20]
 8009d34:	1d18      	adds	r0, r3, #4
 8009d36:	6030      	str	r0, [r6, #0]
 8009d38:	062e      	lsls	r6, r5, #24
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	d501      	bpl.n	8009d42 <_printf_i+0x1be>
 8009d3e:	6019      	str	r1, [r3, #0]
 8009d40:	e002      	b.n	8009d48 <_printf_i+0x1c4>
 8009d42:	0668      	lsls	r0, r5, #25
 8009d44:	d5fb      	bpl.n	8009d3e <_printf_i+0x1ba>
 8009d46:	8019      	strh	r1, [r3, #0]
 8009d48:	2300      	movs	r3, #0
 8009d4a:	6123      	str	r3, [r4, #16]
 8009d4c:	4616      	mov	r6, r2
 8009d4e:	e7bc      	b.n	8009cca <_printf_i+0x146>
 8009d50:	6833      	ldr	r3, [r6, #0]
 8009d52:	1d1a      	adds	r2, r3, #4
 8009d54:	6032      	str	r2, [r6, #0]
 8009d56:	681e      	ldr	r6, [r3, #0]
 8009d58:	6862      	ldr	r2, [r4, #4]
 8009d5a:	2100      	movs	r1, #0
 8009d5c:	4630      	mov	r0, r6
 8009d5e:	f7f6 fa67 	bl	8000230 <memchr>
 8009d62:	b108      	cbz	r0, 8009d68 <_printf_i+0x1e4>
 8009d64:	1b80      	subs	r0, r0, r6
 8009d66:	6060      	str	r0, [r4, #4]
 8009d68:	6863      	ldr	r3, [r4, #4]
 8009d6a:	6123      	str	r3, [r4, #16]
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d72:	e7aa      	b.n	8009cca <_printf_i+0x146>
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	4632      	mov	r2, r6
 8009d78:	4649      	mov	r1, r9
 8009d7a:	4640      	mov	r0, r8
 8009d7c:	47d0      	blx	sl
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d0ad      	beq.n	8009cde <_printf_i+0x15a>
 8009d82:	6823      	ldr	r3, [r4, #0]
 8009d84:	079b      	lsls	r3, r3, #30
 8009d86:	d413      	bmi.n	8009db0 <_printf_i+0x22c>
 8009d88:	68e0      	ldr	r0, [r4, #12]
 8009d8a:	9b03      	ldr	r3, [sp, #12]
 8009d8c:	4298      	cmp	r0, r3
 8009d8e:	bfb8      	it	lt
 8009d90:	4618      	movlt	r0, r3
 8009d92:	e7a6      	b.n	8009ce2 <_printf_i+0x15e>
 8009d94:	2301      	movs	r3, #1
 8009d96:	4632      	mov	r2, r6
 8009d98:	4649      	mov	r1, r9
 8009d9a:	4640      	mov	r0, r8
 8009d9c:	47d0      	blx	sl
 8009d9e:	3001      	adds	r0, #1
 8009da0:	d09d      	beq.n	8009cde <_printf_i+0x15a>
 8009da2:	3501      	adds	r5, #1
 8009da4:	68e3      	ldr	r3, [r4, #12]
 8009da6:	9903      	ldr	r1, [sp, #12]
 8009da8:	1a5b      	subs	r3, r3, r1
 8009daa:	42ab      	cmp	r3, r5
 8009dac:	dcf2      	bgt.n	8009d94 <_printf_i+0x210>
 8009dae:	e7eb      	b.n	8009d88 <_printf_i+0x204>
 8009db0:	2500      	movs	r5, #0
 8009db2:	f104 0619 	add.w	r6, r4, #25
 8009db6:	e7f5      	b.n	8009da4 <_printf_i+0x220>
 8009db8:	0800a091 	.word	0x0800a091
 8009dbc:	0800a0a2 	.word	0x0800a0a2

08009dc0 <__malloc_lock>:
 8009dc0:	4801      	ldr	r0, [pc, #4]	@ (8009dc8 <__malloc_lock+0x8>)
 8009dc2:	f7ff bc75 	b.w	80096b0 <__retarget_lock_acquire_recursive>
 8009dc6:	bf00      	nop
 8009dc8:	20001df4 	.word	0x20001df4

08009dcc <__malloc_unlock>:
 8009dcc:	4801      	ldr	r0, [pc, #4]	@ (8009dd4 <__malloc_unlock+0x8>)
 8009dce:	f7ff bc70 	b.w	80096b2 <__retarget_lock_release_recursive>
 8009dd2:	bf00      	nop
 8009dd4:	20001df4 	.word	0x20001df4

08009dd8 <_realloc_r>:
 8009dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ddc:	4607      	mov	r7, r0
 8009dde:	4614      	mov	r4, r2
 8009de0:	460d      	mov	r5, r1
 8009de2:	b921      	cbnz	r1, 8009dee <_realloc_r+0x16>
 8009de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009de8:	4611      	mov	r1, r2
 8009dea:	f7ff bddd 	b.w	80099a8 <_malloc_r>
 8009dee:	b92a      	cbnz	r2, 8009dfc <_realloc_r+0x24>
 8009df0:	f000 f858 	bl	8009ea4 <_free_r>
 8009df4:	4625      	mov	r5, r4
 8009df6:	4628      	mov	r0, r5
 8009df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dfc:	f000 f89c 	bl	8009f38 <_malloc_usable_size_r>
 8009e00:	4284      	cmp	r4, r0
 8009e02:	4606      	mov	r6, r0
 8009e04:	d802      	bhi.n	8009e0c <_realloc_r+0x34>
 8009e06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009e0a:	d8f4      	bhi.n	8009df6 <_realloc_r+0x1e>
 8009e0c:	4621      	mov	r1, r4
 8009e0e:	4638      	mov	r0, r7
 8009e10:	f7ff fdca 	bl	80099a8 <_malloc_r>
 8009e14:	4680      	mov	r8, r0
 8009e16:	b908      	cbnz	r0, 8009e1c <_realloc_r+0x44>
 8009e18:	4645      	mov	r5, r8
 8009e1a:	e7ec      	b.n	8009df6 <_realloc_r+0x1e>
 8009e1c:	42b4      	cmp	r4, r6
 8009e1e:	4622      	mov	r2, r4
 8009e20:	4629      	mov	r1, r5
 8009e22:	bf28      	it	cs
 8009e24:	4632      	movcs	r2, r6
 8009e26:	f000 f82f 	bl	8009e88 <memcpy>
 8009e2a:	4629      	mov	r1, r5
 8009e2c:	4638      	mov	r0, r7
 8009e2e:	f000 f839 	bl	8009ea4 <_free_r>
 8009e32:	e7f1      	b.n	8009e18 <_realloc_r+0x40>

08009e34 <memmove>:
 8009e34:	4288      	cmp	r0, r1
 8009e36:	b510      	push	{r4, lr}
 8009e38:	eb01 0402 	add.w	r4, r1, r2
 8009e3c:	d902      	bls.n	8009e44 <memmove+0x10>
 8009e3e:	4284      	cmp	r4, r0
 8009e40:	4623      	mov	r3, r4
 8009e42:	d807      	bhi.n	8009e54 <memmove+0x20>
 8009e44:	1e43      	subs	r3, r0, #1
 8009e46:	42a1      	cmp	r1, r4
 8009e48:	d008      	beq.n	8009e5c <memmove+0x28>
 8009e4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e52:	e7f8      	b.n	8009e46 <memmove+0x12>
 8009e54:	4402      	add	r2, r0
 8009e56:	4601      	mov	r1, r0
 8009e58:	428a      	cmp	r2, r1
 8009e5a:	d100      	bne.n	8009e5e <memmove+0x2a>
 8009e5c:	bd10      	pop	{r4, pc}
 8009e5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e66:	e7f7      	b.n	8009e58 <memmove+0x24>

08009e68 <_sbrk_r>:
 8009e68:	b538      	push	{r3, r4, r5, lr}
 8009e6a:	4d06      	ldr	r5, [pc, #24]	@ (8009e84 <_sbrk_r+0x1c>)
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	4604      	mov	r4, r0
 8009e70:	4608      	mov	r0, r1
 8009e72:	602b      	str	r3, [r5, #0]
 8009e74:	f7f6 fee4 	bl	8000c40 <_sbrk>
 8009e78:	1c43      	adds	r3, r0, #1
 8009e7a:	d102      	bne.n	8009e82 <_sbrk_r+0x1a>
 8009e7c:	682b      	ldr	r3, [r5, #0]
 8009e7e:	b103      	cbz	r3, 8009e82 <_sbrk_r+0x1a>
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	bd38      	pop	{r3, r4, r5, pc}
 8009e84:	20001e00 	.word	0x20001e00

08009e88 <memcpy>:
 8009e88:	440a      	add	r2, r1
 8009e8a:	4291      	cmp	r1, r2
 8009e8c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009e90:	d100      	bne.n	8009e94 <memcpy+0xc>
 8009e92:	4770      	bx	lr
 8009e94:	b510      	push	{r4, lr}
 8009e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e9e:	4291      	cmp	r1, r2
 8009ea0:	d1f9      	bne.n	8009e96 <memcpy+0xe>
 8009ea2:	bd10      	pop	{r4, pc}

08009ea4 <_free_r>:
 8009ea4:	b538      	push	{r3, r4, r5, lr}
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	2900      	cmp	r1, #0
 8009eaa:	d041      	beq.n	8009f30 <_free_r+0x8c>
 8009eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009eb0:	1f0c      	subs	r4, r1, #4
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	bfb8      	it	lt
 8009eb6:	18e4      	addlt	r4, r4, r3
 8009eb8:	f7ff ff82 	bl	8009dc0 <__malloc_lock>
 8009ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8009f34 <_free_r+0x90>)
 8009ebe:	6813      	ldr	r3, [r2, #0]
 8009ec0:	b933      	cbnz	r3, 8009ed0 <_free_r+0x2c>
 8009ec2:	6063      	str	r3, [r4, #4]
 8009ec4:	6014      	str	r4, [r2, #0]
 8009ec6:	4628      	mov	r0, r5
 8009ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ecc:	f7ff bf7e 	b.w	8009dcc <__malloc_unlock>
 8009ed0:	42a3      	cmp	r3, r4
 8009ed2:	d908      	bls.n	8009ee6 <_free_r+0x42>
 8009ed4:	6820      	ldr	r0, [r4, #0]
 8009ed6:	1821      	adds	r1, r4, r0
 8009ed8:	428b      	cmp	r3, r1
 8009eda:	bf01      	itttt	eq
 8009edc:	6819      	ldreq	r1, [r3, #0]
 8009ede:	685b      	ldreq	r3, [r3, #4]
 8009ee0:	1809      	addeq	r1, r1, r0
 8009ee2:	6021      	streq	r1, [r4, #0]
 8009ee4:	e7ed      	b.n	8009ec2 <_free_r+0x1e>
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	b10b      	cbz	r3, 8009ef0 <_free_r+0x4c>
 8009eec:	42a3      	cmp	r3, r4
 8009eee:	d9fa      	bls.n	8009ee6 <_free_r+0x42>
 8009ef0:	6811      	ldr	r1, [r2, #0]
 8009ef2:	1850      	adds	r0, r2, r1
 8009ef4:	42a0      	cmp	r0, r4
 8009ef6:	d10b      	bne.n	8009f10 <_free_r+0x6c>
 8009ef8:	6820      	ldr	r0, [r4, #0]
 8009efa:	4401      	add	r1, r0
 8009efc:	1850      	adds	r0, r2, r1
 8009efe:	4283      	cmp	r3, r0
 8009f00:	6011      	str	r1, [r2, #0]
 8009f02:	d1e0      	bne.n	8009ec6 <_free_r+0x22>
 8009f04:	6818      	ldr	r0, [r3, #0]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	6053      	str	r3, [r2, #4]
 8009f0a:	4408      	add	r0, r1
 8009f0c:	6010      	str	r0, [r2, #0]
 8009f0e:	e7da      	b.n	8009ec6 <_free_r+0x22>
 8009f10:	d902      	bls.n	8009f18 <_free_r+0x74>
 8009f12:	230c      	movs	r3, #12
 8009f14:	602b      	str	r3, [r5, #0]
 8009f16:	e7d6      	b.n	8009ec6 <_free_r+0x22>
 8009f18:	6820      	ldr	r0, [r4, #0]
 8009f1a:	1821      	adds	r1, r4, r0
 8009f1c:	428b      	cmp	r3, r1
 8009f1e:	bf04      	itt	eq
 8009f20:	6819      	ldreq	r1, [r3, #0]
 8009f22:	685b      	ldreq	r3, [r3, #4]
 8009f24:	6063      	str	r3, [r4, #4]
 8009f26:	bf04      	itt	eq
 8009f28:	1809      	addeq	r1, r1, r0
 8009f2a:	6021      	streq	r1, [r4, #0]
 8009f2c:	6054      	str	r4, [r2, #4]
 8009f2e:	e7ca      	b.n	8009ec6 <_free_r+0x22>
 8009f30:	bd38      	pop	{r3, r4, r5, pc}
 8009f32:	bf00      	nop
 8009f34:	20001dfc 	.word	0x20001dfc

08009f38 <_malloc_usable_size_r>:
 8009f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f3c:	1f18      	subs	r0, r3, #4
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	bfbc      	itt	lt
 8009f42:	580b      	ldrlt	r3, [r1, r0]
 8009f44:	18c0      	addlt	r0, r0, r3
 8009f46:	4770      	bx	lr

08009f48 <_init>:
 8009f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f4a:	bf00      	nop
 8009f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f4e:	bc08      	pop	{r3}
 8009f50:	469e      	mov	lr, r3
 8009f52:	4770      	bx	lr

08009f54 <_fini>:
 8009f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f56:	bf00      	nop
 8009f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f5a:	bc08      	pop	{r3}
 8009f5c:	469e      	mov	lr, r3
 8009f5e:	4770      	bx	lr
