// Seed: 2426364306
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5
);
  always @(posedge id_3) begin
    id_1 <= id_3;
    id_1 <= 1;
  end
endmodule
