// Seed: 2677845665
module module_0;
  final id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri1 void id_0,
    output tri id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    output tri0 id_8
);
  wire id_10, id_11;
  wire id_12, id_13, \id_14 , id_15;
  or primCall (id_1, id_10, id_11, id_12, id_13, id_15, id_2, id_3, id_5, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1 id_0,
    output wire id_1,
    output tri0 id_2
);
  assign id_1 = -1;
  buf primCall (id_1, id_4);
  wand id_4 = -1;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7;
endmodule
