--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml lab2_design_top.twx lab2_design_top.ncd -o
lab2_design_top.twr lab2_design_top.pcf

Design file:              lab2_design_top.ncd
Physical constraint file: lab2_design_top.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_pin
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
DIP_pins<0>     |    0.254(R)|      FAST  |    1.743(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<1>     |    0.438(R)|      FAST  |    1.601(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<2>     |    0.497(R)|      FAST  |    1.708(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
DIP_pins<3>     |    0.341(R)|      FAST  |    1.948(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
reset_pin       |    0.697(R)|      FAST  |    1.846(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
serialDataIn_pin|    0.689(R)|      FAST  |    1.999(R)|      SLOW  |clock_pin_BUFGP   |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock clock_pin to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
LED_hi_pin       |         9.249(R)|      SLOW  |         3.646(R)|      FAST  |clock_pin_BUFGP   |   0.000|
LED_lo_pin       |         8.974(R)|      SLOW  |         3.484(R)|      FAST  |clock_pin_BUFGP   |   0.000|
serialDataOut_pin|         9.226(R)|      SLOW  |         3.618(R)|      FAST  |clock_pin_BUFGP   |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_pin      |    3.575|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 26 10:55:03 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



