{
  "name": "ostd::arch::irq::chip::ioapic::IoApic::new",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:30:5: 34:14",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApic::new(_1: usize, _2: u32, _3: &io::io_mem::allocator::IoMemAllocatorBuilder) -> arch::irq::chip::ioapic::IoApic {\n    let mut _0: arch::irq::chip::ioapic::IoApic;\n    let mut _4: arch::irq::chip::ioapic::IoApicAccess;\n    let  _5: u8;\n    let mut _6: &mut arch::irq::chip::ioapic::IoApicAccess;\n    let  _7: log::Level;\n    let mut _8: bool;\n    let mut _9: &log::Level;\n    let mut _10: &log::LevelFilter;\n    let mut _11: bool;\n    let mut _12: &log::Level;\n    let mut _13: &log::LevelFilter;\n    let  _14: log::LevelFilter;\n    let  _15: ();\n    let mut _16: core::fmt::Arguments<'_>;\n    let  _17: (&usize, &u8, &u8, &u32, &u8);\n    let mut _18: &usize;\n    let mut _19: &u8;\n    let  _20: u8;\n    let mut _21: &mut arch::irq::chip::ioapic::IoApicAccess;\n    let mut _22: &u8;\n    let  _23: u8;\n    let mut _24: &mut arch::irq::chip::ioapic::IoApicAccess;\n    let mut _25: &u32;\n    let mut _26: &u8;\n    let  _27: [core::fmt::rt::Argument<'_>; 5];\n    let mut _28: core::fmt::rt::Argument<'_>;\n    let mut _29: core::fmt::rt::Argument<'_>;\n    let mut _30: core::fmt::rt::Argument<'_>;\n    let mut _31: core::fmt::rt::Argument<'_>;\n    let mut _32: core::fmt::rt::Argument<'_>;\n    let mut _33: &[u8; 84];\n    let  _34: &[core::fmt::rt::Argument<'_>; 5];\n    let  _35: &(&str, &str, &core::panic::Location<'_>);\n    let  _36: (&str, &str, &core::panic::Location<'_>);\n    let mut _37: &str;\n    let  _38: &core::panic::Location<'_>;\n    let mut _39: arch::irq::chip::ioapic::IoApic;\n    let mut _40: arch::irq::chip::ioapic::IoApicAccess;\n    let mut _41: core::ops::RangeInclusive<u8>;\n    let mut _42: core::ops::RangeInclusive<u8>;\n    let mut _43: core::ops::RangeInclusive<u8>;\n    let mut _44: core::option::Option<u8>;\n    let mut _45: &mut core::ops::RangeInclusive<u8>;\n    let mut _46: isize;\n    let  _47: u8;\n    let  _48: ();\n    let mut _49: core::result::Result<(), error::Error>;\n    let mut _50: &mut arch::irq::chip::ioapic::IoApic;\n    let mut _51: &usize;\n    let mut _52: &u8;\n    let mut _53: &u8;\n    let mut _54: &u32;\n    let mut _55: &u8;\n    debug base_address => _1;\n    debug base_interrupt => _2;\n    debug io_mem_builder => _3;\n    debug access => _4;\n    debug max_redirection_entry => _5;\n    debug lvl => _7;\n    debug args => _17;\n    debug args => _27;\n    debug ioapic => _39;\n    debug iter => _43;\n    debug index => _47;\n    bb0: {\n        StorageLive(_4);\n        _4 = arch::irq::chip::ioapic::IoApicAccess::new(_1, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = &mut _4;\n        _5 = arch::irq::chip::ioapic::IoApicAccess::max_redirection_entry(move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        _7 = log::Level::Info;\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = &_7;\n        StorageLive(_10);\n        _10 = arch::irq::chip::ioapic::IoApic::new::promoted[0];\n        _8 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _9, move _10) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        switchInt(move _8) -> [0: bb19, otherwise: bb4];\n    }\n    bb4: {\n        StorageDead(_10);\n        StorageDead(_9);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = &_7;\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = log::max_level() -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _13 = &_14;\n        _11 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _12, move _13) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        switchInt(move _11) -> [0: bb18, otherwise: bb7];\n    }\n    bb7: {\n        StorageDead(_14);\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageLive(_16);\n        StorageLive(_17);\n        StorageLive(_18);\n        _18 = &_1;\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        _21 = &mut _4;\n        _20 = arch::irq::chip::ioapic::IoApicAccess::id(move _21) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_21);\n        _19 = &_20;\n        StorageLive(_22);\n        StorageLive(_23);\n        StorageLive(_24);\n        _24 = &mut _4;\n        _23 = arch::irq::chip::ioapic::IoApicAccess::version(move _24) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_24);\n        _22 = &_23;\n        StorageLive(_25);\n        _25 = &_2;\n        StorageLive(_26);\n        _26 = &_5;\n        _17 = (move _18, move _19, move _22, move _25, move _26);\n        StorageDead(_26);\n        StorageDead(_25);\n        StorageDead(_22);\n        StorageDead(_19);\n        StorageDead(_18);\n        StorageLive(_27);\n        StorageLive(_28);\n        _51 = (_17.0: &usize);\n        _28 = core::fmt::rt::Argument::<'_>::new_lower_hex::<usize>(_51) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageLive(_29);\n        _52 = (_17.1: &u8);\n        _29 = core::fmt::rt::Argument::<'_>::new_display::<u8>(_52) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        StorageLive(_30);\n        _53 = (_17.2: &u8);\n        _30 = core::fmt::rt::Argument::<'_>::new_display::<u8>(_53) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageLive(_31);\n        _54 = (_17.3: &u32);\n        _31 = core::fmt::rt::Argument::<'_>::new_display::<u32>(_54) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageLive(_32);\n        _55 = (_17.4: &u8);\n        _32 = core::fmt::rt::Argument::<'_>::new_display::<u8>(_55) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        _27 = [move _28, move _29, move _30, move _31, move _32];\n        StorageDead(_32);\n        StorageDead(_31);\n        StorageDead(_30);\n        StorageDead(_29);\n        StorageDead(_28);\n        StorageLive(_33);\n        _33 = b\"\\x13[IOAPIC]: Found at \\xc1 \\x00\\x80`\\x05, ID \\xc0\\n, version \\xc0\\x11, interrupt base \\xc0\\x12, interrupt count \\xc0\\x00\";\n        _34 = &_27;\n        _16 = core::fmt::Arguments::<'_>::new::<84, 5>(move _33, _34) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_33);\n        StorageLive(_36);\n        StorageLive(_37);\n        _37 = \"ostd::arch::irq::chip::ioapic\";\n        _38 = log::__private_api::loc() -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        _36 = (move _37, \"ostd::arch::irq::chip::ioapic\", _38);\n        StorageDead(_37);\n        _35 = &_36;\n        _15 = log::__private_api::log::<'_, (), log::__private_api::GlobalLogger>(log::__private_api::GlobalLogger, move _16, _7, _35, ()) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_16);\n        StorageDead(_36);\n        StorageDead(_27);\n        StorageDead(_23);\n        StorageDead(_20);\n        StorageDead(_17);\n        goto -> bb20;\n    }\n    bb18: {\n        StorageDead(_14);\n        StorageDead(_13);\n        StorageDead(_12);\n        goto -> bb20;\n    }\n    bb19: {\n        StorageDead(_10);\n        StorageDead(_9);\n        goto -> bb20;\n    }\n    bb20: {\n        StorageDead(_11);\n        StorageDead(_8);\n        StorageLive(_39);\n        StorageLive(_40);\n        _40 = move _4;\n        _39 = IoApic(move _40, _2, _5);\n        StorageDead(_40);\n        StorageLive(_41);\n        StorageLive(_42);\n        _42 = core::ops::RangeInclusive::<u8>::new(0_u8, _5) -> [return: bb21, unwind unreachable];\n    }\n    bb21: {\n        _41 = <core::ops::RangeInclusive<u8> as core::iter::IntoIterator>::into_iter(move _42) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_42);\n        StorageLive(_43);\n        _43 = move _41;\n        goto -> bb23;\n    }\n    bb23: {\n        StorageLive(_44);\n        _45 = &mut _43;\n        _44 = <core::ops::RangeInclusive<u8> as core::iter::Iterator>::next(_45) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        _46 = discriminant(_44);\n        switchInt(move _46) -> [0: bb27, 1: bb26, otherwise: bb25];\n    }\n    bb25: {\n        unreachable;\n    }\n    bb26: {\n        _47 = ((_44 as variant#1).0: u8);\n        StorageLive(_49);\n        StorageLive(_50);\n        _50 = &mut _39;\n        _49 = arch::irq::chip::ioapic::IoApic::disable(move _50, _47) -> [return: bb28, unwind unreachable];\n    }\n    bb27: {\n        StorageDead(_44);\n        StorageDead(_43);\n        StorageDead(_41);\n        _0 = move _39;\n        StorageDead(_39);\n        StorageDead(_4);\n        return;\n    }\n    bb28: {\n        StorageDead(_50);\n        _48 = core::result::Result::<(), error::Error>::unwrap(move _49) -> [return: bb29, unwind unreachable];\n    }\n    bb29: {\n        StorageDead(_49);\n        StorageDead(_44);\n        goto -> bb23;\n    }\n}\n"
}