Running: /cad/x_14/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/EM_TB_isim_beh.exe" -prj "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/EM_TB_beh.prj" "work.EM_TB" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/ECHO_MODULE.vhd" into library work
Parsing VHDL file "/home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/ECHO_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95656 KB
Fuse CPU Usage: 930 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity ECHO_MODULE [\ECHO_MODULE(24,14)\]
Compiling architecture behavior of entity em_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/INTRA/chakal/workspace/project/vivado/ECHO_MODULE/EM_TB_isim_beh.exe
Fuse Memory Usage: 206448 KB
Fuse CPU Usage: 1010 ms
GCC CPU Usage: 120 ms
