// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/09/2015 12:52:54"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mycpu (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	LED,
	KEY);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK_50;
output 	[7:0] LED;
input 	[1:0] KEY;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 4mA
// KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mycpu_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \CLOCK_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[0]~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ;
wire \registers~130_combout ;
wire \registers[0][0]~67_combout ;
wire \registers[0][7]~136_combout ;
wire \registers[0][7]~q ;
wire \registers[1][0]~65_combout ;
wire \registers[1][7]~135_combout ;
wire \registers[1][7]~q ;
wire \state~0_combout ;
wire \state~1_combout ;
wire \Mux8~2_combout ;
wire \registers[2][7]~134_combout ;
wire \registers[2][7]~q ;
wire \Mux8~3_combout ;
wire \registers[4][0]~58_combout ;
wire \registers[4][7]~129_combout ;
wire \registers[4][7]~q ;
wire \registers[6][7]~53_combout ;
wire \registers[6][7]~_Duplicate_1_q ;
wire \Mux8~0_combout ;
wire \registers[5][0]~56_combout ;
wire \registers[5][7]~128_combout ;
wire \registers[5][7]~q ;
wire \Mux8~1_combout ;
wire \Mux8~4_combout ;
wire \instruction[0]~feeder_combout ;
wire \imm~feeder_combout ;
wire \imm~q ;
wire \registers[3][0]~69_combout ;
wire \registers[6][1]~26_combout ;
wire \registers[0][4]~106_combout ;
wire \registers[0][4]~q ;
wire \registers[1][4]~105_combout ;
wire \registers[1][4]~q ;
wire \Mux27~2_combout ;
wire \registers[3][4]~107_combout ;
wire \registers[3][4]~q ;
wire \registers[2][4]~104_combout ;
wire \registers[2][4]~q ;
wire \Mux27~3_combout ;
wire \registers[6][4]~41_combout ;
wire \registers[6][4]~_Duplicate_1_q ;
wire \Mux27~0_combout ;
wire \registers[5][4]~98_combout ;
wire \registers[5][4]~q ;
wire \Mux27~1_combout ;
wire \Mux27~4_combout ;
wire \registers[6][4]~11_combout ;
wire \registers[4][2]~81_combout ;
wire \registers[4][2]~q ;
wire \registers[6][2]~32_combout ;
wire \registers[6][2]~_Duplicate_1_q ;
wire \Mux13~0_combout ;
wire \registers[5][2]~80_combout ;
wire \registers[5][2]~q ;
wire \Mux13~1_combout ;
wire \registers[2][2]~85_combout ;
wire \registers[2][2]~q ;
wire \registers[0][2]~87_combout ;
wire \registers[0][2]~q ;
wire \registers[1][2]~86_combout ;
wire \registers[1][2]~q ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~4_combout ;
wire \registers[2][1]~76_combout ;
wire \registers[2][1]~q ;
wire \registers[1][1]~77_combout ;
wire \registers[1][1]~q ;
wire \registers[0][1]~78_combout ;
wire \registers[0][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~3_combout ;
wire \registers[4][1]~72_combout ;
wire \registers[4][1]~q ;
wire \registers[6][1]~28_combout ;
wire \registers[6][1]~_Duplicate_1_q ;
wire \Mux30~0_combout ;
wire \registers[5][1]~71_combout ;
wire \registers[5][1]~q ;
wire \Mux30~1_combout ;
wire \Mux30~4_combout ;
wire \Add1~0_combout ;
wire \Mux159~0_combout ;
wire \Add2~0_combout ;
wire \registers[6][4]~14_combout ;
wire \registers[0][0]~54_combout ;
wire \registers[0][0]~55_combout ;
wire \registers[4][0]~59_combout ;
wire \registers[4][0]~q ;
wire \registers[6][0]~_Duplicate_1_q ;
wire \Mux15~0_combout ;
wire \registers[5][0]~57_combout ;
wire \registers[5][0]~q ;
wire \Mux15~1_combout ;
wire \registers[0][0]~68_combout ;
wire \registers[0][0]~q ;
wire \registers[1][0]~66_combout ;
wire \registers[1][0]~q ;
wire \Mux15~2_combout ;
wire \registers[3][0]~70_combout ;
wire \registers[3][0]~q ;
wire \registers[2][0]~64_combout ;
wire \registers[2][0]~q ;
wire \Mux15~3_combout ;
wire \Mux15~4_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \registers[6][1]~24_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \registers[6][1]~25_combout ;
wire \registers[6][1]~27_combout ;
wire \registers[3][1]~79_combout ;
wire \registers[3][1]~q ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~4_combout ;
wire \instruction[2]~feeder_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \registers[6][2]~29_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \registers[6][2]~30_combout ;
wire \registers[6][2]~31_combout ;
wire \registers[3][2]~88_combout ;
wire \registers[3][2]~q ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Mux29~0_combout ;
wire \Mux29~1_combout ;
wire \Mux29~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \registers[6][3]~33_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \registers[6][3]~34_combout ;
wire \registers[6][3]~35_combout ;
wire \registers[1][3]~95_combout ;
wire \registers[1][3]~q ;
wire \registers[0][3]~96_combout ;
wire \registers[0][3]~q ;
wire \Mux28~2_combout ;
wire \registers[3][3]~97_combout ;
wire \registers[3][3]~q ;
wire \registers[2][3]~94_combout ;
wire \registers[2][3]~q ;
wire \Mux28~3_combout ;
wire \registers[4][3]~90_combout ;
wire \registers[4][3]~q ;
wire \registers[6][3]~36_combout ;
wire \registers[6][3]~_Duplicate_1_q ;
wire \Mux28~0_combout ;
wire \registers[5][3]~89_combout ;
wire \registers[5][3]~q ;
wire \Mux28~1_combout ;
wire \Mux28~4_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \registers[6][4]~37_combout ;
wire \registers[6][4]~38_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \registers[6][4]~39_combout ;
wire \registers[6][4]~40_combout ;
wire \registers[4][4]~99_combout ;
wire \registers[4][4]~q ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \Mux11~4_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \registers[6][5]~43_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \registers[6][5]~42_combout ;
wire \registers[6][5]~44_combout ;
wire \registers[3][5]~117_combout ;
wire \registers[3][5]~q ;
wire \registers[2][5]~114_combout ;
wire \registers[2][5]~q ;
wire \registers[1][5]~115_combout ;
wire \registers[1][5]~q ;
wire \registers[0][5]~116_combout ;
wire \registers[0][5]~q ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \registers[4][5]~109_combout ;
wire \registers[4][5]~q ;
wire \Mux10~0_combout ;
wire \registers[5][5]~108_combout ;
wire \registers[5][5]~q ;
wire \Mux10~1_combout ;
wire \Mux10~4_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \registers[6][6]~47_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \registers[6][6]~46_combout ;
wire \registers[6][6]~48_combout ;
wire \registers[4][6]~119_combout ;
wire \registers[4][6]~q ;
wire \registers[6][6]~49_combout ;
wire \registers[6][6]~_Duplicate_1_q ;
wire \Mux25~0_combout ;
wire \registers[5][6]~118_combout ;
wire \registers[5][6]~q ;
wire \Mux25~1_combout ;
wire \registers[1][6]~125_combout ;
wire \registers[1][6]~q ;
wire \registers[0][6]~126_combout ;
wire \registers[0][6]~q ;
wire \Mux25~2_combout ;
wire \registers[3][6]~127_combout ;
wire \registers[3][6]~q ;
wire \Mux25~3_combout ;
wire \Mux25~4_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \registers[6][7]~51_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \registers[6][7]~50_combout ;
wire \registers[6][7]~52_combout ;
wire \registers[3][7]~137_combout ;
wire \registers[3][7]~q ;
wire \Mux24~2_combout ;
wire \Mux24~3_combout ;
wire \Mux24~0_combout ;
wire \Mux24~1_combout ;
wire \Mux24~4_combout ;
wire \Decoder0~1_combout ;
wire \registers~131_combout ;
wire \Add3~1 ;
wire \Add3~4 ;
wire \Add3~7 ;
wire \Add3~10 ;
wire \Add3~13 ;
wire \Add3~16 ;
wire \Add3~19 ;
wire \Add3~21_combout ;
wire \Add3~23_combout ;
wire \Mux152~0_combout ;
wire \Mux159~2_combout ;
wire \Mux152~1_combout ;
wire \Mux159~9_combout ;
wire \Mux159~5_combout ;
wire \Mux152~2_combout ;
wire \Mux152~3_combout ;
wire \Mux152~4_combout ;
wire \Mux152~5_combout ;
wire \registers[7][1]~75 ;
wire \registers[7][2]~84 ;
wire \registers[7][3]~93 ;
wire \registers[7][4]~103 ;
wire \registers[7][5]~113 ;
wire \registers[7][6]~123 ;
wire \registers[7][7]~132_combout ;
wire \Decoder1~0_combout ;
wire \registers[7][7]~q ;
wire \registers[2][0]~63_combout ;
wire \registers[2][6]~124_combout ;
wire \registers[2][6]~q ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~4_combout ;
wire \Add3~18_combout ;
wire \registers~120_combout ;
wire \registers~121_combout ;
wire \Add3~20_combout ;
wire \Mux153~4_combout ;
wire \Mux153~5_combout ;
wire \Mux153~2_combout ;
wire \Mux153~0_combout ;
wire \Mux153~1_combout ;
wire \Mux153~3_combout ;
wire \Mux153~6_combout ;
wire \Mux153~7_combout ;
wire \registers[7][6]~122_combout ;
wire \registers[7][6]~q ;
wire \instruction[9]~feeder_combout ;
wire \Decoder0~0_combout ;
wire \registers[6][5]~45_combout ;
wire \registers[6][5]~_Duplicate_1_q ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \Mux26~2_combout ;
wire \Mux26~3_combout ;
wire \Mux26~4_combout ;
wire \registers~110_combout ;
wire \registers~111_combout ;
wire \Add3~15_combout ;
wire \Add3~17_combout ;
wire \Mux154~4_combout ;
wire \Mux154~5_combout ;
wire \Mux154~2_combout ;
wire \Mux154~0_combout ;
wire \Mux154~1_combout ;
wire \Mux154~3_combout ;
wire \Mux154~6_combout ;
wire \Mux154~7_combout ;
wire \registers[7][5]~112_combout ;
wire \registers[7][5]~q ;
wire \instruction[12]~feeder_combout ;
wire \Add3~12_combout ;
wire \registers~100_combout ;
wire \registers~101_combout ;
wire \Add3~14_combout ;
wire \Mux155~2_combout ;
wire \Mux155~3_combout ;
wire \Mux155~0_combout ;
wire \Mux155~1_combout ;
wire \Mux155~4_combout ;
wire \Mux155~5_combout ;
wire \registers[7][4]~102_combout ;
wire \registers[7][4]~q ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~4_combout ;
wire \Add3~9_combout ;
wire \registers~91_combout ;
wire \Add3~11_combout ;
wire \Mux156~0_combout ;
wire \Mux156~1_combout ;
wire \Mux156~2_combout ;
wire \Mux156~3_combout ;
wire \Mux156~4_combout ;
wire \Mux156~5_combout ;
wire \registers[7][3]~92_combout ;
wire \registers[7][3]~q ;
wire \Add3~6_combout ;
wire \registers~82_combout ;
wire \Add3~8_combout ;
wire \Mux157~1_combout ;
wire \Mux157~0_combout ;
wire \Mux157~2_combout ;
wire \Mux157~3_combout ;
wire \Mux157~4_combout ;
wire \Mux157~5_combout ;
wire \Mux157~6_combout ;
wire \registers[7][2]~83_combout ;
wire \registers[7][2]~q ;
wire \instruction[13]~feeder_combout ;
wire \Add3~3_combout ;
wire \registers~73_combout ;
wire \Add3~5_combout ;
wire \Mux158~3_combout ;
wire \Mux158~4_combout ;
wire \Mux158~0_combout ;
wire \Mux158~1_combout ;
wire \Mux158~2_combout ;
wire \Mux158~5_combout ;
wire \Mux158~6_combout ;
wire \registers[7][1]~74_combout ;
wire \registers[7][1]~q ;
wire \instruction[8]~feeder_combout ;
wire \Mux31~0_combout ;
wire \Mux31~1_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Mux31~4_combout ;
wire \registers~60_combout ;
wire \Add3~0_combout ;
wire \Add3~2_combout ;
wire \registers~61_combout ;
wire \Mux159~1_combout ;
wire \Mux159~3_combout ;
wire \Mux159~4_combout ;
wire \Mux159~6_combout ;
wire \Mux159~7_combout ;
wire \Mux159~8_combout ;
wire \registers[7][0]~62_combout ;
wire \registers[7][0]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~3 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~5 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~7 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1 ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \instruction[11]~feeder_combout ;
wire \registers[6][0]~7_combout ;
wire \registers[6][0]~8_combout ;
wire \registers[6][0]~21_combout ;
wire \registers[6][0]~18_combout ;
wire \registers[6][0]~19_combout ;
wire \registers[6][0]~20_combout ;
wire \registers[6][0]~22_combout ;
wire \registers[6][0]~13_combout ;
wire \registers[6][0]~15_combout ;
wire \registers[6][0]~16_combout ;
wire \registers~9_combout ;
wire \registers[6][0]~12_combout ;
wire \registers[6][0]~10_combout ;
wire \registers[6][0]~17_combout ;
wire \registers[6][0]~23_combout ;
wire \registers[6][0]~q ;
wire \registers[6][1]~q ;
wire \registers[6][2]~q ;
wire \registers[6][3]~q ;
wire \registers[6][4]~q ;
wire \registers[6][5]~q ;
wire \registers[6][6]~q ;
wire \registers[6][7]~q ;
wire \altera_internal_jtag~TDO ;
wire [1:0] state;
wire [15:0] \ram|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] data_2;
wire [15:0] \ram|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] data_1;
wire [3:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [15:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [8:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] instruction;
wire [3:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [3:0] opcode;
wire [4:0] \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [2:0] rd;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;

wire [17:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [17:0] \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [9];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [10];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [11];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [12];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [13];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [14];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [15];

assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [9];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [10];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [11];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [12];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [13];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [14];
assign \ram|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\registers[6][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\registers[6][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\registers[6][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(\registers[6][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(\registers[6][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(\registers[6][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\registers[6][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\registers[6][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y17_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X16_Y23_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFA40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hB8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 16'h3030;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hC080;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'h6688;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~8 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~10 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~12 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13 .lut_mask = 16'hA5A5;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hF000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .lut_mask = 16'h2000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr .lut_mask = 16'hFF20;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 .lut_mask = 16'h6688;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = 16'h0800;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~9_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y21_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .lut_mask = 16'hA50A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .lut_mask = 16'hA50A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25 .lut_mask = 16'hA5A5;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y21_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~25_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N21
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y21_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 16'hD800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h2A18;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h44F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h00C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N31
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N7
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .lut_mask = 16'hCCF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \registers~130 (
// Equation(s):
// \registers~130_combout  = (\registers[7][7]~q  & (((!rd[2]) # (!rd[1])) # (!rd[0])))

	.dataa(\registers[7][7]~q ),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers~130_combout ),
	.cout());
// synopsys translate_off
defparam \registers~130 .lut_mask = 16'h2AAA;
defparam \registers~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \registers[0][0]~67 (
// Equation(s):
// \registers[0][0]~67_combout  = (!rd[1] & (!rd[0] & (\registers[6][0]~8_combout  & !rd[2])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(\registers[6][0]~8_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers[0][0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][0]~67 .lut_mask = 16'h0010;
defparam \registers[0][0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneive_lcell_comb \registers[0][7]~136 (
// Equation(s):
// \registers[0][7]~136_combout  = (\registers[0][0]~67_combout  & ((\registers[6][7]~52_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][7]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][7]~q ),
	.datad(\registers[6][7]~52_combout ),
	.cin(gnd),
	.combout(\registers[0][7]~136_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][7]~136 .lut_mask = 16'hFC30;
defparam \registers[0][7]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \registers[0][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][7]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][7] .is_wysiwyg = "true";
defparam \registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \registers[1][0]~65 (
// Equation(s):
// \registers[1][0]~65_combout  = (!rd[1] & (rd[0] & (\registers[6][0]~8_combout  & !rd[2])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(\registers[6][0]~8_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers[1][0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][0]~65 .lut_mask = 16'h0040;
defparam \registers[1][0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneive_lcell_comb \registers[1][7]~135 (
// Equation(s):
// \registers[1][7]~135_combout  = (\registers[1][0]~65_combout  & ((\registers[6][7]~52_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][7]~q ))

	.dataa(\registers[1][0]~65_combout ),
	.datab(gnd),
	.datac(\registers[1][7]~q ),
	.datad(\registers[6][7]~52_combout ),
	.cin(gnd),
	.combout(\registers[1][7]~135_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][7]~135 .lut_mask = 16'hFA50;
defparam \registers[1][7]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N3
dffeas \registers[1][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][7]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][7] .is_wysiwyg = "true";
defparam \registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~input_o ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\registers[7][7]~q ,\registers[7][6]~q ,\registers[7][5]~q ,\registers[7][4]~q ,\registers[7][3]~q ,\registers[7][2]~q ,\registers[7][1]~q ,\registers[7][0]~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "../programming/myasm/output.hex";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|altsyncram_pne2:altsyncram1|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 9;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 18;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 511;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 512;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 9;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 18;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 511;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 512;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078010580C1603;
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = (!state[0] & !state[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\state~0_combout ),
	.cout());
// synopsys translate_off
defparam \state~0 .lut_mask = 16'h000F;
defparam \state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \state[0] (
	.clk(\KEY[0]~input_o ),
	.d(\state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneive_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = (!state[1] & state[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(state[1]),
	.datad(state[0]),
	.cin(gnd),
	.combout(\state~1_combout ),
	.cout());
// synopsys translate_off
defparam \state~1 .lut_mask = 16'h0F00;
defparam \state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \state[1] (
	.clk(\KEY[0]~input_o ),
	.d(\state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \instruction[5] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[5] .is_wysiwyg = "true";
defparam \instruction[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N13
dffeas \instruction[6] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[6] .is_wysiwyg = "true";
defparam \instruction[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneive_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (instruction[5] & (((\registers[1][7]~q ) # (instruction[6])))) # (!instruction[5] & (\registers[0][7]~q  & ((!instruction[6]))))

	.dataa(\registers[0][7]~q ),
	.datab(\registers[1][7]~q ),
	.datac(instruction[5]),
	.datad(instruction[6]),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hF0CA;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneive_lcell_comb \registers[2][7]~134 (
// Equation(s):
// \registers[2][7]~134_combout  = (\registers[2][0]~63_combout  & (\registers[6][7]~52_combout )) # (!\registers[2][0]~63_combout  & ((\registers[2][7]~q )))

	.dataa(gnd),
	.datab(\registers[6][7]~52_combout ),
	.datac(\registers[2][7]~q ),
	.datad(\registers[2][0]~63_combout ),
	.cin(gnd),
	.combout(\registers[2][7]~134_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][7]~134 .lut_mask = 16'hCCF0;
defparam \registers[2][7]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \registers[2][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][7]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][7] .is_wysiwyg = "true";
defparam \registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneive_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\Mux8~2_combout  & ((\registers[3][7]~q ) # ((!instruction[6])))) # (!\Mux8~2_combout  & (((instruction[6] & \registers[2][7]~q ))))

	.dataa(\Mux8~2_combout ),
	.datab(\registers[3][7]~q ),
	.datac(instruction[6]),
	.datad(\registers[2][7]~q ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hDA8A;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneive_lcell_comb \registers[4][0]~58 (
// Equation(s):
// \registers[4][0]~58_combout  = (rd[2] & (\registers[6][0]~8_combout  & (!rd[1] & !rd[0])))

	.dataa(rd[2]),
	.datab(\registers[6][0]~8_combout ),
	.datac(rd[1]),
	.datad(rd[0]),
	.cin(gnd),
	.combout(\registers[4][0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][0]~58 .lut_mask = 16'h0008;
defparam \registers[4][0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \registers[4][7]~129 (
// Equation(s):
// \registers[4][7]~129_combout  = (\registers[4][0]~58_combout  & ((\registers[6][7]~52_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][7]~q ))

	.dataa(\registers[4][0]~58_combout ),
	.datab(gnd),
	.datac(\registers[4][7]~q ),
	.datad(\registers[6][7]~52_combout ),
	.cin(gnd),
	.combout(\registers[4][7]~129_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][7]~129 .lut_mask = 16'hFA50;
defparam \registers[4][7]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \registers[4][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][7]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][7] .is_wysiwyg = "true";
defparam \registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \registers[6][7]~53 (
// Equation(s):
// \registers[6][7]~53_combout  = (\registers[6][0]~8_combout  & ((\Decoder0~0_combout  & (\registers[6][7]~52_combout )) # (!\Decoder0~0_combout  & ((\registers[6][7]~_Duplicate_1_q ))))) # (!\registers[6][0]~8_combout  & (((\registers[6][7]~_Duplicate_1_q 
// ))))

	.dataa(\registers[6][7]~52_combout ),
	.datab(\registers[6][0]~8_combout ),
	.datac(\registers[6][7]~_Duplicate_1_q ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\registers[6][7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][7]~53 .lut_mask = 16'hB8F0;
defparam \registers[6][7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \registers[6][7]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (instruction[5] & (((instruction[6])))) # (!instruction[5] & ((instruction[6] & ((\registers[6][7]~_Duplicate_1_q ))) # (!instruction[6] & (\registers[4][7]~q ))))

	.dataa(\registers[4][7]~q ),
	.datab(instruction[5]),
	.datac(instruction[6]),
	.datad(\registers[6][7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hF2C2;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \registers[5][0]~56 (
// Equation(s):
// \registers[5][0]~56_combout  = (rd[0] & (!rd[1] & (\registers[6][0]~8_combout  & rd[2])))

	.dataa(rd[0]),
	.datab(rd[1]),
	.datac(\registers[6][0]~8_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers[5][0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][0]~56 .lut_mask = 16'h2000;
defparam \registers[5][0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \registers[5][7]~128 (
// Equation(s):
// \registers[5][7]~128_combout  = (\registers[5][0]~56_combout  & ((\registers[6][7]~52_combout ))) # (!\registers[5][0]~56_combout  & (\registers[5][7]~q ))

	.dataa(\registers[5][0]~56_combout ),
	.datab(gnd),
	.datac(\registers[5][7]~q ),
	.datad(\registers[6][7]~52_combout ),
	.cin(gnd),
	.combout(\registers[5][7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][7]~128 .lut_mask = 16'hFA50;
defparam \registers[5][7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \registers[5][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][7]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][7] .is_wysiwyg = "true";
defparam \registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (instruction[5] & ((\Mux8~0_combout  & (\registers[7][7]~q )) # (!\Mux8~0_combout  & ((\registers[5][7]~q ))))) # (!instruction[5] & (((\Mux8~0_combout ))))

	.dataa(\registers[7][7]~q ),
	.datab(instruction[5]),
	.datac(\Mux8~0_combout ),
	.datad(\registers[5][7]~q ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hBCB0;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (instruction[7] & ((\Mux8~1_combout ))) # (!instruction[7] & (\Mux8~3_combout ))

	.dataa(instruction[7]),
	.datab(\Mux8~3_combout ),
	.datac(gnd),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hEE44;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \instruction[0]~feeder (
// Equation(s):
// \instruction[0]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.cin(gnd),
	.combout(\instruction[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[0]~feeder .lut_mask = 16'hFF00;
defparam \instruction[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \instruction[0] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[0] .is_wysiwyg = "true";
defparam \instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \imm~feeder (
// Equation(s):
// \imm~feeder_combout  = instruction[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(instruction[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\imm~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm~feeder .lut_mask = 16'hF0F0;
defparam \imm~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas imm(
	.clk(\KEY[0]~input_o ),
	.d(\imm~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam imm.is_wysiwyg = "true";
defparam imm.power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \data_2[7] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux8~4_combout ),
	.asdata(instruction[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[7] .is_wysiwyg = "true";
defparam \data_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \registers[3][0]~69 (
// Equation(s):
// \registers[3][0]~69_combout  = (rd[1] & (rd[0] & (\registers[6][0]~8_combout  & !rd[2])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(\registers[6][0]~8_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers[3][0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][0]~69 .lut_mask = 16'h0080;
defparam \registers[3][0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \registers[6][1]~26 (
// Equation(s):
// \registers[6][1]~26_combout  = (opcode[2]) # ((opcode[0] & ((opcode[1]))) # (!opcode[0] & ((opcode[3]) # (!opcode[1]))))

	.dataa(opcode[3]),
	.datab(opcode[0]),
	.datac(opcode[1]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][1]~26 .lut_mask = 16'hFFE3;
defparam \registers[6][1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneive_lcell_comb \registers[0][4]~106 (
// Equation(s):
// \registers[0][4]~106_combout  = (\registers[0][0]~67_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][4]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[0][4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][4]~106 .lut_mask = 16'hFC30;
defparam \registers[0][4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \registers[0][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][4]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][4] .is_wysiwyg = "true";
defparam \registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \registers[1][4]~105 (
// Equation(s):
// \registers[1][4]~105_combout  = (\registers[1][0]~65_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][4]~q ))

	.dataa(gnd),
	.datab(\registers[1][0]~65_combout ),
	.datac(\registers[1][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[1][4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][4]~105 .lut_mask = 16'hFC30;
defparam \registers[1][4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \registers[1][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][4]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][4] .is_wysiwyg = "true";
defparam \registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = (rd[1] & (((rd[0])))) # (!rd[1] & ((rd[0] & ((\registers[1][4]~q ))) # (!rd[0] & (\registers[0][4]~q ))))

	.dataa(rd[1]),
	.datab(\registers[0][4]~q ),
	.datac(rd[0]),
	.datad(\registers[1][4]~q ),
	.cin(gnd),
	.combout(\Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~2 .lut_mask = 16'hF4A4;
defparam \Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \registers[3][4]~107 (
// Equation(s):
// \registers[3][4]~107_combout  = (\registers[3][0]~69_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][4]~q ))

	.dataa(\registers[3][0]~69_combout ),
	.datab(gnd),
	.datac(\registers[3][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[3][4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][4]~107 .lut_mask = 16'hFA50;
defparam \registers[3][4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \registers[3][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][4]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][4] .is_wysiwyg = "true";
defparam \registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \registers[2][4]~104 (
// Equation(s):
// \registers[2][4]~104_combout  = (\registers[2][0]~63_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][4]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[2][4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][4]~104 .lut_mask = 16'hFC30;
defparam \registers[2][4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N3
dffeas \registers[2][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][4]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][4] .is_wysiwyg = "true";
defparam \registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = (\Mux27~2_combout  & ((\registers[3][4]~q ) # ((!rd[1])))) # (!\Mux27~2_combout  & (((rd[1] & \registers[2][4]~q ))))

	.dataa(\Mux27~2_combout ),
	.datab(\registers[3][4]~q ),
	.datac(rd[1]),
	.datad(\registers[2][4]~q ),
	.cin(gnd),
	.combout(\Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~3 .lut_mask = 16'hDA8A;
defparam \Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \registers[6][4]~41 (
// Equation(s):
// \registers[6][4]~41_combout  = (\registers[6][0]~8_combout  & ((\Decoder0~0_combout  & ((\registers[6][4]~40_combout ))) # (!\Decoder0~0_combout  & (\registers[6][4]~_Duplicate_1_q )))) # (!\registers[6][0]~8_combout  & (((\registers[6][4]~_Duplicate_1_q 
// ))))

	.dataa(\registers[6][0]~8_combout ),
	.datab(\Decoder0~0_combout ),
	.datac(\registers[6][4]~_Duplicate_1_q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[6][4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~41 .lut_mask = 16'hF870;
defparam \registers[6][4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N25
dffeas \registers[6][4]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (rd[1] & (((rd[0]) # (\registers[6][4]~_Duplicate_1_q )))) # (!rd[1] & (\registers[4][4]~q  & (!rd[0])))

	.dataa(rd[1]),
	.datab(\registers[4][4]~q ),
	.datac(rd[0]),
	.datad(\registers[6][4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hAEA4;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \registers[5][4]~98 (
// Equation(s):
// \registers[5][4]~98_combout  = (\registers[5][0]~56_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[5][0]~56_combout  & (\registers[5][4]~q ))

	.dataa(gnd),
	.datab(\registers[5][0]~56_combout ),
	.datac(\registers[5][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[5][4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][4]~98 .lut_mask = 16'hFC30;
defparam \registers[5][4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N11
dffeas \registers[5][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][4]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][4] .is_wysiwyg = "true";
defparam \registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\Mux27~0_combout  & (((\registers[7][4]~q )) # (!rd[0]))) # (!\Mux27~0_combout  & (rd[0] & ((\registers[5][4]~q ))))

	.dataa(\Mux27~0_combout ),
	.datab(rd[0]),
	.datac(\registers[7][4]~q ),
	.datad(\registers[5][4]~q ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hE6A2;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = (rd[2] & ((\Mux27~1_combout ))) # (!rd[2] & (\Mux27~3_combout ))

	.dataa(\Mux27~3_combout ),
	.datab(rd[2]),
	.datac(gnd),
	.datad(\Mux27~1_combout ),
	.cin(gnd),
	.combout(\Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~4 .lut_mask = 16'hEE22;
defparam \Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \registers[6][4]~11 (
// Equation(s):
// \registers[6][4]~11_combout  = (!opcode[1] & opcode[0])

	.dataa(gnd),
	.datab(opcode[1]),
	.datac(opcode[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers[6][4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~11 .lut_mask = 16'h3030;
defparam \registers[6][4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \data_1[2] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[2] .is_wysiwyg = "true";
defparam \data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \registers[4][2]~81 (
// Equation(s):
// \registers[4][2]~81_combout  = (\registers[4][0]~58_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][2]~q ))

	.dataa(\registers[4][0]~58_combout ),
	.datab(gnd),
	.datac(\registers[4][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[4][2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][2]~81 .lut_mask = 16'hFA50;
defparam \registers[4][2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \registers[4][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][2]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][2] .is_wysiwyg = "true";
defparam \registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \registers[6][2]~32 (
// Equation(s):
// \registers[6][2]~32_combout  = (\registers[6][0]~8_combout  & ((\Decoder0~0_combout  & (\registers[6][2]~31_combout )) # (!\Decoder0~0_combout  & ((\registers[6][2]~_Duplicate_1_q ))))) # (!\registers[6][0]~8_combout  & (((\registers[6][2]~_Duplicate_1_q 
// ))))

	.dataa(\registers[6][0]~8_combout ),
	.datab(\registers[6][2]~31_combout ),
	.datac(\registers[6][2]~_Duplicate_1_q ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\registers[6][2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][2]~32 .lut_mask = 16'hD8F0;
defparam \registers[6][2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \registers[6][2]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (instruction[5] & (((instruction[6])))) # (!instruction[5] & ((instruction[6] & ((\registers[6][2]~_Duplicate_1_q ))) # (!instruction[6] & (\registers[4][2]~q ))))

	.dataa(\registers[4][2]~q ),
	.datab(instruction[5]),
	.datac(instruction[6]),
	.datad(\registers[6][2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hF2C2;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \registers[5][2]~80 (
// Equation(s):
// \registers[5][2]~80_combout  = (\registers[5][0]~56_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[5][0]~56_combout  & (\registers[5][2]~q ))

	.dataa(\registers[5][0]~56_combout ),
	.datab(gnd),
	.datac(\registers[5][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[5][2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][2]~80 .lut_mask = 16'hFA50;
defparam \registers[5][2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \registers[5][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][2]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][2] .is_wysiwyg = "true";
defparam \registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & (((\registers[7][2]~q )) # (!instruction[5]))) # (!\Mux13~0_combout  & (instruction[5] & ((\registers[5][2]~q ))))

	.dataa(\Mux13~0_combout ),
	.datab(instruction[5]),
	.datac(\registers[7][2]~q ),
	.datad(\registers[5][2]~q ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hE6A2;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \registers[2][2]~85 (
// Equation(s):
// \registers[2][2]~85_combout  = (\registers[2][0]~63_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][2]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[2][2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][2]~85 .lut_mask = 16'hFC30;
defparam \registers[2][2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \registers[2][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][2]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][2] .is_wysiwyg = "true";
defparam \registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \registers[0][2]~87 (
// Equation(s):
// \registers[0][2]~87_combout  = (\registers[0][0]~67_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][2]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[0][2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][2]~87 .lut_mask = 16'hFC30;
defparam \registers[0][2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N17
dffeas \registers[0][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][2]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][2] .is_wysiwyg = "true";
defparam \registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \registers[1][2]~86 (
// Equation(s):
// \registers[1][2]~86_combout  = (\registers[1][0]~65_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][2]~q ))

	.dataa(\registers[1][0]~65_combout ),
	.datab(gnd),
	.datac(\registers[1][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[1][2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][2]~86 .lut_mask = 16'hFA50;
defparam \registers[1][2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N7
dffeas \registers[1][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][2]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][2] .is_wysiwyg = "true";
defparam \registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (instruction[5] & (((instruction[6]) # (\registers[1][2]~q )))) # (!instruction[5] & (\registers[0][2]~q  & (!instruction[6])))

	.dataa(instruction[5]),
	.datab(\registers[0][2]~q ),
	.datac(instruction[6]),
	.datad(\registers[1][2]~q ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hAEA4;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (instruction[6] & ((\Mux13~2_combout  & (\registers[3][2]~q )) # (!\Mux13~2_combout  & ((\registers[2][2]~q ))))) # (!instruction[6] & (((\Mux13~2_combout ))))

	.dataa(\registers[3][2]~q ),
	.datab(\registers[2][2]~q ),
	.datac(instruction[6]),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hAFC0;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (instruction[7] & (\Mux13~1_combout )) # (!instruction[7] & ((\Mux13~3_combout )))

	.dataa(instruction[7]),
	.datab(\Mux13~1_combout ),
	.datac(gnd),
	.datad(\Mux13~3_combout ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hDD88;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N21
dffeas \instruction[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[3] .is_wysiwyg = "true";
defparam \instruction[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \data_2[2] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux13~4_combout ),
	.asdata(instruction[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[2] .is_wysiwyg = "true";
defparam \data_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \registers[2][1]~76 (
// Equation(s):
// \registers[2][1]~76_combout  = (\registers[2][0]~63_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][1]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][1]~q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[2][1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][1]~76 .lut_mask = 16'hFC30;
defparam \registers[2][1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N9
dffeas \registers[2][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][1]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][1] .is_wysiwyg = "true";
defparam \registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \registers[1][1]~77 (
// Equation(s):
// \registers[1][1]~77_combout  = (\registers[1][0]~65_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][1]~q ))

	.dataa(\registers[1][0]~65_combout ),
	.datab(gnd),
	.datac(\registers[1][1]~q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[1][1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][1]~77 .lut_mask = 16'hFA50;
defparam \registers[1][1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \registers[1][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][1]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][1] .is_wysiwyg = "true";
defparam \registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \registers[0][1]~78 (
// Equation(s):
// \registers[0][1]~78_combout  = (\registers[0][0]~67_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][1]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][1]~q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[0][1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][1]~78 .lut_mask = 16'hFC30;
defparam \registers[0][1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \registers[0][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][1]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][1] .is_wysiwyg = "true";
defparam \registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = (rd[0] & ((\registers[1][1]~q ) # ((rd[1])))) # (!rd[0] & (((\registers[0][1]~q  & !rd[1]))))

	.dataa(rd[0]),
	.datab(\registers[1][1]~q ),
	.datac(\registers[0][1]~q ),
	.datad(rd[1]),
	.cin(gnd),
	.combout(\Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~2 .lut_mask = 16'hAAD8;
defparam \Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = (rd[1] & ((\Mux30~2_combout  & ((\registers[3][1]~q ))) # (!\Mux30~2_combout  & (\registers[2][1]~q )))) # (!rd[1] & (((\Mux30~2_combout ))))

	.dataa(rd[1]),
	.datab(\registers[2][1]~q ),
	.datac(\Mux30~2_combout ),
	.datad(\registers[3][1]~q ),
	.cin(gnd),
	.combout(\Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~3 .lut_mask = 16'hF858;
defparam \Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneive_lcell_comb \registers[4][1]~72 (
// Equation(s):
// \registers[4][1]~72_combout  = (\registers[4][0]~58_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][1]~q ))

	.dataa(gnd),
	.datab(\registers[4][0]~58_combout ),
	.datac(\registers[4][1]~q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[4][1]~72_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][1]~72 .lut_mask = 16'hFC30;
defparam \registers[4][1]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \registers[4][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][1]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][1] .is_wysiwyg = "true";
defparam \registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneive_lcell_comb \registers[6][1]~28 (
// Equation(s):
// \registers[6][1]~28_combout  = (\Decoder0~0_combout  & ((\registers[6][0]~8_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[6][0]~8_combout  & (\registers[6][1]~_Duplicate_1_q )))) # (!\Decoder0~0_combout  & (((\registers[6][1]~_Duplicate_1_q 
// ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\registers[6][0]~8_combout ),
	.datac(\registers[6][1]~_Duplicate_1_q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[6][1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][1]~28 .lut_mask = 16'hF870;
defparam \registers[6][1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \registers[6][1]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (rd[0] & (((rd[1])))) # (!rd[0] & ((rd[1] & ((\registers[6][1]~_Duplicate_1_q ))) # (!rd[1] & (\registers[4][1]~q ))))

	.dataa(rd[0]),
	.datab(\registers[4][1]~q ),
	.datac(rd[1]),
	.datad(\registers[6][1]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hF4A4;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneive_lcell_comb \registers[5][1]~71 (
// Equation(s):
// \registers[5][1]~71_combout  = (\registers[5][0]~56_combout  & (\registers[6][1]~27_combout )) # (!\registers[5][0]~56_combout  & ((\registers[5][1]~q )))

	.dataa(\registers[6][1]~27_combout ),
	.datab(gnd),
	.datac(\registers[5][1]~q ),
	.datad(\registers[5][0]~56_combout ),
	.cin(gnd),
	.combout(\registers[5][1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][1]~71 .lut_mask = 16'hAAF0;
defparam \registers[5][1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \registers[5][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][1]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][1] .is_wysiwyg = "true";
defparam \registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneive_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux30~0_combout  & ((\registers[7][1]~q ) # ((!rd[0])))) # (!\Mux30~0_combout  & (((\registers[5][1]~q  & rd[0]))))

	.dataa(\Mux30~0_combout ),
	.datab(\registers[7][1]~q ),
	.datac(\registers[5][1]~q ),
	.datad(rd[0]),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hD8AA;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneive_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = (rd[2] & ((\Mux30~1_combout ))) # (!rd[2] & (\Mux30~3_combout ))

	.dataa(\Mux30~3_combout ),
	.datab(gnd),
	.datac(rd[2]),
	.datad(\Mux30~1_combout ),
	.cin(gnd),
	.combout(\Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~4 .lut_mask = 16'hFA0A;
defparam \Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \data_1[1] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[1] .is_wysiwyg = "true";
defparam \data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (data_2[0] & (\Mux31~4_combout  $ (VCC))) # (!data_2[0] & (\Mux31~4_combout  & VCC))
// \Add1~1  = CARRY((data_2[0] & \Mux31~4_combout ))

	.dataa(data_2[0]),
	.datab(\Mux31~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \Mux159~0 (
// Equation(s):
// \Mux159~0_combout  = (opcode[3] & (data_2[0])) # (!opcode[3] & ((\Add1~0_combout )))

	.dataa(gnd),
	.datab(data_2[0]),
	.datac(opcode[3]),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Mux159~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~0 .lut_mask = 16'hCFC0;
defparam \Mux159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (\Mux31~4_combout  & ((GND) # (!data_2[0]))) # (!\Mux31~4_combout  & (data_2[0] $ (GND)))
// \Add2~1  = CARRY((\Mux31~4_combout ) # (!data_2[0]))

	.dataa(\Mux31~4_combout ),
	.datab(data_2[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h66BB;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \registers[6][4]~14 (
// Equation(s):
// \registers[6][4]~14_combout  = (!opcode[0] & (!opcode[3] & opcode[1]))

	.dataa(opcode[0]),
	.datab(gnd),
	.datac(opcode[3]),
	.datad(opcode[1]),
	.cin(gnd),
	.combout(\registers[6][4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~14 .lut_mask = 16'h0500;
defparam \registers[6][4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \registers[0][0]~54 (
// Equation(s):
// \registers[0][0]~54_combout  = (\registers[6][4]~11_combout  & ((\Mux159~0_combout ) # ((\Add2~0_combout  & \registers[6][4]~14_combout )))) # (!\registers[6][4]~11_combout  & (((\Add2~0_combout  & \registers[6][4]~14_combout ))))

	.dataa(\registers[6][4]~11_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Add2~0_combout ),
	.datad(\registers[6][4]~14_combout ),
	.cin(gnd),
	.combout(\registers[0][0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][0]~54 .lut_mask = 16'hF888;
defparam \registers[0][0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \registers[0][0]~55 (
// Equation(s):
// \registers[0][0]~55_combout  = (\registers[0][0]~54_combout  & (((\registers[6][1]~26_combout  & data_1[0])) # (!opcode[2]))) # (!\registers[0][0]~54_combout  & (((\registers[6][1]~26_combout  & data_1[0]))))

	.dataa(\registers[0][0]~54_combout ),
	.datab(opcode[2]),
	.datac(\registers[6][1]~26_combout ),
	.datad(data_1[0]),
	.cin(gnd),
	.combout(\registers[0][0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][0]~55 .lut_mask = 16'hF222;
defparam \registers[0][0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \registers[4][0]~59 (
// Equation(s):
// \registers[4][0]~59_combout  = (\registers[4][0]~58_combout  & ((\registers[0][0]~55_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][0]~q ))

	.dataa(\registers[4][0]~58_combout ),
	.datab(gnd),
	.datac(\registers[4][0]~q ),
	.datad(\registers[0][0]~55_combout ),
	.cin(gnd),
	.combout(\registers[4][0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][0]~59 .lut_mask = 16'hFA50;
defparam \registers[4][0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \registers[4][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][0]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][0] .is_wysiwyg = "true";
defparam \registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \registers[6][0]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][0]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (instruction[6] & ((instruction[5]) # ((\registers[6][0]~_Duplicate_1_q )))) # (!instruction[6] & (!instruction[5] & (\registers[4][0]~q )))

	.dataa(instruction[6]),
	.datab(instruction[5]),
	.datac(\registers[4][0]~q ),
	.datad(\registers[6][0]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hBA98;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \registers[5][0]~57 (
// Equation(s):
// \registers[5][0]~57_combout  = (\registers[5][0]~56_combout  & (\registers[0][0]~55_combout )) # (!\registers[5][0]~56_combout  & ((\registers[5][0]~q )))

	.dataa(gnd),
	.datab(\registers[0][0]~55_combout ),
	.datac(\registers[5][0]~q ),
	.datad(\registers[5][0]~56_combout ),
	.cin(gnd),
	.combout(\registers[5][0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][0]~57 .lut_mask = 16'hCCF0;
defparam \registers[5][0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \registers[5][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][0] .is_wysiwyg = "true";
defparam \registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout  & ((\registers[7][0]~q ) # ((!instruction[5])))) # (!\Mux15~0_combout  & (((instruction[5] & \registers[5][0]~q ))))

	.dataa(\registers[7][0]~q ),
	.datab(\Mux15~0_combout ),
	.datac(instruction[5]),
	.datad(\registers[5][0]~q ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hBC8C;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneive_lcell_comb \registers[0][0]~68 (
// Equation(s):
// \registers[0][0]~68_combout  = (\registers[0][0]~67_combout  & ((\registers[0][0]~55_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][0]~q ))

	.dataa(\registers[0][0]~67_combout ),
	.datab(gnd),
	.datac(\registers[0][0]~q ),
	.datad(\registers[0][0]~55_combout ),
	.cin(gnd),
	.combout(\registers[0][0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][0]~68 .lut_mask = 16'hFA50;
defparam \registers[0][0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N5
dffeas \registers[0][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][0]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][0] .is_wysiwyg = "true";
defparam \registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \registers[1][0]~66 (
// Equation(s):
// \registers[1][0]~66_combout  = (\registers[1][0]~65_combout  & ((\registers[0][0]~55_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][0]~q ))

	.dataa(gnd),
	.datab(\registers[1][0]~65_combout ),
	.datac(\registers[1][0]~q ),
	.datad(\registers[0][0]~55_combout ),
	.cin(gnd),
	.combout(\registers[1][0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][0]~66 .lut_mask = 16'hFC30;
defparam \registers[1][0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \registers[1][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][0]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][0] .is_wysiwyg = "true";
defparam \registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (instruction[6] & (instruction[5])) # (!instruction[6] & ((instruction[5] & ((\registers[1][0]~q ))) # (!instruction[5] & (\registers[0][0]~q ))))

	.dataa(instruction[6]),
	.datab(instruction[5]),
	.datac(\registers[0][0]~q ),
	.datad(\registers[1][0]~q ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hDC98;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneive_lcell_comb \registers[3][0]~70 (
// Equation(s):
// \registers[3][0]~70_combout  = (\registers[3][0]~69_combout  & ((\registers[0][0]~55_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][0]~q ))

	.dataa(\registers[3][0]~69_combout ),
	.datab(gnd),
	.datac(\registers[3][0]~q ),
	.datad(\registers[0][0]~55_combout ),
	.cin(gnd),
	.combout(\registers[3][0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][0]~70 .lut_mask = 16'hFA50;
defparam \registers[3][0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N9
dffeas \registers[3][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][0]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][0] .is_wysiwyg = "true";
defparam \registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \registers[2][0]~64 (
// Equation(s):
// \registers[2][0]~64_combout  = (\registers[2][0]~63_combout  & ((\registers[0][0]~55_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][0]~q ))

	.dataa(\registers[2][0]~63_combout ),
	.datab(gnd),
	.datac(\registers[2][0]~q ),
	.datad(\registers[0][0]~55_combout ),
	.cin(gnd),
	.combout(\registers[2][0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][0]~64 .lut_mask = 16'hFA50;
defparam \registers[2][0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \registers[2][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][0] .is_wysiwyg = "true";
defparam \registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (instruction[6] & ((\Mux15~2_combout  & (\registers[3][0]~q )) # (!\Mux15~2_combout  & ((\registers[2][0]~q ))))) # (!instruction[6] & (\Mux15~2_combout ))

	.dataa(instruction[6]),
	.datab(\Mux15~2_combout ),
	.datac(\registers[3][0]~q ),
	.datad(\registers[2][0]~q ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hE6C4;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (instruction[7] & (\Mux15~1_combout )) # (!instruction[7] & ((\Mux15~3_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(instruction[7]),
	.datac(gnd),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hBB88;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \instruction[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[1] .is_wysiwyg = "true";
defparam \instruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \data_2[0] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux15~4_combout ),
	.asdata(instruction[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[0] .is_wysiwyg = "true";
defparam \data_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (data_2[1] & ((\Mux30~4_combout  & (\Add1~1  & VCC)) # (!\Mux30~4_combout  & (!\Add1~1 )))) # (!data_2[1] & ((\Mux30~4_combout  & (!\Add1~1 )) # (!\Mux30~4_combout  & ((\Add1~1 ) # (GND)))))
// \Add1~3  = CARRY((data_2[1] & (!\Mux30~4_combout  & !\Add1~1 )) # (!data_2[1] & ((!\Add1~1 ) # (!\Mux30~4_combout ))))

	.dataa(data_2[1]),
	.datab(\Mux30~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h9617;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \registers[6][1]~24 (
// Equation(s):
// \registers[6][1]~24_combout  = (\registers[6][4]~11_combout  & ((opcode[3] & (data_2[1])) # (!opcode[3] & ((\Add1~2_combout )))))

	.dataa(\registers[6][4]~11_combout ),
	.datab(data_2[1]),
	.datac(\Add1~2_combout ),
	.datad(opcode[3]),
	.cin(gnd),
	.combout(\registers[6][1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][1]~24 .lut_mask = 16'h88A0;
defparam \registers[6][1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (data_2[1] & ((\Mux30~4_combout  & (!\Add2~1 )) # (!\Mux30~4_combout  & ((\Add2~1 ) # (GND))))) # (!data_2[1] & ((\Mux30~4_combout  & (\Add2~1  & VCC)) # (!\Mux30~4_combout  & (!\Add2~1 ))))
// \Add2~3  = CARRY((data_2[1] & ((!\Add2~1 ) # (!\Mux30~4_combout ))) # (!data_2[1] & (!\Mux30~4_combout  & !\Add2~1 )))

	.dataa(data_2[1]),
	.datab(\Mux30~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h692B;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \registers[6][1]~25 (
// Equation(s):
// \registers[6][1]~25_combout  = (!opcode[2] & ((\registers[6][1]~24_combout ) # ((\Add2~2_combout  & \registers[6][4]~14_combout ))))

	.dataa(opcode[2]),
	.datab(\registers[6][1]~24_combout ),
	.datac(\Add2~2_combout ),
	.datad(\registers[6][4]~14_combout ),
	.cin(gnd),
	.combout(\registers[6][1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][1]~25 .lut_mask = 16'h5444;
defparam \registers[6][1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \registers[6][1]~27 (
// Equation(s):
// \registers[6][1]~27_combout  = (\registers[6][1]~25_combout ) # ((data_1[1] & \registers[6][1]~26_combout ))

	.dataa(data_1[1]),
	.datab(\registers[6][1]~25_combout ),
	.datac(gnd),
	.datad(\registers[6][1]~26_combout ),
	.cin(gnd),
	.combout(\registers[6][1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][1]~27 .lut_mask = 16'hEECC;
defparam \registers[6][1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \registers[3][1]~79 (
// Equation(s):
// \registers[3][1]~79_combout  = (\registers[3][0]~69_combout  & ((\registers[6][1]~27_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][1]~q ))

	.dataa(gnd),
	.datab(\registers[3][0]~69_combout ),
	.datac(\registers[3][1]~q ),
	.datad(\registers[6][1]~27_combout ),
	.cin(gnd),
	.combout(\registers[3][1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][1]~79 .lut_mask = 16'hFC30;
defparam \registers[3][1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \registers[3][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][1]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][1] .is_wysiwyg = "true";
defparam \registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (instruction[5] & (((instruction[6]) # (\registers[1][1]~q )))) # (!instruction[5] & (\registers[0][1]~q  & (!instruction[6])))

	.dataa(instruction[5]),
	.datab(\registers[0][1]~q ),
	.datac(instruction[6]),
	.datad(\registers[1][1]~q ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hAEA4;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (instruction[6] & ((\Mux14~2_combout  & (\registers[3][1]~q )) # (!\Mux14~2_combout  & ((\registers[2][1]~q ))))) # (!instruction[6] & (((\Mux14~2_combout ))))

	.dataa(instruction[6]),
	.datab(\registers[3][1]~q ),
	.datac(\registers[2][1]~q ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hDDA0;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (instruction[6] & ((\registers[6][1]~_Duplicate_1_q ) # ((instruction[5])))) # (!instruction[6] & (((!instruction[5] & \registers[4][1]~q ))))

	.dataa(\registers[6][1]~_Duplicate_1_q ),
	.datab(instruction[6]),
	.datac(instruction[5]),
	.datad(\registers[4][1]~q ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hCBC8;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (instruction[5] & ((\Mux14~0_combout  & ((\registers[7][1]~q ))) # (!\Mux14~0_combout  & (\registers[5][1]~q )))) # (!instruction[5] & (((\Mux14~0_combout ))))

	.dataa(\registers[5][1]~q ),
	.datab(\registers[7][1]~q ),
	.datac(instruction[5]),
	.datad(\Mux14~0_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hCFA0;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (instruction[7] & ((\Mux14~1_combout ))) # (!instruction[7] & (\Mux14~3_combout ))

	.dataa(instruction[7]),
	.datab(\Mux14~3_combout ),
	.datac(gnd),
	.datad(\Mux14~1_combout ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hEE44;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \instruction[2]~feeder (
// Equation(s):
// \instruction[2]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.cin(gnd),
	.combout(\instruction[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[2]~feeder .lut_mask = 16'hFF00;
defparam \instruction[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \instruction[2] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[2] .is_wysiwyg = "true";
defparam \instruction[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \data_2[1] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux14~4_combout ),
	.asdata(instruction[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[1] .is_wysiwyg = "true";
defparam \data_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = ((\Mux29~4_combout  $ (data_2[2] $ (!\Add1~3 )))) # (GND)
// \Add1~5  = CARRY((\Mux29~4_combout  & ((data_2[2]) # (!\Add1~3 ))) # (!\Mux29~4_combout  & (data_2[2] & !\Add1~3 )))

	.dataa(\Mux29~4_combout ),
	.datab(data_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h698E;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \registers[6][2]~29 (
// Equation(s):
// \registers[6][2]~29_combout  = (\registers[6][4]~11_combout  & ((opcode[3] & (data_2[2])) # (!opcode[3] & ((\Add1~4_combout )))))

	.dataa(\registers[6][4]~11_combout ),
	.datab(data_2[2]),
	.datac(opcode[3]),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\registers[6][2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][2]~29 .lut_mask = 16'h8A80;
defparam \registers[6][2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = ((\Mux29~4_combout  $ (data_2[2] $ (\Add2~3 )))) # (GND)
// \Add2~5  = CARRY((\Mux29~4_combout  & ((!\Add2~3 ) # (!data_2[2]))) # (!\Mux29~4_combout  & (!data_2[2] & !\Add2~3 )))

	.dataa(\Mux29~4_combout ),
	.datab(data_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'h962B;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \registers[6][2]~30 (
// Equation(s):
// \registers[6][2]~30_combout  = (!opcode[2] & ((\registers[6][2]~29_combout ) # ((\registers[6][4]~14_combout  & \Add2~4_combout ))))

	.dataa(\registers[6][2]~29_combout ),
	.datab(opcode[2]),
	.datac(\registers[6][4]~14_combout ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\registers[6][2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][2]~30 .lut_mask = 16'h3222;
defparam \registers[6][2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \registers[6][2]~31 (
// Equation(s):
// \registers[6][2]~31_combout  = (\registers[6][2]~30_combout ) # ((data_1[2] & \registers[6][1]~26_combout ))

	.dataa(gnd),
	.datab(data_1[2]),
	.datac(\registers[6][1]~26_combout ),
	.datad(\registers[6][2]~30_combout ),
	.cin(gnd),
	.combout(\registers[6][2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][2]~31 .lut_mask = 16'hFFC0;
defparam \registers[6][2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \registers[3][2]~88 (
// Equation(s):
// \registers[3][2]~88_combout  = (\registers[3][0]~69_combout  & ((\registers[6][2]~31_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][2]~q ))

	.dataa(gnd),
	.datab(\registers[3][0]~69_combout ),
	.datac(\registers[3][2]~q ),
	.datad(\registers[6][2]~31_combout ),
	.cin(gnd),
	.combout(\registers[3][2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][2]~88 .lut_mask = 16'hFC30;
defparam \registers[3][2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \registers[3][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][2]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][2] .is_wysiwyg = "true";
defparam \registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = (rd[0] & ((\registers[1][2]~q ) # ((rd[1])))) # (!rd[0] & (((\registers[0][2]~q  & !rd[1]))))

	.dataa(\registers[1][2]~q ),
	.datab(\registers[0][2]~q ),
	.datac(rd[0]),
	.datad(rd[1]),
	.cin(gnd),
	.combout(\Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~2 .lut_mask = 16'hF0AC;
defparam \Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = (\Mux29~2_combout  & ((\registers[3][2]~q ) # ((!rd[1])))) # (!\Mux29~2_combout  & (((\registers[2][2]~q  & rd[1]))))

	.dataa(\registers[3][2]~q ),
	.datab(\registers[2][2]~q ),
	.datac(\Mux29~2_combout ),
	.datad(rd[1]),
	.cin(gnd),
	.combout(\Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~3 .lut_mask = 16'hACF0;
defparam \Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (rd[1] & (((rd[0]) # (\registers[6][2]~_Duplicate_1_q )))) # (!rd[1] & (\registers[4][2]~q  & (!rd[0])))

	.dataa(\registers[4][2]~q ),
	.datab(rd[1]),
	.datac(rd[0]),
	.datad(\registers[6][2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hCEC2;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (rd[0] & ((\Mux29~0_combout  & (\registers[7][2]~q )) # (!\Mux29~0_combout  & ((\registers[5][2]~q ))))) # (!rd[0] & (((\Mux29~0_combout ))))

	.dataa(\registers[7][2]~q ),
	.datab(rd[0]),
	.datac(\Mux29~0_combout ),
	.datad(\registers[5][2]~q ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hBCB0;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = (rd[2] & ((\Mux29~1_combout ))) # (!rd[2] & (\Mux29~3_combout ))

	.dataa(\Mux29~3_combout ),
	.datab(rd[2]),
	.datac(gnd),
	.datad(\Mux29~1_combout ),
	.cin(gnd),
	.combout(\Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~4 .lut_mask = 16'hEE22;
defparam \Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Mux28~4_combout  & ((data_2[3] & (\Add1~5  & VCC)) # (!data_2[3] & (!\Add1~5 )))) # (!\Mux28~4_combout  & ((data_2[3] & (!\Add1~5 )) # (!data_2[3] & ((\Add1~5 ) # (GND)))))
// \Add1~7  = CARRY((\Mux28~4_combout  & (!data_2[3] & !\Add1~5 )) # (!\Mux28~4_combout  & ((!\Add1~5 ) # (!data_2[3]))))

	.dataa(\Mux28~4_combout ),
	.datab(data_2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \registers[6][3]~33 (
// Equation(s):
// \registers[6][3]~33_combout  = (\registers[6][4]~11_combout  & ((opcode[3] & (data_2[3])) # (!opcode[3] & ((\Add1~6_combout )))))

	.dataa(\registers[6][4]~11_combout ),
	.datab(data_2[3]),
	.datac(opcode[3]),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\registers[6][3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][3]~33 .lut_mask = 16'h8A80;
defparam \registers[6][3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (\Mux28~4_combout  & ((data_2[3] & (!\Add2~5 )) # (!data_2[3] & (\Add2~5  & VCC)))) # (!\Mux28~4_combout  & ((data_2[3] & ((\Add2~5 ) # (GND))) # (!data_2[3] & (!\Add2~5 ))))
// \Add2~7  = CARRY((\Mux28~4_combout  & (data_2[3] & !\Add2~5 )) # (!\Mux28~4_combout  & ((data_2[3]) # (!\Add2~5 ))))

	.dataa(\Mux28~4_combout ),
	.datab(data_2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h694D;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \registers[6][3]~34 (
// Equation(s):
// \registers[6][3]~34_combout  = (!opcode[2] & ((\registers[6][3]~33_combout ) # ((\registers[6][4]~14_combout  & \Add2~6_combout ))))

	.dataa(\registers[6][3]~33_combout ),
	.datab(\registers[6][4]~14_combout ),
	.datac(opcode[2]),
	.datad(\Add2~6_combout ),
	.cin(gnd),
	.combout(\registers[6][3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][3]~34 .lut_mask = 16'h0E0A;
defparam \registers[6][3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \data_1[3] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[3] .is_wysiwyg = "true";
defparam \data_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \registers[6][3]~35 (
// Equation(s):
// \registers[6][3]~35_combout  = (\registers[6][3]~34_combout ) # ((data_1[3] & \registers[6][1]~26_combout ))

	.dataa(\registers[6][3]~34_combout ),
	.datab(data_1[3]),
	.datac(gnd),
	.datad(\registers[6][1]~26_combout ),
	.cin(gnd),
	.combout(\registers[6][3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][3]~35 .lut_mask = 16'hEEAA;
defparam \registers[6][3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \registers[1][3]~95 (
// Equation(s):
// \registers[1][3]~95_combout  = (\registers[1][0]~65_combout  & ((\registers[6][3]~35_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][3]~q ))

	.dataa(\registers[1][0]~65_combout ),
	.datab(gnd),
	.datac(\registers[1][3]~q ),
	.datad(\registers[6][3]~35_combout ),
	.cin(gnd),
	.combout(\registers[1][3]~95_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][3]~95 .lut_mask = 16'hFA50;
defparam \registers[1][3]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \registers[1][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][3]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][3] .is_wysiwyg = "true";
defparam \registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \registers[0][3]~96 (
// Equation(s):
// \registers[0][3]~96_combout  = (\registers[0][0]~67_combout  & ((\registers[6][3]~35_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][3]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][3]~q ),
	.datad(\registers[6][3]~35_combout ),
	.cin(gnd),
	.combout(\registers[0][3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][3]~96 .lut_mask = 16'hFC30;
defparam \registers[0][3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N21
dffeas \registers[0][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][3]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][3] .is_wysiwyg = "true";
defparam \registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = (rd[0] & ((\registers[1][3]~q ) # ((rd[1])))) # (!rd[0] & (((!rd[1] & \registers[0][3]~q ))))

	.dataa(\registers[1][3]~q ),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(\registers[0][3]~q ),
	.cin(gnd),
	.combout(\Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~2 .lut_mask = 16'hCBC8;
defparam \Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \registers[3][3]~97 (
// Equation(s):
// \registers[3][3]~97_combout  = (\registers[3][0]~69_combout  & ((\registers[6][3]~35_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][3]~q ))

	.dataa(gnd),
	.datab(\registers[3][0]~69_combout ),
	.datac(\registers[3][3]~q ),
	.datad(\registers[6][3]~35_combout ),
	.cin(gnd),
	.combout(\registers[3][3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][3]~97 .lut_mask = 16'hFC30;
defparam \registers[3][3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \registers[3][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][3]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][3] .is_wysiwyg = "true";
defparam \registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \registers[2][3]~94 (
// Equation(s):
// \registers[2][3]~94_combout  = (\registers[2][0]~63_combout  & ((\registers[6][3]~35_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][3]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][3]~q ),
	.datad(\registers[6][3]~35_combout ),
	.cin(gnd),
	.combout(\registers[2][3]~94_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][3]~94 .lut_mask = 16'hFC30;
defparam \registers[2][3]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \registers[2][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][3]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][3] .is_wysiwyg = "true";
defparam \registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = (\Mux28~2_combout  & ((\registers[3][3]~q ) # ((!rd[1])))) # (!\Mux28~2_combout  & (((rd[1] & \registers[2][3]~q ))))

	.dataa(\Mux28~2_combout ),
	.datab(\registers[3][3]~q ),
	.datac(rd[1]),
	.datad(\registers[2][3]~q ),
	.cin(gnd),
	.combout(\Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~3 .lut_mask = 16'hDA8A;
defparam \Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \registers[4][3]~90 (
// Equation(s):
// \registers[4][3]~90_combout  = (\registers[4][0]~58_combout  & (\registers[6][3]~35_combout )) # (!\registers[4][0]~58_combout  & ((\registers[4][3]~q )))

	.dataa(\registers[4][0]~58_combout ),
	.datab(\registers[6][3]~35_combout ),
	.datac(\registers[4][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers[4][3]~90_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][3]~90 .lut_mask = 16'hD8D8;
defparam \registers[4][3]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \registers[4][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][3]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][3] .is_wysiwyg = "true";
defparam \registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \registers[6][3]~36 (
// Equation(s):
// \registers[6][3]~36_combout  = (\Decoder0~0_combout  & ((\registers[6][0]~8_combout  & (\registers[6][3]~35_combout )) # (!\registers[6][0]~8_combout  & ((\registers[6][3]~_Duplicate_1_q ))))) # (!\Decoder0~0_combout  & (((\registers[6][3]~_Duplicate_1_q 
// ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\registers[6][3]~35_combout ),
	.datac(\registers[6][3]~_Duplicate_1_q ),
	.datad(\registers[6][0]~8_combout ),
	.cin(gnd),
	.combout(\registers[6][3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][3]~36 .lut_mask = 16'hD8F0;
defparam \registers[6][3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \registers[6][3]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (rd[0] & (rd[1])) # (!rd[0] & ((rd[1] & ((\registers[6][3]~_Duplicate_1_q ))) # (!rd[1] & (\registers[4][3]~q ))))

	.dataa(rd[0]),
	.datab(rd[1]),
	.datac(\registers[4][3]~q ),
	.datad(\registers[6][3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hDC98;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \registers[5][3]~89 (
// Equation(s):
// \registers[5][3]~89_combout  = (\registers[5][0]~56_combout  & (\registers[6][3]~35_combout )) # (!\registers[5][0]~56_combout  & ((\registers[5][3]~q )))

	.dataa(gnd),
	.datab(\registers[6][3]~35_combout ),
	.datac(\registers[5][3]~q ),
	.datad(\registers[5][0]~56_combout ),
	.cin(gnd),
	.combout(\registers[5][3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][3]~89 .lut_mask = 16'hCCF0;
defparam \registers[5][3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \registers[5][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][3]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][3] .is_wysiwyg = "true";
defparam \registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (rd[0] & ((\Mux28~0_combout  & (\registers[7][3]~q )) # (!\Mux28~0_combout  & ((\registers[5][3]~q ))))) # (!rd[0] & (\Mux28~0_combout ))

	.dataa(rd[0]),
	.datab(\Mux28~0_combout ),
	.datac(\registers[7][3]~q ),
	.datad(\registers[5][3]~q ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hE6C4;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = (rd[2] & ((\Mux28~1_combout ))) # (!rd[2] & (\Mux28~3_combout ))

	.dataa(gnd),
	.datab(rd[2]),
	.datac(\Mux28~3_combout ),
	.datad(\Mux28~1_combout ),
	.cin(gnd),
	.combout(\Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~4 .lut_mask = 16'hFC30;
defparam \Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = ((\Mux27~4_combout  $ (data_2[4] $ (\Add2~7 )))) # (GND)
// \Add2~9  = CARRY((\Mux27~4_combout  & ((!\Add2~7 ) # (!data_2[4]))) # (!\Mux27~4_combout  & (!data_2[4] & !\Add2~7 )))

	.dataa(\Mux27~4_combout ),
	.datab(data_2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'h962B;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \registers[6][4]~37 (
// Equation(s):
// \registers[6][4]~37_combout  = (!opcode[3] & (!opcode[0] & (opcode[1] & !opcode[2])))

	.dataa(opcode[3]),
	.datab(opcode[0]),
	.datac(opcode[1]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~37 .lut_mask = 16'h0010;
defparam \registers[6][4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \data_1[4] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[4] .is_wysiwyg = "true";
defparam \data_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \registers[6][4]~38 (
// Equation(s):
// \registers[6][4]~38_combout  = (\registers[6][1]~26_combout  & ((data_1[4]) # ((\Add2~8_combout  & \registers[6][4]~37_combout )))) # (!\registers[6][1]~26_combout  & (\Add2~8_combout  & (\registers[6][4]~37_combout )))

	.dataa(\registers[6][1]~26_combout ),
	.datab(\Add2~8_combout ),
	.datac(\registers[6][4]~37_combout ),
	.datad(data_1[4]),
	.cin(gnd),
	.combout(\registers[6][4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~38 .lut_mask = 16'hEAC0;
defparam \registers[6][4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((data_2[4] $ (\Mux27~4_combout  $ (!\Add1~7 )))) # (GND)
// \Add1~9  = CARRY((data_2[4] & ((\Mux27~4_combout ) # (!\Add1~7 ))) # (!data_2[4] & (\Mux27~4_combout  & !\Add1~7 )))

	.dataa(data_2[4]),
	.datab(\Mux27~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneive_lcell_comb \registers[6][4]~39 (
// Equation(s):
// \registers[6][4]~39_combout  = (opcode[3] & ((data_2[4]))) # (!opcode[3] & (\Add1~8_combout ))

	.dataa(gnd),
	.datab(opcode[3]),
	.datac(\Add1~8_combout ),
	.datad(data_2[4]),
	.cin(gnd),
	.combout(\registers[6][4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~39 .lut_mask = 16'hFC30;
defparam \registers[6][4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \registers[6][4]~40 (
// Equation(s):
// \registers[6][4]~40_combout  = (\registers[6][4]~38_combout ) # ((!opcode[2] & (\registers[6][4]~11_combout  & \registers[6][4]~39_combout )))

	.dataa(\registers[6][4]~38_combout ),
	.datab(opcode[2]),
	.datac(\registers[6][4]~11_combout ),
	.datad(\registers[6][4]~39_combout ),
	.cin(gnd),
	.combout(\registers[6][4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][4]~40 .lut_mask = 16'hBAAA;
defparam \registers[6][4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \registers[4][4]~99 (
// Equation(s):
// \registers[4][4]~99_combout  = (\registers[4][0]~58_combout  & ((\registers[6][4]~40_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][4]~q ))

	.dataa(\registers[4][0]~58_combout ),
	.datab(gnd),
	.datac(\registers[4][4]~q ),
	.datad(\registers[6][4]~40_combout ),
	.cin(gnd),
	.combout(\registers[4][4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][4]~99 .lut_mask = 16'hFA50;
defparam \registers[4][4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y23_N29
dffeas \registers[4][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][4]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][4] .is_wysiwyg = "true";
defparam \registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (instruction[6] & (((instruction[5]) # (\registers[6][4]~_Duplicate_1_q )))) # (!instruction[6] & (\registers[4][4]~q  & (!instruction[5])))

	.dataa(instruction[6]),
	.datab(\registers[4][4]~q ),
	.datac(instruction[5]),
	.datad(\registers[6][4]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hAEA4;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout  & (((\registers[7][4]~q )) # (!instruction[5]))) # (!\Mux11~0_combout  & (instruction[5] & ((\registers[5][4]~q ))))

	.dataa(\Mux11~0_combout ),
	.datab(instruction[5]),
	.datac(\registers[7][4]~q ),
	.datad(\registers[5][4]~q ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hE6A2;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (instruction[6] & (((instruction[5])))) # (!instruction[6] & ((instruction[5] & ((\registers[1][4]~q ))) # (!instruction[5] & (\registers[0][4]~q ))))

	.dataa(instruction[6]),
	.datab(\registers[0][4]~q ),
	.datac(instruction[5]),
	.datad(\registers[1][4]~q ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hF4A4;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (instruction[6] & ((\Mux11~2_combout  & (\registers[3][4]~q )) # (!\Mux11~2_combout  & ((\registers[2][4]~q ))))) # (!instruction[6] & (((\Mux11~2_combout ))))

	.dataa(instruction[6]),
	.datab(\registers[3][4]~q ),
	.datac(\Mux11~2_combout ),
	.datad(\registers[2][4]~q ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hDAD0;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (instruction[7] & (\Mux11~1_combout )) # (!instruction[7] & ((\Mux11~3_combout )))

	.dataa(instruction[7]),
	.datab(\Mux11~1_combout ),
	.datac(gnd),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hDD88;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \data_2[4] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux11~4_combout ),
	.asdata(instruction[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[4] .is_wysiwyg = "true";
defparam \data_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (data_2[5] & ((\Mux26~4_combout  & (\Add1~9  & VCC)) # (!\Mux26~4_combout  & (!\Add1~9 )))) # (!data_2[5] & ((\Mux26~4_combout  & (!\Add1~9 )) # (!\Mux26~4_combout  & ((\Add1~9 ) # (GND)))))
// \Add1~11  = CARRY((data_2[5] & (!\Mux26~4_combout  & !\Add1~9 )) # (!data_2[5] & ((!\Add1~9 ) # (!\Mux26~4_combout ))))

	.dataa(data_2[5]),
	.datab(\Mux26~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h9617;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneive_lcell_comb \registers[6][5]~43 (
// Equation(s):
// \registers[6][5]~43_combout  = (opcode[3] & (data_2[5])) # (!opcode[3] & ((\Add1~10_combout )))

	.dataa(data_2[5]),
	.datab(opcode[3]),
	.datac(\Add1~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers[6][5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][5]~43 .lut_mask = 16'hB8B8;
defparam \registers[6][5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (\Mux26~4_combout  & ((data_2[5] & (!\Add2~9 )) # (!data_2[5] & (\Add2~9  & VCC)))) # (!\Mux26~4_combout  & ((data_2[5] & ((\Add2~9 ) # (GND))) # (!data_2[5] & (!\Add2~9 ))))
// \Add2~11  = CARRY((\Mux26~4_combout  & (data_2[5] & !\Add2~9 )) # (!\Mux26~4_combout  & ((data_2[5]) # (!\Add2~9 ))))

	.dataa(\Mux26~4_combout ),
	.datab(data_2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h694D;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneive_lcell_comb \registers[6][5]~42 (
// Equation(s):
// \registers[6][5]~42_combout  = (\Add2~10_combout  & ((\registers[6][4]~37_combout ) # ((\registers[6][1]~26_combout  & data_1[5])))) # (!\Add2~10_combout  & (((\registers[6][1]~26_combout  & data_1[5]))))

	.dataa(\Add2~10_combout ),
	.datab(\registers[6][4]~37_combout ),
	.datac(\registers[6][1]~26_combout ),
	.datad(data_1[5]),
	.cin(gnd),
	.combout(\registers[6][5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][5]~42 .lut_mask = 16'hF888;
defparam \registers[6][5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneive_lcell_comb \registers[6][5]~44 (
// Equation(s):
// \registers[6][5]~44_combout  = (\registers[6][5]~42_combout ) # ((!opcode[2] & (\registers[6][5]~43_combout  & \registers[6][4]~11_combout )))

	.dataa(opcode[2]),
	.datab(\registers[6][5]~43_combout ),
	.datac(\registers[6][4]~11_combout ),
	.datad(\registers[6][5]~42_combout ),
	.cin(gnd),
	.combout(\registers[6][5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][5]~44 .lut_mask = 16'hFF40;
defparam \registers[6][5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \registers[3][5]~117 (
// Equation(s):
// \registers[3][5]~117_combout  = (\registers[3][0]~69_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][5]~q ))

	.dataa(gnd),
	.datab(\registers[3][0]~69_combout ),
	.datac(\registers[3][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[3][5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][5]~117 .lut_mask = 16'hFC30;
defparam \registers[3][5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \registers[3][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][5]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][5] .is_wysiwyg = "true";
defparam \registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \registers[2][5]~114 (
// Equation(s):
// \registers[2][5]~114_combout  = (\registers[2][0]~63_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][5]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[2][5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][5]~114 .lut_mask = 16'hFC30;
defparam \registers[2][5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \registers[2][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][5]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][5] .is_wysiwyg = "true";
defparam \registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \registers[1][5]~115 (
// Equation(s):
// \registers[1][5]~115_combout  = (\registers[1][0]~65_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][5]~q ))

	.dataa(gnd),
	.datab(\registers[1][0]~65_combout ),
	.datac(\registers[1][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[1][5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][5]~115 .lut_mask = 16'hFC30;
defparam \registers[1][5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \registers[1][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][5]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][5] .is_wysiwyg = "true";
defparam \registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \registers[0][5]~116 (
// Equation(s):
// \registers[0][5]~116_combout  = (\registers[0][0]~67_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][5]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[0][5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][5]~116 .lut_mask = 16'hFC30;
defparam \registers[0][5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \registers[0][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][5]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][5] .is_wysiwyg = "true";
defparam \registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (instruction[6] & (((instruction[5])))) # (!instruction[6] & ((instruction[5] & (\registers[1][5]~q )) # (!instruction[5] & ((\registers[0][5]~q )))))

	.dataa(\registers[1][5]~q ),
	.datab(instruction[6]),
	.datac(instruction[5]),
	.datad(\registers[0][5]~q ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hE3E0;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (instruction[6] & ((\Mux10~2_combout  & (\registers[3][5]~q )) # (!\Mux10~2_combout  & ((\registers[2][5]~q ))))) # (!instruction[6] & (((\Mux10~2_combout ))))

	.dataa(\registers[3][5]~q ),
	.datab(instruction[6]),
	.datac(\registers[2][5]~q ),
	.datad(\Mux10~2_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hBBC0;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneive_lcell_comb \registers[4][5]~109 (
// Equation(s):
// \registers[4][5]~109_combout  = (\registers[4][0]~58_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[4][0]~58_combout  & (\registers[4][5]~q ))

	.dataa(gnd),
	.datab(\registers[4][0]~58_combout ),
	.datac(\registers[4][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[4][5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][5]~109 .lut_mask = 16'hFC30;
defparam \registers[4][5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \registers[4][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][5]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][5] .is_wysiwyg = "true";
defparam \registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (instruction[5] & (((instruction[6])))) # (!instruction[5] & ((instruction[6] & ((\registers[6][5]~_Duplicate_1_q ))) # (!instruction[6] & (\registers[4][5]~q ))))

	.dataa(instruction[5]),
	.datab(\registers[4][5]~q ),
	.datac(instruction[6]),
	.datad(\registers[6][5]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hF4A4;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneive_lcell_comb \registers[5][5]~108 (
// Equation(s):
// \registers[5][5]~108_combout  = (\registers[5][0]~56_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[5][0]~56_combout  & (\registers[5][5]~q ))

	.dataa(\registers[5][0]~56_combout ),
	.datab(gnd),
	.datac(\registers[5][5]~q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[5][5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][5]~108 .lut_mask = 16'hFA50;
defparam \registers[5][5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \registers[5][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][5]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][5] .is_wysiwyg = "true";
defparam \registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (instruction[5] & ((\Mux10~0_combout  & (\registers[7][5]~q )) # (!\Mux10~0_combout  & ((\registers[5][5]~q ))))) # (!instruction[5] & (\Mux10~0_combout ))

	.dataa(instruction[5]),
	.datab(\Mux10~0_combout ),
	.datac(\registers[7][5]~q ),
	.datad(\registers[5][5]~q ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hE6C4;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (instruction[7] & ((\Mux10~1_combout ))) # (!instruction[7] & (\Mux10~3_combout ))

	.dataa(\Mux10~3_combout ),
	.datab(instruction[7]),
	.datac(gnd),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hEE22;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \data_2[5] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux10~4_combout ),
	.asdata(instruction[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[5] .is_wysiwyg = "true";
defparam \data_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((data_2[6] $ (\Mux25~4_combout  $ (!\Add1~11 )))) # (GND)
// \Add1~13  = CARRY((data_2[6] & ((\Mux25~4_combout ) # (!\Add1~11 ))) # (!data_2[6] & (\Mux25~4_combout  & !\Add1~11 )))

	.dataa(data_2[6]),
	.datab(\Mux25~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneive_lcell_comb \registers[6][6]~47 (
// Equation(s):
// \registers[6][6]~47_combout  = (opcode[3] & (data_2[6])) # (!opcode[3] & ((\Add1~12_combout )))

	.dataa(data_2[6]),
	.datab(gnd),
	.datac(opcode[3]),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\registers[6][6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][6]~47 .lut_mask = 16'hAFA0;
defparam \registers[6][6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \data_1[6] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[6] .is_wysiwyg = "true";
defparam \data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = ((\Mux25~4_combout  $ (data_2[6] $ (\Add2~11 )))) # (GND)
// \Add2~13  = CARRY((\Mux25~4_combout  & ((!\Add2~11 ) # (!data_2[6]))) # (!\Mux25~4_combout  & (!data_2[6] & !\Add2~11 )))

	.dataa(\Mux25~4_combout ),
	.datab(data_2[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h962B;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \registers[6][6]~46 (
// Equation(s):
// \registers[6][6]~46_combout  = (data_1[6] & ((\registers[6][1]~26_combout ) # ((\Add2~12_combout  & \registers[6][4]~37_combout )))) # (!data_1[6] & (\Add2~12_combout  & ((\registers[6][4]~37_combout ))))

	.dataa(data_1[6]),
	.datab(\Add2~12_combout ),
	.datac(\registers[6][1]~26_combout ),
	.datad(\registers[6][4]~37_combout ),
	.cin(gnd),
	.combout(\registers[6][6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][6]~46 .lut_mask = 16'hECA0;
defparam \registers[6][6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneive_lcell_comb \registers[6][6]~48 (
// Equation(s):
// \registers[6][6]~48_combout  = (\registers[6][6]~46_combout ) # ((\registers[6][6]~47_combout  & (!opcode[2] & \registers[6][4]~11_combout )))

	.dataa(\registers[6][6]~47_combout ),
	.datab(opcode[2]),
	.datac(\registers[6][4]~11_combout ),
	.datad(\registers[6][6]~46_combout ),
	.cin(gnd),
	.combout(\registers[6][6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][6]~48 .lut_mask = 16'hFF20;
defparam \registers[6][6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \registers[4][6]~119 (
// Equation(s):
// \registers[4][6]~119_combout  = (\registers[4][0]~58_combout  & (\registers[6][6]~48_combout )) # (!\registers[4][0]~58_combout  & ((\registers[4][6]~q )))

	.dataa(\registers[6][6]~48_combout ),
	.datab(gnd),
	.datac(\registers[4][6]~q ),
	.datad(\registers[4][0]~58_combout ),
	.cin(gnd),
	.combout(\registers[4][6]~119_combout ),
	.cout());
// synopsys translate_off
defparam \registers[4][6]~119 .lut_mask = 16'hAAF0;
defparam \registers[4][6]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \registers[4][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[4][6]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[4][6] .is_wysiwyg = "true";
defparam \registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \registers[6][6]~49 (
// Equation(s):
// \registers[6][6]~49_combout  = (\registers[6][0]~8_combout  & ((\Decoder0~0_combout  & (\registers[6][6]~48_combout )) # (!\Decoder0~0_combout  & ((\registers[6][6]~_Duplicate_1_q ))))) # (!\registers[6][0]~8_combout  & (((\registers[6][6]~_Duplicate_1_q 
// ))))

	.dataa(\registers[6][6]~48_combout ),
	.datab(\registers[6][0]~8_combout ),
	.datac(\registers[6][6]~_Duplicate_1_q ),
	.datad(\Decoder0~0_combout ),
	.cin(gnd),
	.combout(\registers[6][6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][6]~49 .lut_mask = 16'hB8F0;
defparam \registers[6][6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \registers[6][6]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (rd[0] & (rd[1])) # (!rd[0] & ((rd[1] & ((\registers[6][6]~_Duplicate_1_q ))) # (!rd[1] & (\registers[4][6]~q ))))

	.dataa(rd[0]),
	.datab(rd[1]),
	.datac(\registers[4][6]~q ),
	.datad(\registers[6][6]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hDC98;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneive_lcell_comb \registers[5][6]~118 (
// Equation(s):
// \registers[5][6]~118_combout  = (\registers[5][0]~56_combout  & ((\registers[6][6]~48_combout ))) # (!\registers[5][0]~56_combout  & (\registers[5][6]~q ))

	.dataa(\registers[5][0]~56_combout ),
	.datab(gnd),
	.datac(\registers[5][6]~q ),
	.datad(\registers[6][6]~48_combout ),
	.cin(gnd),
	.combout(\registers[5][6]~118_combout ),
	.cout());
// synopsys translate_off
defparam \registers[5][6]~118 .lut_mask = 16'hFA50;
defparam \registers[5][6]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N9
dffeas \registers[5][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[5][6]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[5][6] .is_wysiwyg = "true";
defparam \registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (rd[0] & ((\Mux25~0_combout  & (\registers[7][6]~q )) # (!\Mux25~0_combout  & ((\registers[5][6]~q ))))) # (!rd[0] & (\Mux25~0_combout ))

	.dataa(rd[0]),
	.datab(\Mux25~0_combout ),
	.datac(\registers[7][6]~q ),
	.datad(\registers[5][6]~q ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hE6C4;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \registers[1][6]~125 (
// Equation(s):
// \registers[1][6]~125_combout  = (\registers[1][0]~65_combout  & ((\registers[6][6]~48_combout ))) # (!\registers[1][0]~65_combout  & (\registers[1][6]~q ))

	.dataa(\registers[1][0]~65_combout ),
	.datab(gnd),
	.datac(\registers[1][6]~q ),
	.datad(\registers[6][6]~48_combout ),
	.cin(gnd),
	.combout(\registers[1][6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \registers[1][6]~125 .lut_mask = 16'hFA50;
defparam \registers[1][6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \registers[1][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[1][6]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[1][6] .is_wysiwyg = "true";
defparam \registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \registers[0][6]~126 (
// Equation(s):
// \registers[0][6]~126_combout  = (\registers[0][0]~67_combout  & ((\registers[6][6]~48_combout ))) # (!\registers[0][0]~67_combout  & (\registers[0][6]~q ))

	.dataa(gnd),
	.datab(\registers[0][0]~67_combout ),
	.datac(\registers[0][6]~q ),
	.datad(\registers[6][6]~48_combout ),
	.cin(gnd),
	.combout(\registers[0][6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \registers[0][6]~126 .lut_mask = 16'hFC30;
defparam \registers[0][6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \registers[0][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[0][6]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[0][6] .is_wysiwyg = "true";
defparam \registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = (rd[0] & ((\registers[1][6]~q ) # ((rd[1])))) # (!rd[0] & (((!rd[1] & \registers[0][6]~q ))))

	.dataa(\registers[1][6]~q ),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(\registers[0][6]~q ),
	.cin(gnd),
	.combout(\Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~2 .lut_mask = 16'hCBC8;
defparam \Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \registers[3][6]~127 (
// Equation(s):
// \registers[3][6]~127_combout  = (\registers[3][0]~69_combout  & ((\registers[6][6]~48_combout ))) # (!\registers[3][0]~69_combout  & (\registers[3][6]~q ))

	.dataa(gnd),
	.datab(\registers[3][0]~69_combout ),
	.datac(\registers[3][6]~q ),
	.datad(\registers[6][6]~48_combout ),
	.cin(gnd),
	.combout(\registers[3][6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][6]~127 .lut_mask = 16'hFC30;
defparam \registers[3][6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \registers[3][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][6]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][6] .is_wysiwyg = "true";
defparam \registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = (\Mux25~2_combout  & ((\registers[3][6]~q ) # ((!rd[1])))) # (!\Mux25~2_combout  & (((rd[1] & \registers[2][6]~q ))))

	.dataa(\Mux25~2_combout ),
	.datab(\registers[3][6]~q ),
	.datac(rd[1]),
	.datad(\registers[2][6]~q ),
	.cin(gnd),
	.combout(\Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~3 .lut_mask = 16'hDA8A;
defparam \Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = (rd[2] & (\Mux25~1_combout )) # (!rd[2] & ((\Mux25~3_combout )))

	.dataa(\Mux25~1_combout ),
	.datab(rd[2]),
	.datac(\Mux25~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~4 .lut_mask = 16'hB8B8;
defparam \Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = data_2[7] $ (\Add1~13  $ (\Mux24~4_combout ))

	.dataa(data_2[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux24~4_combout ),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA55A;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneive_lcell_comb \registers[6][7]~51 (
// Equation(s):
// \registers[6][7]~51_combout  = (opcode[3] & (data_2[7])) # (!opcode[3] & ((\Add1~14_combout )))

	.dataa(data_2[7]),
	.datab(gnd),
	.datac(opcode[3]),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\registers[6][7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][7]~51 .lut_mask = 16'hAFA0;
defparam \registers[6][7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = \Mux24~4_combout  $ (\Add2~13  $ (!data_2[7]))

	.dataa(gnd),
	.datab(\Mux24~4_combout ),
	.datac(gnd),
	.datad(data_2[7]),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h3CC3;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneive_lcell_comb \registers[6][7]~50 (
// Equation(s):
// \registers[6][7]~50_combout  = (\Add2~14_combout  & ((\registers[6][4]~37_combout ) # ((data_1[7] & \registers[6][1]~26_combout )))) # (!\Add2~14_combout  & (((data_1[7] & \registers[6][1]~26_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\registers[6][4]~37_combout ),
	.datac(data_1[7]),
	.datad(\registers[6][1]~26_combout ),
	.cin(gnd),
	.combout(\registers[6][7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][7]~50 .lut_mask = 16'hF888;
defparam \registers[6][7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_lcell_comb \registers[6][7]~52 (
// Equation(s):
// \registers[6][7]~52_combout  = (\registers[6][7]~50_combout ) # ((\registers[6][7]~51_combout  & (!opcode[2] & \registers[6][4]~11_combout )))

	.dataa(\registers[6][7]~51_combout ),
	.datab(opcode[2]),
	.datac(\registers[6][4]~11_combout ),
	.datad(\registers[6][7]~50_combout ),
	.cin(gnd),
	.combout(\registers[6][7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][7]~52 .lut_mask = 16'hFF20;
defparam \registers[6][7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneive_lcell_comb \registers[3][7]~137 (
// Equation(s):
// \registers[3][7]~137_combout  = (\registers[3][0]~69_combout  & (\registers[6][7]~52_combout )) # (!\registers[3][0]~69_combout  & ((\registers[3][7]~q )))

	.dataa(gnd),
	.datab(\registers[6][7]~52_combout ),
	.datac(\registers[3][7]~q ),
	.datad(\registers[3][0]~69_combout ),
	.cin(gnd),
	.combout(\registers[3][7]~137_combout ),
	.cout());
// synopsys translate_off
defparam \registers[3][7]~137 .lut_mask = 16'hCCF0;
defparam \registers[3][7]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \registers[3][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[3][7]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[3][7] .is_wysiwyg = "true";
defparam \registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneive_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = (rd[0] & (((rd[1]) # (\registers[1][7]~q )))) # (!rd[0] & (\registers[0][7]~q  & (!rd[1])))

	.dataa(\registers[0][7]~q ),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(\registers[1][7]~q ),
	.cin(gnd),
	.combout(\Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~2 .lut_mask = 16'hCEC2;
defparam \Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneive_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = (rd[1] & ((\Mux24~2_combout  & (\registers[3][7]~q )) # (!\Mux24~2_combout  & ((\registers[2][7]~q ))))) # (!rd[1] & (((\Mux24~2_combout ))))

	.dataa(rd[1]),
	.datab(\registers[3][7]~q ),
	.datac(\Mux24~2_combout ),
	.datad(\registers[2][7]~q ),
	.cin(gnd),
	.combout(\Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~3 .lut_mask = 16'hDAD0;
defparam \Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (rd[1] & (((rd[0]) # (\registers[6][7]~_Duplicate_1_q )))) # (!rd[1] & (\registers[4][7]~q  & (!rd[0])))

	.dataa(\registers[4][7]~q ),
	.datab(rd[1]),
	.datac(rd[0]),
	.datad(\registers[6][7]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hCEC2;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout  & ((\registers[7][7]~q ) # ((!rd[0])))) # (!\Mux24~0_combout  & (((rd[0] & \registers[5][7]~q ))))

	.dataa(\registers[7][7]~q ),
	.datab(\Mux24~0_combout ),
	.datac(rd[0]),
	.datad(\registers[5][7]~q ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hBC8C;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = (rd[2] & ((\Mux24~1_combout ))) # (!rd[2] & (\Mux24~3_combout ))

	.dataa(\Mux24~3_combout ),
	.datab(rd[2]),
	.datac(gnd),
	.datad(\Mux24~1_combout ),
	.cin(gnd),
	.combout(\Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~4 .lut_mask = 16'hEE22;
defparam \Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \data_1[7] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[7] .is_wysiwyg = "true";
defparam \data_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneive_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (rd[1] & (rd[0] & rd[2]))

	.dataa(rd[1]),
	.datab(gnd),
	.datac(rd[0]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~1 .lut_mask = 16'hA000;
defparam \Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneive_lcell_comb \registers~131 (
// Equation(s):
// \registers~131_combout  = (\registers~130_combout ) # ((data_1[7] & \Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\registers~130_combout ),
	.datac(data_1[7]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\registers~131_combout ),
	.cout());
// synopsys translate_off
defparam \registers~131 .lut_mask = 16'hFCCC;
defparam \registers~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = data_2[0] $ (VCC)
// \Add3~1  = CARRY(data_2[0])

	.dataa(gnd),
	.datab(data_2[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneive_lcell_comb \Add3~3 (
// Equation(s):
// \Add3~3_combout  = (data_2[1] & (\Add3~1  & VCC)) # (!data_2[1] & (!\Add3~1 ))
// \Add3~4  = CARRY((!data_2[1] & !\Add3~1 ))

	.dataa(data_2[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~3_combout ),
	.cout(\Add3~4 ));
// synopsys translate_off
defparam \Add3~3 .lut_mask = 16'hA505;
defparam \Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (data_2[2] & ((GND) # (!\Add3~4 ))) # (!data_2[2] & (\Add3~4  $ (GND)))
// \Add3~7  = CARRY((data_2[2]) # (!\Add3~4 ))

	.dataa(gnd),
	.datab(data_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~4 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h3CCF;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneive_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_combout  = (data_2[3] & (\Add3~7  & VCC)) # (!data_2[3] & (!\Add3~7 ))
// \Add3~10  = CARRY((!data_2[3] & !\Add3~7 ))

	.dataa(gnd),
	.datab(data_2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~9_combout ),
	.cout(\Add3~10 ));
// synopsys translate_off
defparam \Add3~9 .lut_mask = 16'hC303;
defparam \Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (data_2[4] & ((GND) # (!\Add3~10 ))) # (!data_2[4] & (\Add3~10  $ (GND)))
// \Add3~13  = CARRY((data_2[4]) # (!\Add3~10 ))

	.dataa(gnd),
	.datab(data_2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~10 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h3CCF;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneive_lcell_comb \Add3~15 (
// Equation(s):
// \Add3~15_combout  = (data_2[5] & (\Add3~13  & VCC)) # (!data_2[5] & (!\Add3~13 ))
// \Add3~16  = CARRY((!data_2[5] & !\Add3~13 ))

	.dataa(gnd),
	.datab(data_2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~15_combout ),
	.cout(\Add3~16 ));
// synopsys translate_off
defparam \Add3~15 .lut_mask = 16'hC303;
defparam \Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (data_2[6] & ((GND) # (!\Add3~16 ))) # (!data_2[6] & (\Add3~16  $ (GND)))
// \Add3~19  = CARRY((data_2[6]) # (!\Add3~16 ))

	.dataa(gnd),
	.datab(data_2[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~16 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3CCF;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneive_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_combout  = \Add3~19  $ (!data_2[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_2[7]),
	.cin(\Add3~19 ),
	.combout(\Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~21 .lut_mask = 16'hF00F;
defparam \Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \Add3~23 (
// Equation(s):
// \Add3~23_combout  = (opcode[1] & ((opcode[3] & ((\Add3~21_combout ))) # (!opcode[3] & (\registers~131_combout )))) # (!opcode[1] & (\registers~131_combout ))

	.dataa(\registers~131_combout ),
	.datab(\Add3~21_combout ),
	.datac(opcode[1]),
	.datad(opcode[3]),
	.cin(gnd),
	.combout(\Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~23 .lut_mask = 16'hCAAA;
defparam \Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneive_lcell_comb \Mux152~0 (
// Equation(s):
// \Mux152~0_combout  = (opcode[1] & (data_1[7] & \Decoder0~1_combout ))

	.dataa(gnd),
	.datab(opcode[1]),
	.datac(data_1[7]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux152~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~0 .lut_mask = 16'hC000;
defparam \Mux152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneive_lcell_comb \Mux159~2 (
// Equation(s):
// \Mux159~2_combout  = (!opcode[1] & (rd[0] & (rd[1] & rd[2])))

	.dataa(opcode[1]),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\Mux159~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~2 .lut_mask = 16'h4000;
defparam \Mux159~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneive_lcell_comb \Mux152~1 (
// Equation(s):
// \Mux152~1_combout  = (\registers~130_combout ) # ((\Mux152~0_combout ) # ((\registers[6][7]~51_combout  & \Mux159~2_combout )))

	.dataa(\registers[6][7]~51_combout ),
	.datab(\registers~130_combout ),
	.datac(\Mux152~0_combout ),
	.datad(\Mux159~2_combout ),
	.cin(gnd),
	.combout(\Mux152~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~1 .lut_mask = 16'hFEFC;
defparam \Mux152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \Mux159~9 (
// Equation(s):
// \Mux159~9_combout  = (\Decoder0~1_combout  & ((opcode[3]) # (!opcode[1])))

	.dataa(opcode[3]),
	.datab(\Decoder0~1_combout ),
	.datac(opcode[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux159~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~9 .lut_mask = 16'h8C8C;
defparam \Mux159~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneive_lcell_comb \Mux159~5 (
// Equation(s):
// \Mux159~5_combout  = (opcode[1] & (!opcode[3] & \Decoder0~1_combout ))

	.dataa(gnd),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux159~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~5 .lut_mask = 16'h0C00;
defparam \Mux159~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneive_lcell_comb \Mux152~2 (
// Equation(s):
// \Mux152~2_combout  = (\Mux159~9_combout  & ((data_1[7]) # ((\Mux159~5_combout  & \Add2~14_combout )))) # (!\Mux159~9_combout  & (\Mux159~5_combout  & ((\Add2~14_combout ))))

	.dataa(\Mux159~9_combout ),
	.datab(\Mux159~5_combout ),
	.datac(data_1[7]),
	.datad(\Add2~14_combout ),
	.cin(gnd),
	.combout(\Mux152~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~2 .lut_mask = 16'hECA0;
defparam \Mux152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneive_lcell_comb \Mux152~3 (
// Equation(s):
// \Mux152~3_combout  = (\Mux152~2_combout ) # (\registers~130_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux152~2_combout ),
	.datad(\registers~130_combout ),
	.cin(gnd),
	.combout(\Mux152~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~3 .lut_mask = 16'hFFF0;
defparam \Mux152~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \Mux152~4 (
// Equation(s):
// \Mux152~4_combout  = (opcode[2] & (((opcode[0])))) # (!opcode[2] & ((opcode[0] & (\Mux152~1_combout )) # (!opcode[0] & ((\Mux152~3_combout )))))

	.dataa(opcode[2]),
	.datab(\Mux152~1_combout ),
	.datac(opcode[0]),
	.datad(\Mux152~3_combout ),
	.cin(gnd),
	.combout(\Mux152~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~4 .lut_mask = 16'hE5E0;
defparam \Mux152~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneive_lcell_comb \Mux152~5 (
// Equation(s):
// \Mux152~5_combout  = (\Mux152~4_combout  & ((\Add3~23_combout ) # ((!opcode[2])))) # (!\Mux152~4_combout  & (((opcode[2] & \registers~131_combout ))))

	.dataa(\Add3~23_combout ),
	.datab(\Mux152~4_combout ),
	.datac(opcode[2]),
	.datad(\registers~131_combout ),
	.cin(gnd),
	.combout(\Mux152~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux152~5 .lut_mask = 16'hBC8C;
defparam \Mux152~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \registers[7][1]~74 (
// Equation(s):
// \registers[7][1]~74_combout  = (\Mux159~8_combout  & (\Mux158~6_combout  $ (VCC))) # (!\Mux159~8_combout  & (\Mux158~6_combout  & VCC))
// \registers[7][1]~75  = CARRY((\Mux159~8_combout  & \Mux158~6_combout ))

	.dataa(\Mux159~8_combout ),
	.datab(\Mux158~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\registers[7][1]~74_combout ),
	.cout(\registers[7][1]~75 ));
// synopsys translate_off
defparam \registers[7][1]~74 .lut_mask = 16'h6688;
defparam \registers[7][1]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \registers[7][2]~83 (
// Equation(s):
// \registers[7][2]~83_combout  = (\Mux157~6_combout  & (!\registers[7][1]~75 )) # (!\Mux157~6_combout  & ((\registers[7][1]~75 ) # (GND)))
// \registers[7][2]~84  = CARRY((!\registers[7][1]~75 ) # (!\Mux157~6_combout ))

	.dataa(gnd),
	.datab(\Mux157~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\registers[7][1]~75 ),
	.combout(\registers[7][2]~83_combout ),
	.cout(\registers[7][2]~84 ));
// synopsys translate_off
defparam \registers[7][2]~83 .lut_mask = 16'h3C3F;
defparam \registers[7][2]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \registers[7][3]~92 (
// Equation(s):
// \registers[7][3]~92_combout  = (\Mux156~5_combout  & (\registers[7][2]~84  $ (GND))) # (!\Mux156~5_combout  & (!\registers[7][2]~84  & VCC))
// \registers[7][3]~93  = CARRY((\Mux156~5_combout  & !\registers[7][2]~84 ))

	.dataa(gnd),
	.datab(\Mux156~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\registers[7][2]~84 ),
	.combout(\registers[7][3]~92_combout ),
	.cout(\registers[7][3]~93 ));
// synopsys translate_off
defparam \registers[7][3]~92 .lut_mask = 16'hC30C;
defparam \registers[7][3]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \registers[7][4]~102 (
// Equation(s):
// \registers[7][4]~102_combout  = (\Mux155~5_combout  & (!\registers[7][3]~93 )) # (!\Mux155~5_combout  & ((\registers[7][3]~93 ) # (GND)))
// \registers[7][4]~103  = CARRY((!\registers[7][3]~93 ) # (!\Mux155~5_combout ))

	.dataa(gnd),
	.datab(\Mux155~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\registers[7][3]~93 ),
	.combout(\registers[7][4]~102_combout ),
	.cout(\registers[7][4]~103 ));
// synopsys translate_off
defparam \registers[7][4]~102 .lut_mask = 16'h3C3F;
defparam \registers[7][4]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \registers[7][5]~112 (
// Equation(s):
// \registers[7][5]~112_combout  = (\Mux154~7_combout  & (\registers[7][4]~103  $ (GND))) # (!\Mux154~7_combout  & (!\registers[7][4]~103  & VCC))
// \registers[7][5]~113  = CARRY((\Mux154~7_combout  & !\registers[7][4]~103 ))

	.dataa(gnd),
	.datab(\Mux154~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\registers[7][4]~103 ),
	.combout(\registers[7][5]~112_combout ),
	.cout(\registers[7][5]~113 ));
// synopsys translate_off
defparam \registers[7][5]~112 .lut_mask = 16'hC30C;
defparam \registers[7][5]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \registers[7][6]~122 (
// Equation(s):
// \registers[7][6]~122_combout  = (\Mux153~7_combout  & (!\registers[7][5]~113 )) # (!\Mux153~7_combout  & ((\registers[7][5]~113 ) # (GND)))
// \registers[7][6]~123  = CARRY((!\registers[7][5]~113 ) # (!\Mux153~7_combout ))

	.dataa(gnd),
	.datab(\Mux153~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\registers[7][5]~113 ),
	.combout(\registers[7][6]~122_combout ),
	.cout(\registers[7][6]~123 ));
// synopsys translate_off
defparam \registers[7][6]~122 .lut_mask = 16'h3C3F;
defparam \registers[7][6]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \registers[7][7]~132 (
// Equation(s):
// \registers[7][7]~132_combout  = \Mux152~5_combout  $ (!\registers[7][6]~123 )

	.dataa(\Mux152~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\registers[7][6]~123 ),
	.combout(\registers[7][7]~132_combout ),
	.cout());
// synopsys translate_off
defparam \registers[7][7]~132 .lut_mask = 16'hA5A5;
defparam \registers[7][7]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (!state[1] & state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h3300;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \registers[7][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][7]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][7] .is_wysiwyg = "true";
defparam \registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \instruction[10] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[10]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[10] .is_wysiwyg = "true";
defparam \instruction[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \rd[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[2] .is_wysiwyg = "true";
defparam \rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \registers[2][0]~63 (
// Equation(s):
// \registers[2][0]~63_combout  = (rd[1] & (!rd[0] & (\registers[6][0]~8_combout  & !rd[2])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(\registers[6][0]~8_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers[2][0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][0]~63 .lut_mask = 16'h0020;
defparam \registers[2][0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \registers[2][6]~124 (
// Equation(s):
// \registers[2][6]~124_combout  = (\registers[2][0]~63_combout  & ((\registers[6][6]~48_combout ))) # (!\registers[2][0]~63_combout  & (\registers[2][6]~q ))

	.dataa(gnd),
	.datab(\registers[2][0]~63_combout ),
	.datac(\registers[2][6]~q ),
	.datad(\registers[6][6]~48_combout ),
	.cin(gnd),
	.combout(\registers[2][6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \registers[2][6]~124 .lut_mask = 16'hFC30;
defparam \registers[2][6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \registers[2][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[2][6]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[2][6] .is_wysiwyg = "true";
defparam \registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (instruction[5] & ((\registers[1][6]~q ) # ((instruction[6])))) # (!instruction[5] & (((!instruction[6] & \registers[0][6]~q ))))

	.dataa(\registers[1][6]~q ),
	.datab(instruction[5]),
	.datac(instruction[6]),
	.datad(\registers[0][6]~q ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hCBC8;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (instruction[6] & ((\Mux9~2_combout  & ((\registers[3][6]~q ))) # (!\Mux9~2_combout  & (\registers[2][6]~q )))) # (!instruction[6] & (((\Mux9~2_combout ))))

	.dataa(\registers[2][6]~q ),
	.datab(instruction[6]),
	.datac(\Mux9~2_combout ),
	.datad(\registers[3][6]~q ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hF838;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (instruction[6] & (((\registers[6][6]~_Duplicate_1_q ) # (instruction[5])))) # (!instruction[6] & (\registers[4][6]~q  & ((!instruction[5]))))

	.dataa(\registers[4][6]~q ),
	.datab(\registers[6][6]~_Duplicate_1_q ),
	.datac(instruction[6]),
	.datad(instruction[5]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hF0CA;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (instruction[5] & ((\Mux9~0_combout  & ((\registers[7][6]~q ))) # (!\Mux9~0_combout  & (\registers[5][6]~q )))) # (!instruction[5] & (((\Mux9~0_combout ))))

	.dataa(\registers[5][6]~q ),
	.datab(instruction[5]),
	.datac(\registers[7][6]~q ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hF388;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (instruction[7] & ((\Mux9~1_combout ))) # (!instruction[7] & (\Mux9~3_combout ))

	.dataa(\Mux9~3_combout ),
	.datab(gnd),
	.datac(instruction[7]),
	.datad(\Mux9~1_combout ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hFA0A;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \data_2[6] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux9~4_combout ),
	.asdata(instruction[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[6] .is_wysiwyg = "true";
defparam \data_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \registers~120 (
// Equation(s):
// \registers~120_combout  = (\registers[7][6]~q  & (((!rd[2]) # (!rd[0])) # (!rd[1])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(rd[2]),
	.datad(\registers[7][6]~q ),
	.cin(gnd),
	.combout(\registers~120_combout ),
	.cout());
// synopsys translate_off
defparam \registers~120 .lut_mask = 16'h7F00;
defparam \registers~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \registers~121 (
// Equation(s):
// \registers~121_combout  = (\registers~120_combout ) # ((data_1[6] & \Decoder0~1_combout ))

	.dataa(data_1[6]),
	.datab(\registers~120_combout ),
	.datac(\Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers~121_combout ),
	.cout());
// synopsys translate_off
defparam \registers~121 .lut_mask = 16'hECEC;
defparam \registers~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (opcode[1] & ((opcode[3] & (\Add3~18_combout )) # (!opcode[3] & ((\registers~121_combout ))))) # (!opcode[1] & (((\registers~121_combout ))))

	.dataa(opcode[1]),
	.datab(\Add3~18_combout ),
	.datac(opcode[3]),
	.datad(\registers~121_combout ),
	.cin(gnd),
	.combout(\Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hDF80;
defparam \Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \Mux153~4 (
// Equation(s):
// \Mux153~4_combout  = (data_1[6] & ((\Mux159~9_combout ) # ((\Add2~12_combout  & \Mux159~5_combout )))) # (!data_1[6] & (((\Add2~12_combout  & \Mux159~5_combout ))))

	.dataa(data_1[6]),
	.datab(\Mux159~9_combout ),
	.datac(\Add2~12_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux153~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~4 .lut_mask = 16'hF888;
defparam \Mux153~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \Mux153~5 (
// Equation(s):
// \Mux153~5_combout  = (\registers~120_combout ) # (\Mux153~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\registers~120_combout ),
	.datad(\Mux153~4_combout ),
	.cin(gnd),
	.combout(\Mux153~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~5 .lut_mask = 16'hFFF0;
defparam \Mux153~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneive_lcell_comb \Mux153~2 (
// Equation(s):
// \Mux153~2_combout  = (opcode[3]) # ((data_1[6] & (\Decoder0~1_combout  & opcode[1])))

	.dataa(data_1[6]),
	.datab(\Decoder0~1_combout ),
	.datac(opcode[3]),
	.datad(opcode[1]),
	.cin(gnd),
	.combout(\Mux153~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~2 .lut_mask = 16'hF8F0;
defparam \Mux153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneive_lcell_comb \Mux153~0 (
// Equation(s):
// \Mux153~0_combout  = (opcode[1] & (\Decoder0~1_combout  & data_1[6]))

	.dataa(opcode[1]),
	.datab(\Decoder0~1_combout ),
	.datac(gnd),
	.datad(data_1[6]),
	.cin(gnd),
	.combout(\Mux153~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~0 .lut_mask = 16'h8800;
defparam \Mux153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneive_lcell_comb \Mux153~1 (
// Equation(s):
// \Mux153~1_combout  = (\Mux153~0_combout ) # ((\Mux159~2_combout  & ((data_2[6]) # (!opcode[3]))))

	.dataa(data_2[6]),
	.datab(\Mux153~0_combout ),
	.datac(opcode[3]),
	.datad(\Mux159~2_combout ),
	.cin(gnd),
	.combout(\Mux153~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~1 .lut_mask = 16'hEFCC;
defparam \Mux153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneive_lcell_comb \Mux153~3 (
// Equation(s):
// \Mux153~3_combout  = (\registers~120_combout ) # ((\Mux153~1_combout  & ((\Add1~12_combout ) # (\Mux153~2_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\Mux153~2_combout ),
	.datac(\registers~120_combout ),
	.datad(\Mux153~1_combout ),
	.cin(gnd),
	.combout(\Mux153~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~3 .lut_mask = 16'hFEF0;
defparam \Mux153~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneive_lcell_comb \Mux153~6 (
// Equation(s):
// \Mux153~6_combout  = (opcode[0] & (((opcode[2]) # (\Mux153~3_combout )))) # (!opcode[0] & (\Mux153~5_combout  & (!opcode[2])))

	.dataa(\Mux153~5_combout ),
	.datab(opcode[0]),
	.datac(opcode[2]),
	.datad(\Mux153~3_combout ),
	.cin(gnd),
	.combout(\Mux153~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~6 .lut_mask = 16'hCEC2;
defparam \Mux153~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \Mux153~7 (
// Equation(s):
// \Mux153~7_combout  = (opcode[2] & ((\Mux153~6_combout  & (\Add3~20_combout )) # (!\Mux153~6_combout  & ((\registers~121_combout ))))) # (!opcode[2] & (((\Mux153~6_combout ))))

	.dataa(opcode[2]),
	.datab(\Add3~20_combout ),
	.datac(\Mux153~6_combout ),
	.datad(\registers~121_combout ),
	.cin(gnd),
	.combout(\Mux153~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux153~7 .lut_mask = 16'hDAD0;
defparam \Mux153~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \registers[7][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][6]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][6] .is_wysiwyg = "true";
defparam \registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneive_lcell_comb \instruction[9]~feeder (
// Equation(s):
// \instruction[9]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.cin(gnd),
	.combout(\instruction[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[9]~feeder .lut_mask = 16'hFF00;
defparam \instruction[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \instruction[9] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[9]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[9] .is_wysiwyg = "true";
defparam \instruction[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \rd[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[1] .is_wysiwyg = "true";
defparam \rd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (rd[1] & (!rd[0] & rd[2]))

	.dataa(rd[1]),
	.datab(gnd),
	.datac(rd[0]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0A00;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneive_lcell_comb \registers[6][5]~45 (
// Equation(s):
// \registers[6][5]~45_combout  = (\Decoder0~0_combout  & ((\registers[6][0]~8_combout  & ((\registers[6][5]~44_combout ))) # (!\registers[6][0]~8_combout  & (\registers[6][5]~_Duplicate_1_q )))) # (!\Decoder0~0_combout  & (((\registers[6][5]~_Duplicate_1_q 
// ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\registers[6][0]~8_combout ),
	.datac(\registers[6][5]~_Duplicate_1_q ),
	.datad(\registers[6][5]~44_combout ),
	.cin(gnd),
	.combout(\registers[6][5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][5]~45 .lut_mask = 16'hF870;
defparam \registers[6][5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \registers[6][5]~_Duplicate_1 (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][5]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \registers[6][5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (rd[1] & ((\registers[6][5]~_Duplicate_1_q ) # ((rd[0])))) # (!rd[1] & (((\registers[4][5]~q  & !rd[0]))))

	.dataa(\registers[6][5]~_Duplicate_1_q ),
	.datab(\registers[4][5]~q ),
	.datac(rd[1]),
	.datad(rd[0]),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hF0AC;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneive_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (rd[0] & ((\Mux26~0_combout  & (\registers[7][5]~q )) # (!\Mux26~0_combout  & ((\registers[5][5]~q ))))) # (!rd[0] & (\Mux26~0_combout ))

	.dataa(rd[0]),
	.datab(\Mux26~0_combout ),
	.datac(\registers[7][5]~q ),
	.datad(\registers[5][5]~q ),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hE6C4;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = (rd[0] & (((rd[1]) # (\registers[1][5]~q )))) # (!rd[0] & (\registers[0][5]~q  & (!rd[1])))

	.dataa(\registers[0][5]~q ),
	.datab(rd[0]),
	.datac(rd[1]),
	.datad(\registers[1][5]~q ),
	.cin(gnd),
	.combout(\Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~2 .lut_mask = 16'hCEC2;
defparam \Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = (rd[1] & ((\Mux26~2_combout  & (\registers[3][5]~q )) # (!\Mux26~2_combout  & ((\registers[2][5]~q ))))) # (!rd[1] & (((\Mux26~2_combout ))))

	.dataa(rd[1]),
	.datab(\registers[3][5]~q ),
	.datac(\registers[2][5]~q ),
	.datad(\Mux26~2_combout ),
	.cin(gnd),
	.combout(\Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~3 .lut_mask = 16'hDDA0;
defparam \Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = (rd[2] & (\Mux26~1_combout )) # (!rd[2] & ((\Mux26~3_combout )))

	.dataa(\Mux26~1_combout ),
	.datab(gnd),
	.datac(\Mux26~3_combout ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~4 .lut_mask = 16'hAAF0;
defparam \Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \data_1[5] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[5] .is_wysiwyg = "true";
defparam \data_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneive_lcell_comb \registers~110 (
// Equation(s):
// \registers~110_combout  = (\registers[7][5]~q  & (((!rd[0]) # (!rd[1])) # (!rd[2])))

	.dataa(rd[2]),
	.datab(rd[1]),
	.datac(rd[0]),
	.datad(\registers[7][5]~q ),
	.cin(gnd),
	.combout(\registers~110_combout ),
	.cout());
// synopsys translate_off
defparam \registers~110 .lut_mask = 16'h7F00;
defparam \registers~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneive_lcell_comb \registers~111 (
// Equation(s):
// \registers~111_combout  = (\registers~110_combout ) # ((data_1[5] & \Decoder0~1_combout ))

	.dataa(data_1[5]),
	.datab(gnd),
	.datac(\registers~110_combout ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\registers~111_combout ),
	.cout());
// synopsys translate_off
defparam \registers~111 .lut_mask = 16'hFAF0;
defparam \registers~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneive_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_combout  = (opcode[3] & ((opcode[1] & (\Add3~15_combout )) # (!opcode[1] & ((\registers~111_combout ))))) # (!opcode[3] & (((\registers~111_combout ))))

	.dataa(\Add3~15_combout ),
	.datab(opcode[3]),
	.datac(opcode[1]),
	.datad(\registers~111_combout ),
	.cin(gnd),
	.combout(\Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~17 .lut_mask = 16'hBF80;
defparam \Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cycloneive_lcell_comb \Mux154~4 (
// Equation(s):
// \Mux154~4_combout  = (data_1[5] & (\Decoder0~1_combout  & ((opcode[3]) # (!opcode[1]))))

	.dataa(data_1[5]),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux154~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~4 .lut_mask = 16'hA200;
defparam \Mux154~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneive_lcell_comb \Mux154~5 (
// Equation(s):
// \Mux154~5_combout  = (\registers~110_combout ) # ((\Mux154~4_combout ) # ((\Add2~10_combout  & \Mux159~5_combout )))

	.dataa(\Add2~10_combout ),
	.datab(\registers~110_combout ),
	.datac(\Mux159~5_combout ),
	.datad(\Mux154~4_combout ),
	.cin(gnd),
	.combout(\Mux154~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~5 .lut_mask = 16'hFFEC;
defparam \Mux154~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneive_lcell_comb \Mux154~2 (
// Equation(s):
// \Mux154~2_combout  = (opcode[3]) # ((data_1[5] & (opcode[1] & \Decoder0~1_combout )))

	.dataa(data_1[5]),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux154~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~2 .lut_mask = 16'hF8F0;
defparam \Mux154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneive_lcell_comb \Mux154~0 (
// Equation(s):
// \Mux154~0_combout  = (data_1[5] & (opcode[1] & \Decoder0~1_combout ))

	.dataa(data_1[5]),
	.datab(opcode[1]),
	.datac(gnd),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux154~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~0 .lut_mask = 16'h8800;
defparam \Mux154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneive_lcell_comb \Mux154~1 (
// Equation(s):
// \Mux154~1_combout  = (\Mux154~0_combout ) # ((\Mux159~2_combout  & ((data_2[5]) # (!opcode[3]))))

	.dataa(data_2[5]),
	.datab(opcode[3]),
	.datac(\Mux154~0_combout ),
	.datad(\Mux159~2_combout ),
	.cin(gnd),
	.combout(\Mux154~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~1 .lut_mask = 16'hFBF0;
defparam \Mux154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneive_lcell_comb \Mux154~3 (
// Equation(s):
// \Mux154~3_combout  = (\registers~110_combout ) # ((\Mux154~1_combout  & ((\Mux154~2_combout ) # (\Add1~10_combout ))))

	.dataa(\Mux154~2_combout ),
	.datab(\registers~110_combout ),
	.datac(\Add1~10_combout ),
	.datad(\Mux154~1_combout ),
	.cin(gnd),
	.combout(\Mux154~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~3 .lut_mask = 16'hFECC;
defparam \Mux154~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneive_lcell_comb \Mux154~6 (
// Equation(s):
// \Mux154~6_combout  = (opcode[2] & (((opcode[0])))) # (!opcode[2] & ((opcode[0] & ((\Mux154~3_combout ))) # (!opcode[0] & (\Mux154~5_combout ))))

	.dataa(opcode[2]),
	.datab(\Mux154~5_combout ),
	.datac(opcode[0]),
	.datad(\Mux154~3_combout ),
	.cin(gnd),
	.combout(\Mux154~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~6 .lut_mask = 16'hF4A4;
defparam \Mux154~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneive_lcell_comb \Mux154~7 (
// Equation(s):
// \Mux154~7_combout  = (opcode[2] & ((\Mux154~6_combout  & ((\Add3~17_combout ))) # (!\Mux154~6_combout  & (\registers~111_combout )))) # (!opcode[2] & (((\Mux154~6_combout ))))

	.dataa(\registers~111_combout ),
	.datab(opcode[2]),
	.datac(\Add3~17_combout ),
	.datad(\Mux154~6_combout ),
	.cin(gnd),
	.combout(\Mux154~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux154~7 .lut_mask = 16'hF388;
defparam \Mux154~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \registers[7][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][5]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][5] .is_wysiwyg = "true";
defparam \registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \instruction[12]~feeder (
// Equation(s):
// \instruction[12]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.cin(gnd),
	.combout(\instruction[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[12]~feeder .lut_mask = 16'hFF00;
defparam \instruction[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \instruction[12] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[12]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[12] .is_wysiwyg = "true";
defparam \instruction[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \opcode[1] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode[1]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode[1] .is_wysiwyg = "true";
defparam \opcode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneive_lcell_comb \registers~100 (
// Equation(s):
// \registers~100_combout  = (\registers[7][4]~q  & (((!rd[2]) # (!rd[0])) # (!rd[1])))

	.dataa(rd[1]),
	.datab(\registers[7][4]~q ),
	.datac(rd[0]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers~100_combout ),
	.cout());
// synopsys translate_off
defparam \registers~100 .lut_mask = 16'h4CCC;
defparam \registers~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneive_lcell_comb \registers~101 (
// Equation(s):
// \registers~101_combout  = (\registers~100_combout ) # ((data_1[4] & \Decoder0~1_combout ))

	.dataa(\registers~100_combout ),
	.datab(data_1[4]),
	.datac(gnd),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\registers~101_combout ),
	.cout());
// synopsys translate_off
defparam \registers~101 .lut_mask = 16'hEEAA;
defparam \registers~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (opcode[1] & ((opcode[3] & (\Add3~12_combout )) # (!opcode[3] & ((\registers~101_combout ))))) # (!opcode[1] & (((\registers~101_combout ))))

	.dataa(opcode[1]),
	.datab(\Add3~12_combout ),
	.datac(\registers~101_combout ),
	.datad(opcode[3]),
	.cin(gnd),
	.combout(\Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'hD8F0;
defparam \Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \Mux155~2 (
// Equation(s):
// \Mux155~2_combout  = (\Mux159~9_combout  & ((data_1[4]) # ((\Add2~8_combout  & \Mux159~5_combout )))) # (!\Mux159~9_combout  & (((\Add2~8_combout  & \Mux159~5_combout ))))

	.dataa(\Mux159~9_combout ),
	.datab(data_1[4]),
	.datac(\Add2~8_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux155~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~2 .lut_mask = 16'hF888;
defparam \Mux155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneive_lcell_comb \Mux155~3 (
// Equation(s):
// \Mux155~3_combout  = (\Mux155~2_combout ) # (\registers~100_combout )

	.dataa(\Mux155~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\registers~100_combout ),
	.cin(gnd),
	.combout(\Mux155~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~3 .lut_mask = 16'hFFAA;
defparam \Mux155~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneive_lcell_comb \Mux155~0 (
// Equation(s):
// \Mux155~0_combout  = (opcode[1] & (data_1[4] & \Decoder0~1_combout ))

	.dataa(opcode[1]),
	.datab(data_1[4]),
	.datac(gnd),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux155~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~0 .lut_mask = 16'h8800;
defparam \Mux155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneive_lcell_comb \Mux155~1 (
// Equation(s):
// \Mux155~1_combout  = (\registers~100_combout ) # ((\Mux155~0_combout ) # ((\Mux159~2_combout  & \registers[6][4]~39_combout )))

	.dataa(\registers~100_combout ),
	.datab(\Mux159~2_combout ),
	.datac(\Mux155~0_combout ),
	.datad(\registers[6][4]~39_combout ),
	.cin(gnd),
	.combout(\Mux155~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~1 .lut_mask = 16'hFEFA;
defparam \Mux155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_lcell_comb \Mux155~4 (
// Equation(s):
// \Mux155~4_combout  = (opcode[0] & (((opcode[2]) # (\Mux155~1_combout )))) # (!opcode[0] & (\Mux155~3_combout  & (!opcode[2])))

	.dataa(\Mux155~3_combout ),
	.datab(opcode[0]),
	.datac(opcode[2]),
	.datad(\Mux155~1_combout ),
	.cin(gnd),
	.combout(\Mux155~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~4 .lut_mask = 16'hCEC2;
defparam \Mux155~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneive_lcell_comb \Mux155~5 (
// Equation(s):
// \Mux155~5_combout  = (\Mux155~4_combout  & ((\Add3~14_combout ) # ((!opcode[2])))) # (!\Mux155~4_combout  & (((\registers~101_combout  & opcode[2]))))

	.dataa(\Add3~14_combout ),
	.datab(\Mux155~4_combout ),
	.datac(\registers~101_combout ),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\Mux155~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux155~5 .lut_mask = 16'hB8CC;
defparam \Mux155~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \registers[7][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][4]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][4] .is_wysiwyg = "true";
defparam \registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N31
dffeas \instruction[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[7] .is_wysiwyg = "true";
defparam \instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (instruction[5] & ((\registers[1][3]~q ) # ((instruction[6])))) # (!instruction[5] & (((!instruction[6] & \registers[0][3]~q ))))

	.dataa(\registers[1][3]~q ),
	.datab(instruction[5]),
	.datac(instruction[6]),
	.datad(\registers[0][3]~q ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hCBC8;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (instruction[6] & ((\Mux12~2_combout  & (\registers[3][3]~q )) # (!\Mux12~2_combout  & ((\registers[2][3]~q ))))) # (!instruction[6] & (((\Mux12~2_combout ))))

	.dataa(instruction[6]),
	.datab(\registers[3][3]~q ),
	.datac(\Mux12~2_combout ),
	.datad(\registers[2][3]~q ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hDAD0;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (instruction[6] & ((instruction[5]) # ((\registers[6][3]~_Duplicate_1_q )))) # (!instruction[6] & (!instruction[5] & (\registers[4][3]~q )))

	.dataa(instruction[6]),
	.datab(instruction[5]),
	.datac(\registers[4][3]~q ),
	.datad(\registers[6][3]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hBA98;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout  & ((\registers[7][3]~q ) # ((!instruction[5])))) # (!\Mux12~0_combout  & (((instruction[5] & \registers[5][3]~q ))))

	.dataa(\registers[7][3]~q ),
	.datab(\Mux12~0_combout ),
	.datac(instruction[5]),
	.datad(\registers[5][3]~q ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hBC8C;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (instruction[7] & ((\Mux12~1_combout ))) # (!instruction[7] & (\Mux12~3_combout ))

	.dataa(instruction[7]),
	.datab(\Mux12~3_combout ),
	.datac(gnd),
	.datad(\Mux12~1_combout ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hEE44;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N23
dffeas \instruction[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[4] .is_wysiwyg = "true";
defparam \instruction[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \data_2[3] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux12~4_combout ),
	.asdata(instruction[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\imm~q ),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_2[3] .is_wysiwyg = "true";
defparam \data_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \registers~91 (
// Equation(s):
// \registers~91_combout  = (\Decoder0~1_combout  & ((data_1[3]))) # (!\Decoder0~1_combout  & (\registers[7][3]~q ))

	.dataa(gnd),
	.datab(\Decoder0~1_combout ),
	.datac(\registers[7][3]~q ),
	.datad(data_1[3]),
	.cin(gnd),
	.combout(\registers~91_combout ),
	.cout());
// synopsys translate_off
defparam \registers~91 .lut_mask = 16'hFC30;
defparam \registers~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \Add3~11 (
// Equation(s):
// \Add3~11_combout  = (opcode[3] & ((opcode[1] & (\Add3~9_combout )) # (!opcode[1] & ((\registers~91_combout ))))) # (!opcode[3] & (((\registers~91_combout ))))

	.dataa(opcode[3]),
	.datab(\Add3~9_combout ),
	.datac(opcode[1]),
	.datad(\registers~91_combout ),
	.cin(gnd),
	.combout(\Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~11 .lut_mask = 16'hDF80;
defparam \Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \Mux156~0 (
// Equation(s):
// \Mux156~0_combout  = (\Mux159~2_combout  & ((opcode[3] & (data_2[3])) # (!opcode[3] & ((\Add1~6_combout )))))

	.dataa(\Mux159~2_combout ),
	.datab(data_2[3]),
	.datac(opcode[3]),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Mux156~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~0 .lut_mask = 16'h8A80;
defparam \Mux156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \Mux156~1 (
// Equation(s):
// \Mux156~1_combout  = (data_1[3] & ((opcode[0] & ((opcode[1]))) # (!opcode[0] & (\Mux159~9_combout ))))

	.dataa(opcode[0]),
	.datab(\Mux159~9_combout ),
	.datac(opcode[1]),
	.datad(data_1[3]),
	.cin(gnd),
	.combout(\Mux156~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~1 .lut_mask = 16'hE400;
defparam \Mux156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \Mux156~2 (
// Equation(s):
// \Mux156~2_combout  = (\Decoder0~1_combout  & (((\Mux156~1_combout )))) # (!\Decoder0~1_combout  & ((\registers[7][3]~q ) # ((\Mux156~1_combout  & !opcode[0]))))

	.dataa(\registers[7][3]~q ),
	.datab(\Mux156~1_combout ),
	.datac(\Decoder0~1_combout ),
	.datad(opcode[0]),
	.cin(gnd),
	.combout(\Mux156~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~2 .lut_mask = 16'hCACE;
defparam \Mux156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \Mux156~3 (
// Equation(s):
// \Mux156~3_combout  = (\Mux156~2_combout ) # ((\Add2~6_combout  & (!opcode[0] & \Mux159~5_combout )))

	.dataa(\Add2~6_combout ),
	.datab(opcode[0]),
	.datac(\Mux156~2_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux156~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~3 .lut_mask = 16'hF2F0;
defparam \Mux156~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \Mux156~4 (
// Equation(s):
// \Mux156~4_combout  = (opcode[2] & (opcode[0])) # (!opcode[2] & ((\Mux156~3_combout ) # ((opcode[0] & \Mux156~0_combout ))))

	.dataa(opcode[2]),
	.datab(opcode[0]),
	.datac(\Mux156~0_combout ),
	.datad(\Mux156~3_combout ),
	.cin(gnd),
	.combout(\Mux156~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~4 .lut_mask = 16'hDDC8;
defparam \Mux156~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \Mux156~5 (
// Equation(s):
// \Mux156~5_combout  = (opcode[2] & ((\Mux156~4_combout  & (\Add3~11_combout )) # (!\Mux156~4_combout  & ((\registers~91_combout ))))) # (!opcode[2] & (((\Mux156~4_combout ))))

	.dataa(opcode[2]),
	.datab(\Add3~11_combout ),
	.datac(\Mux156~4_combout ),
	.datad(\registers~91_combout ),
	.cin(gnd),
	.combout(\Mux156~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux156~5 .lut_mask = 16'hDAD0;
defparam \Mux156~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \registers[7][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][3]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][3] .is_wysiwyg = "true";
defparam \registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \instruction[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[14]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[14] .is_wysiwyg = "true";
defparam \instruction[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \opcode[3] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode[3]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode[3] .is_wysiwyg = "true";
defparam \opcode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \registers~82 (
// Equation(s):
// \registers~82_combout  = (\Decoder0~1_combout  & ((data_1[2]))) # (!\Decoder0~1_combout  & (\registers[7][2]~q ))

	.dataa(\registers[7][2]~q ),
	.datab(\Decoder0~1_combout ),
	.datac(gnd),
	.datad(data_1[2]),
	.cin(gnd),
	.combout(\registers~82_combout ),
	.cout());
// synopsys translate_off
defparam \registers~82 .lut_mask = 16'hEE22;
defparam \registers~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (opcode[3] & ((opcode[1] & (\Add3~6_combout )) # (!opcode[1] & ((\registers~82_combout ))))) # (!opcode[3] & (((\registers~82_combout ))))

	.dataa(opcode[3]),
	.datab(\Add3~6_combout ),
	.datac(opcode[1]),
	.datad(\registers~82_combout ),
	.cin(gnd),
	.combout(\Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hDF80;
defparam \Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \Mux157~1 (
// Equation(s):
// \Mux157~1_combout  = (\Mux159~2_combout  & ((data_2[2]) # (!opcode[3])))

	.dataa(gnd),
	.datab(data_2[2]),
	.datac(opcode[3]),
	.datad(\Mux159~2_combout ),
	.cin(gnd),
	.combout(\Mux157~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~1 .lut_mask = 16'hCF00;
defparam \Mux157~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \Mux157~0 (
// Equation(s):
// \Mux157~0_combout  = (\Decoder0~1_combout  & (((data_1[2] & opcode[1])))) # (!\Decoder0~1_combout  & (\registers[7][2]~q ))

	.dataa(\registers[7][2]~q ),
	.datab(data_1[2]),
	.datac(opcode[1]),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Mux157~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~0 .lut_mask = 16'hC0AA;
defparam \Mux157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \Mux157~2 (
// Equation(s):
// \Mux157~2_combout  = (\Mux157~0_combout ) # ((\Mux157~1_combout  & ((\Add1~4_combout ) # (opcode[3]))))

	.dataa(\Mux157~1_combout ),
	.datab(\Add1~4_combout ),
	.datac(opcode[3]),
	.datad(\Mux157~0_combout ),
	.cin(gnd),
	.combout(\Mux157~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~2 .lut_mask = 16'hFFA8;
defparam \Mux157~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \Mux157~3 (
// Equation(s):
// \Mux157~3_combout  = (\Add2~4_combout  & ((\Mux159~5_combout ) # ((data_1[2] & \Mux159~9_combout )))) # (!\Add2~4_combout  & (data_1[2] & (\Mux159~9_combout )))

	.dataa(\Add2~4_combout ),
	.datab(data_1[2]),
	.datac(\Mux159~9_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux157~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~3 .lut_mask = 16'hEAC0;
defparam \Mux157~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \Mux157~4 (
// Equation(s):
// \Mux157~4_combout  = (\Mux157~3_combout ) # ((\registers[7][2]~q  & !\Decoder0~1_combout ))

	.dataa(\registers[7][2]~q ),
	.datab(\Mux157~3_combout ),
	.datac(\Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux157~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~4 .lut_mask = 16'hCECE;
defparam \Mux157~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \Mux157~5 (
// Equation(s):
// \Mux157~5_combout  = (opcode[0] & ((\Mux157~2_combout ) # ((opcode[2])))) # (!opcode[0] & (((!opcode[2] & \Mux157~4_combout ))))

	.dataa(\Mux157~2_combout ),
	.datab(opcode[0]),
	.datac(opcode[2]),
	.datad(\Mux157~4_combout ),
	.cin(gnd),
	.combout(\Mux157~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~5 .lut_mask = 16'hCBC8;
defparam \Mux157~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \Mux157~6 (
// Equation(s):
// \Mux157~6_combout  = (opcode[2] & ((\Mux157~5_combout  & (\Add3~8_combout )) # (!\Mux157~5_combout  & ((\registers~82_combout ))))) # (!opcode[2] & (((\Mux157~5_combout ))))

	.dataa(\Add3~8_combout ),
	.datab(opcode[2]),
	.datac(\Mux157~5_combout ),
	.datad(\registers~82_combout ),
	.cin(gnd),
	.combout(\Mux157~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux157~6 .lut_mask = 16'hBCB0;
defparam \Mux157~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \registers[7][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][2]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][2] .is_wysiwyg = "true";
defparam \registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \instruction[13]~feeder (
// Equation(s):
// \instruction[13]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.cin(gnd),
	.combout(\instruction[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[13]~feeder .lut_mask = 16'hFF00;
defparam \instruction[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \instruction[13] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[13]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[13] .is_wysiwyg = "true";
defparam \instruction[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N31
dffeas \opcode[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode[2]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode[2] .is_wysiwyg = "true";
defparam \opcode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \registers~73 (
// Equation(s):
// \registers~73_combout  = (\Decoder0~1_combout  & (data_1[1])) # (!\Decoder0~1_combout  & ((\registers[7][1]~q )))

	.dataa(data_1[1]),
	.datab(\Decoder0~1_combout ),
	.datac(\registers[7][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers~73_combout ),
	.cout());
// synopsys translate_off
defparam \registers~73 .lut_mask = 16'hB8B8;
defparam \registers~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_combout  = (opcode[1] & ((opcode[3] & (\Add3~3_combout )) # (!opcode[3] & ((\registers~73_combout ))))) # (!opcode[1] & (((\registers~73_combout ))))

	.dataa(opcode[1]),
	.datab(opcode[3]),
	.datac(\Add3~3_combout ),
	.datad(\registers~73_combout ),
	.cin(gnd),
	.combout(\Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~5 .lut_mask = 16'hF780;
defparam \Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \Mux158~3 (
// Equation(s):
// \Mux158~3_combout  = (data_1[1] & ((\Mux159~9_combout ) # ((\registers[7][1]~q  & !\Decoder0~1_combout )))) # (!data_1[1] & (\registers[7][1]~q  & (!\Decoder0~1_combout )))

	.dataa(data_1[1]),
	.datab(\registers[7][1]~q ),
	.datac(\Decoder0~1_combout ),
	.datad(\Mux159~9_combout ),
	.cin(gnd),
	.combout(\Mux158~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~3 .lut_mask = 16'hAE0C;
defparam \Mux158~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \Mux158~4 (
// Equation(s):
// \Mux158~4_combout  = (\Mux158~3_combout ) # ((\Add2~2_combout  & \Mux159~5_combout ))

	.dataa(\Mux158~3_combout ),
	.datab(gnd),
	.datac(\Add2~2_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux158~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~4 .lut_mask = 16'hFAAA;
defparam \Mux158~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \Mux158~0 (
// Equation(s):
// \Mux158~0_combout  = (\Decoder0~1_combout  & (opcode[1] & ((data_1[1])))) # (!\Decoder0~1_combout  & (((\registers[7][1]~q ))))

	.dataa(opcode[1]),
	.datab(\registers[7][1]~q ),
	.datac(\Decoder0~1_combout ),
	.datad(data_1[1]),
	.cin(gnd),
	.combout(\Mux158~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~0 .lut_mask = 16'hAC0C;
defparam \Mux158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \Mux158~1 (
// Equation(s):
// \Mux158~1_combout  = (\Mux159~2_combout  & ((data_2[1]) # (!opcode[3])))

	.dataa(data_2[1]),
	.datab(gnd),
	.datac(opcode[3]),
	.datad(\Mux159~2_combout ),
	.cin(gnd),
	.combout(\Mux158~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~1 .lut_mask = 16'hAF00;
defparam \Mux158~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \Mux158~2 (
// Equation(s):
// \Mux158~2_combout  = (\Mux158~0_combout ) # ((\Mux158~1_combout  & ((opcode[3]) # (\Add1~2_combout ))))

	.dataa(\Mux158~0_combout ),
	.datab(opcode[3]),
	.datac(\Add1~2_combout ),
	.datad(\Mux158~1_combout ),
	.cin(gnd),
	.combout(\Mux158~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~2 .lut_mask = 16'hFEAA;
defparam \Mux158~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \Mux158~5 (
// Equation(s):
// \Mux158~5_combout  = (opcode[2] & (((opcode[0])))) # (!opcode[2] & ((opcode[0] & ((\Mux158~2_combout ))) # (!opcode[0] & (\Mux158~4_combout ))))

	.dataa(opcode[2]),
	.datab(\Mux158~4_combout ),
	.datac(\Mux158~2_combout ),
	.datad(opcode[0]),
	.cin(gnd),
	.combout(\Mux158~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~5 .lut_mask = 16'hFA44;
defparam \Mux158~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \Mux158~6 (
// Equation(s):
// \Mux158~6_combout  = (opcode[2] & ((\Mux158~5_combout  & (\Add3~5_combout )) # (!\Mux158~5_combout  & ((\registers~73_combout ))))) # (!opcode[2] & (((\Mux158~5_combout ))))

	.dataa(opcode[2]),
	.datab(\Add3~5_combout ),
	.datac(\Mux158~5_combout ),
	.datad(\registers~73_combout ),
	.cin(gnd),
	.combout(\Mux158~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux158~6 .lut_mask = 16'hDAD0;
defparam \Mux158~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \registers[7][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][1]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][1] .is_wysiwyg = "true";
defparam \registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \instruction[8]~feeder (
// Equation(s):
// \instruction[8]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.cin(gnd),
	.combout(\instruction[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[8]~feeder .lut_mask = 16'hFF00;
defparam \instruction[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \instruction[8] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[8]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[8] .is_wysiwyg = "true";
defparam \instruction[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \rd[0] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[0] .is_wysiwyg = "true";
defparam \rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (rd[1] & ((\registers[6][0]~_Duplicate_1_q ) # ((rd[0])))) # (!rd[1] & (((\registers[4][0]~q  & !rd[0]))))

	.dataa(rd[1]),
	.datab(\registers[6][0]~_Duplicate_1_q ),
	.datac(\registers[4][0]~q ),
	.datad(rd[0]),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hAAD8;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneive_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (rd[0] & ((\Mux31~0_combout  & (\registers[7][0]~q )) # (!\Mux31~0_combout  & ((\registers[5][0]~q ))))) # (!rd[0] & (\Mux31~0_combout ))

	.dataa(rd[0]),
	.datab(\Mux31~0_combout ),
	.datac(\registers[7][0]~q ),
	.datad(\registers[5][0]~q ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hE6C4;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = (rd[0] & (((rd[1]) # (\registers[1][0]~q )))) # (!rd[0] & (\registers[0][0]~q  & (!rd[1])))

	.dataa(rd[0]),
	.datab(\registers[0][0]~q ),
	.datac(rd[1]),
	.datad(\registers[1][0]~q ),
	.cin(gnd),
	.combout(\Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~2 .lut_mask = 16'hAEA4;
defparam \Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneive_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = (rd[1] & ((\Mux31~2_combout  & (\registers[3][0]~q )) # (!\Mux31~2_combout  & ((\registers[2][0]~q ))))) # (!rd[1] & (((\Mux31~2_combout ))))

	.dataa(rd[1]),
	.datab(\registers[3][0]~q ),
	.datac(\Mux31~2_combout ),
	.datad(\registers[2][0]~q ),
	.cin(gnd),
	.combout(\Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~3 .lut_mask = 16'hDAD0;
defparam \Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = (rd[2] & (\Mux31~1_combout )) # (!rd[2] & ((\Mux31~3_combout )))

	.dataa(\Mux31~1_combout ),
	.datab(rd[2]),
	.datac(gnd),
	.datad(\Mux31~3_combout ),
	.cin(gnd),
	.combout(\Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~4 .lut_mask = 16'hBB88;
defparam \Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \data_1[0] (
	.clk(\KEY[0]~input_o ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[0] .is_wysiwyg = "true";
defparam \data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \registers~60 (
// Equation(s):
// \registers~60_combout  = (\Decoder0~1_combout  & (data_1[0])) # (!\Decoder0~1_combout  & ((\registers[7][0]~q )))

	.dataa(data_1[0]),
	.datab(gnd),
	.datac(\registers[7][0]~q ),
	.datad(\Decoder0~1_combout ),
	.cin(gnd),
	.combout(\registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \registers~60 .lut_mask = 16'hAAF0;
defparam \registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (opcode[3] & ((opcode[1] & ((\Add3~0_combout ))) # (!opcode[1] & (\registers~60_combout )))) # (!opcode[3] & (\registers~60_combout ))

	.dataa(\registers~60_combout ),
	.datab(\Add3~0_combout ),
	.datac(opcode[3]),
	.datad(opcode[1]),
	.cin(gnd),
	.combout(\Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'hCAAA;
defparam \Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \registers~61 (
// Equation(s):
// \registers~61_combout  = (\registers[7][0]~q  & (((!rd[2]) # (!rd[0])) # (!rd[1])))

	.dataa(rd[1]),
	.datab(rd[0]),
	.datac(\registers[7][0]~q ),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \registers~61 .lut_mask = 16'h70F0;
defparam \registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \Mux159~1 (
// Equation(s):
// \Mux159~1_combout  = (data_1[0] & (\Decoder0~1_combout  & opcode[1]))

	.dataa(data_1[0]),
	.datab(\Decoder0~1_combout ),
	.datac(gnd),
	.datad(opcode[1]),
	.cin(gnd),
	.combout(\Mux159~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~1 .lut_mask = 16'h8800;
defparam \Mux159~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \Mux159~3 (
// Equation(s):
// \Mux159~3_combout  = (\registers~61_combout ) # ((\Mux159~1_combout ) # ((\Mux159~0_combout  & \Mux159~2_combout )))

	.dataa(\registers~61_combout ),
	.datab(\Mux159~0_combout ),
	.datac(\Mux159~2_combout ),
	.datad(\Mux159~1_combout ),
	.cin(gnd),
	.combout(\Mux159~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~3 .lut_mask = 16'hFFEA;
defparam \Mux159~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \Mux159~4 (
// Equation(s):
// \Mux159~4_combout  = (data_1[0] & (\Decoder0~1_combout  & ((opcode[3]) # (!opcode[1]))))

	.dataa(data_1[0]),
	.datab(\Decoder0~1_combout ),
	.datac(opcode[3]),
	.datad(opcode[1]),
	.cin(gnd),
	.combout(\Mux159~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~4 .lut_mask = 16'h8088;
defparam \Mux159~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \Mux159~6 (
// Equation(s):
// \Mux159~6_combout  = (\registers~61_combout ) # ((\Mux159~4_combout ) # ((\Add2~0_combout  & \Mux159~5_combout )))

	.dataa(\registers~61_combout ),
	.datab(\Mux159~4_combout ),
	.datac(\Add2~0_combout ),
	.datad(\Mux159~5_combout ),
	.cin(gnd),
	.combout(\Mux159~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~6 .lut_mask = 16'hFEEE;
defparam \Mux159~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \Mux159~7 (
// Equation(s):
// \Mux159~7_combout  = (opcode[2] & (((opcode[0])))) # (!opcode[2] & ((opcode[0] & (\Mux159~3_combout )) # (!opcode[0] & ((\Mux159~6_combout )))))

	.dataa(\Mux159~3_combout ),
	.datab(opcode[2]),
	.datac(opcode[0]),
	.datad(\Mux159~6_combout ),
	.cin(gnd),
	.combout(\Mux159~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~7 .lut_mask = 16'hE3E0;
defparam \Mux159~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \Mux159~8 (
// Equation(s):
// \Mux159~8_combout  = (\Mux159~7_combout  & (((\Add3~2_combout ) # (!opcode[2])))) # (!\Mux159~7_combout  & (\registers~60_combout  & ((opcode[2]))))

	.dataa(\registers~60_combout ),
	.datab(\Add3~2_combout ),
	.datac(\Mux159~7_combout ),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\Mux159~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux159~8 .lut_mask = 16'hCAF0;
defparam \Mux159~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \registers[7][0]~62 (
// Equation(s):
// \registers[7][0]~62_combout  = (state[0] & ((state[1] & ((\registers[7][0]~q ))) # (!state[1] & (!\Mux159~8_combout )))) # (!state[0] & (((\registers[7][0]~q ))))

	.dataa(\Mux159~8_combout ),
	.datab(state[0]),
	.datac(\registers[7][0]~q ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\registers[7][0]~62_combout ),
	.cout());
// synopsys translate_off
defparam \registers[7][0]~62 .lut_mask = 16'hF074;
defparam \registers[7][0]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \registers[7][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[7][0]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[7][0] .is_wysiwyg = "true";
defparam \registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'hECCC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~15_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~4_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~5_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6 .lut_mask = 16'hAAF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~6_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~7_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~11_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12 .lut_mask = 16'hAAF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~12_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~13_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~10_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~8_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~9_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14 .lut_mask = 16'hCCF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~14_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .lut_mask = 16'hCCF0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .lut_mask = 16'hFA50;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF0E2;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~3 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2 .lut_mask = 16'h5A5F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~3 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~5 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4 .lut_mask = 16'hC30C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 16'h0100;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~4_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6 .lut_mask = 16'h020A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 16'hFF08;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~5 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~7 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6 .lut_mask = 16'h3C3F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~6_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9 .lut_mask = 16'h0AAA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~7 ),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8 .lut_mask = 16'hF00F;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~8_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7 .lut_mask = 16'h0222;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.cout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~1 ));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 16'h33CC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 16'h1050;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~2_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8 .lut_mask = 16'h0AAA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N27
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1 .lut_mask = 16'hFFDE;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0 .lut_mask = 16'h4C02;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~1_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux3~0_combout ),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0 .lut_mask = 16'h55CC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1 .lut_mask = 16'h1000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0 .lut_mask = 16'hFDF2;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~1_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 .lut_mask = 16'h88BB;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0 .lut_mask = 16'hFF3A;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1 .lut_mask = 16'h00A0;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~0_combout ),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hDD11;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 .lut_mask = 16'h0180;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Mux0~0_combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hAE04;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0AAA;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hFCEC;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N15
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N9
dffeas \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~0_combout ),
	.asdata(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.ena(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(gnd),
	.datab(\ram|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC0C;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\ram|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .lut_mask = 16'hF444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0504;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h5450;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .lut_mask = 16'hFEF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hCCCD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hAA30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hA001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hAEA4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .lut_mask = 16'hAB03;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h9502;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h5D04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h300F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h82AE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h0545;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hBAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h0405;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h5812;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'hAAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hEE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y22_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hABA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0F75;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \ram|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \instruction[11]~feeder (
// Equation(s):
// \instruction[11]~feeder_combout  = \ram|altsyncram_component|auto_generated|altsyncram1|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.cin(gnd),
	.combout(\instruction[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[11]~feeder .lut_mask = 16'hFF00;
defparam \instruction[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \instruction[11] (
	.clk(\KEY[0]~input_o ),
	.d(\instruction[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(state[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instruction[11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[11] .is_wysiwyg = "true";
defparam \instruction[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \opcode[0] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(instruction[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\state~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode[0]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode[0] .is_wysiwyg = "true";
defparam \opcode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneive_lcell_comb \registers[6][0]~7 (
// Equation(s):
// \registers[6][0]~7_combout  = (((!opcode[2]) # (!opcode[3])) # (!opcode[1])) # (!opcode[0])

	.dataa(opcode[0]),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~7 .lut_mask = 16'h7FFF;
defparam \registers[6][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \registers[6][0]~8 (
// Equation(s):
// \registers[6][0]~8_combout  = (\registers[6][0]~7_combout  & (state[0] & !state[1]))

	.dataa(\registers[6][0]~7_combout ),
	.datab(state[0]),
	.datac(gnd),
	.datad(state[1]),
	.cin(gnd),
	.combout(\registers[6][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~8 .lut_mask = 16'h0088;
defparam \registers[6][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \registers[6][0]~21 (
// Equation(s):
// \registers[6][0]~21_combout  = (opcode[3] & ((opcode[1] $ (opcode[2])) # (!opcode[0]))) # (!opcode[3] & ((opcode[2]) # (opcode[0] $ (!opcode[1]))))

	.dataa(opcode[0]),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~21 .lut_mask = 16'h7FD9;
defparam \registers[6][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \registers[6][0]~18 (
// Equation(s):
// \registers[6][0]~18_combout  = (!\Add1~0_combout  & (state[0] & (\Decoder0~0_combout  & !state[1])))

	.dataa(\Add1~0_combout ),
	.datab(state[0]),
	.datac(\Decoder0~0_combout ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\registers[6][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~18 .lut_mask = 16'h0040;
defparam \registers[6][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \registers[6][0]~19 (
// Equation(s):
// \registers[6][0]~19_combout  = (opcode[0] & (!opcode[1] & (data_2[0] & opcode[3])))

	.dataa(opcode[0]),
	.datab(opcode[1]),
	.datac(data_2[0]),
	.datad(opcode[3]),
	.cin(gnd),
	.combout(\registers[6][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~19 .lut_mask = 16'h2000;
defparam \registers[6][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \registers[6][0]~20 (
// Equation(s):
// \registers[6][0]~20_combout  = (!opcode[2] & ((\registers[6][0]~19_combout ) # ((\registers[6][4]~14_combout  & \Add2~0_combout ))))

	.dataa(\registers[6][0]~19_combout ),
	.datab(\registers[6][4]~14_combout ),
	.datac(\Add2~0_combout ),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~20 .lut_mask = 16'h00EA;
defparam \registers[6][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \registers[6][0]~22 (
// Equation(s):
// \registers[6][0]~22_combout  = (\registers[6][0]~18_combout  & ((\registers[6][0]~20_combout ) # ((data_1[0] & \registers[6][0]~21_combout ))))

	.dataa(data_1[0]),
	.datab(\registers[6][0]~21_combout ),
	.datac(\registers[6][0]~18_combout ),
	.datad(\registers[6][0]~20_combout ),
	.cin(gnd),
	.combout(\registers[6][0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~22 .lut_mask = 16'hF080;
defparam \registers[6][0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \registers[6][0]~13 (
// Equation(s):
// \registers[6][0]~13_combout  = (opcode[2]) # ((opcode[0] & ((opcode[1]) # (!opcode[3]))) # (!opcode[0] & ((opcode[3]) # (!opcode[1]))))

	.dataa(opcode[0]),
	.datab(opcode[1]),
	.datac(opcode[3]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~13 .lut_mask = 16'hFFDB;
defparam \registers[6][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \registers[6][0]~15 (
// Equation(s):
// \registers[6][0]~15_combout  = (data_2[0] & ((\registers[6][4]~11_combout ) # ((\registers[6][4]~14_combout  & \Add2~0_combout )))) # (!data_2[0] & (\registers[6][4]~14_combout  & (\Add2~0_combout )))

	.dataa(data_2[0]),
	.datab(\registers[6][4]~14_combout ),
	.datac(\Add2~0_combout ),
	.datad(\registers[6][4]~11_combout ),
	.cin(gnd),
	.combout(\registers[6][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~15 .lut_mask = 16'hEAC0;
defparam \registers[6][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \registers[6][0]~16 (
// Equation(s):
// \registers[6][0]~16_combout  = (\registers[6][0]~13_combout  & ((data_1[0]) # ((\registers[6][0]~15_combout  & !opcode[2])))) # (!\registers[6][0]~13_combout  & (\registers[6][0]~15_combout  & ((!opcode[2]))))

	.dataa(\registers[6][0]~13_combout ),
	.datab(\registers[6][0]~15_combout ),
	.datac(data_1[0]),
	.datad(opcode[2]),
	.cin(gnd),
	.combout(\registers[6][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~16 .lut_mask = 16'hA0EC;
defparam \registers[6][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \registers~9 (
// Equation(s):
// \registers~9_combout  = (\registers[6][0]~_Duplicate_1_q  & ((rd[0]) # ((!rd[2]) # (!rd[1]))))

	.dataa(rd[0]),
	.datab(\registers[6][0]~_Duplicate_1_q ),
	.datac(rd[1]),
	.datad(rd[2]),
	.cin(gnd),
	.combout(\registers~9_combout ),
	.cout());
// synopsys translate_off
defparam \registers~9 .lut_mask = 16'h8CCC;
defparam \registers~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \registers[6][0]~12 (
// Equation(s):
// \registers[6][0]~12_combout  = (\registers~9_combout ) # ((\registers[6][4]~11_combout  & (!opcode[2] & !opcode[3])))

	.dataa(\registers[6][4]~11_combout ),
	.datab(opcode[2]),
	.datac(\registers~9_combout ),
	.datad(opcode[3]),
	.cin(gnd),
	.combout(\registers[6][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~12 .lut_mask = 16'hF0F2;
defparam \registers[6][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \registers[6][0]~10 (
// Equation(s):
// \registers[6][0]~10_combout  = (\registers[6][0]~8_combout  & ((\registers~9_combout ) # ((\Decoder0~0_combout  & \Add1~0_combout ))))

	.dataa(\Decoder0~0_combout ),
	.datab(\registers~9_combout ),
	.datac(\Add1~0_combout ),
	.datad(\registers[6][0]~8_combout ),
	.cin(gnd),
	.combout(\registers[6][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~10 .lut_mask = 16'hEC00;
defparam \registers[6][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \registers[6][0]~17 (
// Equation(s):
// \registers[6][0]~17_combout  = (\registers[6][0]~10_combout  & ((\registers[6][0]~12_combout ) # ((\registers[6][0]~16_combout  & \Decoder0~0_combout ))))

	.dataa(\registers[6][0]~16_combout ),
	.datab(\registers[6][0]~12_combout ),
	.datac(\Decoder0~0_combout ),
	.datad(\registers[6][0]~10_combout ),
	.cin(gnd),
	.combout(\registers[6][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~17 .lut_mask = 16'hEC00;
defparam \registers[6][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \registers[6][0]~23 (
// Equation(s):
// \registers[6][0]~23_combout  = (\registers[6][0]~22_combout ) # ((\registers[6][0]~17_combout ) # ((!\registers[6][0]~8_combout  & \registers[6][0]~_Duplicate_1_q )))

	.dataa(\registers[6][0]~8_combout ),
	.datab(\registers[6][0]~22_combout ),
	.datac(\registers[6][0]~_Duplicate_1_q ),
	.datad(\registers[6][0]~17_combout ),
	.cin(gnd),
	.combout(\registers[6][0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \registers[6][0]~23 .lut_mask = 16'hFFDC;
defparam \registers[6][0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y34_N18
dffeas \registers[6][0] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][0]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][0] .is_wysiwyg = "true";
defparam \registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X49_Y34_N4
dffeas \registers[6][1] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][1] .is_wysiwyg = "true";
defparam \registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X49_Y34_N11
dffeas \registers[6][2] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][2] .is_wysiwyg = "true";
defparam \registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X40_Y34_N4
dffeas \registers[6][3] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][3] .is_wysiwyg = "true";
defparam \registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y25_N11
dffeas \registers[6][4] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][4] .is_wysiwyg = "true";
defparam \registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y26_N18
dffeas \registers[6][5] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][5]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][5] .is_wysiwyg = "true";
defparam \registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y28_N11
dffeas \registers[6][6] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][6]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][6] .is_wysiwyg = "true";
defparam \registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \registers[6][7] (
	.clk(\KEY[0]~input_o ),
	.d(\registers[6][7]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers[6][7] .is_wysiwyg = "true";
defparam \registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y1_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
