


LIBRARY IEEE;
USE LIBRARY IEEE.STD_LOGIC_1164.ALL;




ENTITY SDRAM_CONTROLLER IS 
	PORT(	ram_clk_in      : IN  STD_LOGIC;
	      ram_clk_out     : OUT STD_LOGIC;
			refresh_cnt_clk
			
			addr_in         : IN  STD_LOGIC_VECTOR(12 DOWNTO 0);
			addr_out        : OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
			
			bank_sel_in     : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
			bank_sel_out    : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
			
			n_dqml_in       : IN  STD_LOGIC;
			n_dqml_out      : OUT STD_LOGIC;
			
			n_dqmh_in       : IN  STD_LOGIC;
			n_dqmh_out      : OUT STD_LOGIC;
			
			clk_en          : OUT STD_LOGIC;
			n_cs            : OUT STD_LOGIC;
			n_ras           : OUT STD_LOGIC;
			n_cas           : OUT STD_LOGIC;
			n_we            : OUT STD_LOGIC;
	);
END SDRAM_CONTROLLER;


ARCHITECTURE BHV OF SDRAM_CONTROLLER IS 

	BEGIN



	addr_out     <= addr_in;
	ram_clk_out  <= ram_clk_in;
	bank_sel_out <= bank_sel_in;
	n_dqml_out   <= n_dqml_in;
	n_dqmh_out   <= n_dqmh_in;
END BHV;