###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:00 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.65340
= Slack Time                  0.04660
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1110    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00020 | 1.75260 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17030 | n568        |            | 0.03201 | 0.35380 | 2.10640 | 
     | U820     |               | OAI221_X1 | 0.17030 | n568        |            | 0.03201 | 0.00240 | 2.10880 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17590 | n567        |            | 0.00437 | 0.31520 | 2.42400 | 
     | U819     |               | NOR4_X1   | 0.17590 | n567        |            | 0.00437 | 0.00020 | 2.42420 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.09130 | 2.51550 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.51590 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.65270 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.65340 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.64740
= Slack Time                  0.05260
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1110    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00020 | 1.75260 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17030 | n568        |            | 0.03201 | 0.35380 | 2.10640 | 
     | U820     |               | OAI221_X1 | 0.17030 | n568        |            | 0.03201 | 0.00240 | 2.10880 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17590 | n567        |            | 0.00437 | 0.30920 | 2.41800 | 
     | U819     |               | NOR4_X1   | 0.17590 | n567        |            | 0.00437 | 0.00020 | 2.41820 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.09130 | 2.50950 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.50990 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.64670 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.64740 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.64450
= Slack Time                  0.05550
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1110    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00020 | 1.75260 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17030 | n568        |            | 0.03201 | 0.35380 | 2.10640 | 
     | U820     |               | OAI221_X1 | 0.17030 | n568        |            | 0.03201 | 0.00240 | 2.10880 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.17590 | n567        |            | 0.00437 | 0.30630 | 2.41510 | 
     | U819     |               | NOR4_X1   | 0.17590 | n567        |            | 0.00437 | 0.00020 | 2.41530 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.09130 | 2.50660 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.50700 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.64380 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.64450 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.63610
= Slack Time                  0.06390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1141    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00030 | 1.75270 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17320 | n592        |            | 0.03283 | 0.35810 | 2.11080 | 
     | U829     |               | OAI221_X1 | 0.17320 | n592        |            | 0.03283 | 0.00250 | 2.11330 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17080 | n591        |            | 0.00410 | 0.31130 | 2.42460 | 
     | U828     |               | NOR4_X1   | 0.17080 | n591        |            | 0.00410 | 0.00020 | 2.42480 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04790 | n562        |            | 0.00372 | 0.08350 | 2.50830 | 
     | U818     |               | NAND2_X1  | 0.04790 | n562        |            | 0.00372 | 0.00020 | 2.50850 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.12690 | 2.63540 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.63610 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.63000
= Slack Time                  0.07000
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1141    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00030 | 1.75270 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17320 | n592        |            | 0.03283 | 0.35810 | 2.11080 | 
     | U829     |               | OAI221_X1 | 0.17320 | n592        |            | 0.03283 | 0.00250 | 2.11330 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17080 | n591        |            | 0.00410 | 0.30520 | 2.41850 | 
     | U828     |               | NOR4_X1   | 0.17080 | n591        |            | 0.00410 | 0.00020 | 2.41870 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04790 | n562        |            | 0.00372 | 0.08350 | 2.50220 | 
     | U818     |               | NAND2_X1  | 0.04790 | n562        |            | 0.00372 | 0.00020 | 2.50240 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.12690 | 2.62930 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.63000 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.62720
= Slack Time                  0.07280
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1125    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00060 | 1.75300 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19360 | n578        |            | 0.03084 | 0.36490 | 2.11790 | 
     | U824     |               | OAI221_X1 | 0.19360 | n578        |            | 0.03084 | 0.00220 | 2.12010 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14170 | n565        |            | 0.00253 | 0.28990 | 2.41000 | 
     | U819     |               | NOR4_X1   | 0.14170 | n565        |            | 0.00253 | 0.00010 | 2.41010 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.07920 | 2.48930 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.48970 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.62650 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.62720 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.62710
= Slack Time                  0.07290
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1141    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00030 | 1.75270 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17320 | n592        |            | 0.03283 | 0.35810 | 2.11080 | 
     | U829     |               | OAI221_X1 | 0.17320 | n592        |            | 0.03283 | 0.00250 | 2.11330 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17080 | n591        |            | 0.00410 | 0.30230 | 2.41560 | 
     | U828     |               | NOR4_X1   | 0.17080 | n591        |            | 0.00410 | 0.00020 | 2.41580 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04790 | n562        |            | 0.00372 | 0.08350 | 2.49930 | 
     | U818     |               | NAND2_X1  | 0.04790 | n562        |            | 0.00372 | 0.00020 | 2.49950 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.12690 | 2.62640 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.62710 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.62090
= Slack Time                  0.07910
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1125    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00060 | 1.75300 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19360 | n578        |            | 0.03084 | 0.36490 | 2.11790 | 
     | U824     |               | OAI221_X1 | 0.19360 | n578        |            | 0.03084 | 0.00220 | 2.12010 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14170 | n565        |            | 0.00253 | 0.28360 | 2.40370 | 
     | U819     |               | NOR4_X1   | 0.14170 | n565        |            | 0.00253 | 0.00010 | 2.40380 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.07920 | 2.48300 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.48340 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.62020 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.62090 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.61810
= Slack Time                  0.08190
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.41900 | n874        |            | 0.01804 | 0.95180 | 1.75240 | 
     | U1125    |               | NAND2_X1  | 0.41900 | n874        |            | 0.01804 | 0.00060 | 1.75300 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19360 | n578        |            | 0.03084 | 0.36490 | 2.11790 | 
     | U824     |               | OAI221_X1 | 0.19360 | n578        |            | 0.03084 | 0.00220 | 2.12010 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14170 | n565        |            | 0.00253 | 0.28080 | 2.40090 | 
     | U819     |               | NOR4_X1   | 0.14170 | n565        |            | 0.00253 | 0.00010 | 2.40100 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.07920 | 2.48020 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.48060 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.61740 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.61810 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.61530
= Slack Time                  0.08470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00900 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00900 | 0.00060 | 0.80060 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.40210 | n877        |            | 0.01880 | 0.90810 | 1.70870 | 
     | U1128    |               | AND2_X1   | 0.40210 | n877        |            | 0.01880 | 0.00150 | 1.71020 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.25830 | n587        |            | 0.03058 | 0.43290 | 2.14310 | 
     | U827     |               | AOI22_X1  | 0.25830 | n587        |            | 0.03058 | 0.00340 | 2.14650 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08110 | n585        |            | 0.00268 | 0.12420 | 2.27070 | 
     | U826     |               | OAI221_X1 | 0.08110 | n585        |            | 0.00268 | 0.00010 | 2.27080 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.17040 | n564        |            | 0.00408 | 0.12760 | 2.39840 | 
     | U819     |               | NOR4_X1   | 0.17040 | n564        |            | 0.00408 | 0.00020 | 2.39860 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05110 | n563        |            | 0.00480 | 0.07880 | 2.47740 | 
     | U818     |               | NAND2_X1  | 0.05110 | n563        |            | 0.00480 | 0.00040 | 2.47780 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09350 | outB[9]     |            | 0.00922 | 0.13680 | 2.61460 | 
     |          |               | RegFile   | 0.09350 | outB[9]     |            | 0.00922 | 0.00070 | 2.61530 | 
     +---------------------------------------------------------------------------------------------------------+ 

