// Seed: 1717917120
module module_0 ();
  wire id_2;
  id_3(
      .id_0(id_1 & {id_4}),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_2),
      .id_4(-1),
      .id_5(1),
      .id_6(~(id_1)),
      .id_7(id_2),
      .id_8(id_4),
      .id_9(!id_1),
      .id_10(1'b0),
      .id_11(""),
      .id_12(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_8(
      id_1, 1, id_1
  );
  wire id_9;
  always id_6 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
