INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sources_1/new/Adder_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Seven_Segment_Display
INFO: [VRFC 10-311] analyzing module Adder_4_bit
INFO: [VRFC 10-2458] undeclared symbol clk1, assumed default net type wire [C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sources_1/new/Adder_4_bit.v:175]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sources_1/new/Adder_4_bit.v:175]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab0/Lab0.srcs/sim_1/new/Adder_4_bit_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_4_bit_sim
