 
****************************************
Report : area
Design : plate_cnn_fpga
Version: Q-2019.12-SP3
Date   : Sun Jun 15 18:40:41 2025
****************************************

Library(s) Used:

    saed32rvt_ss0p95v125c (File: /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                            4
Number of nets:                           340
Number of cells:                          291
Number of combinational cells:            221
Number of sequential cells:                70
Number of macros/black boxes:               0
Number of buf/inv:                         30
Number of references:                      26

Combinational area:                493.801795
Buf/Inv area:                       38.121600
Noncombinational area:             493.039370
Macro/Black Box area:                0.000000
Net Interconnect area:             235.130715

Total cell area:                   986.841165
Total area:                       1221.971880

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
plate_cnn_fpga                     986.8412    100.0  493.8018   493.0394  0.0000  plate_cnn_fpga
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 493.8018   493.0394  0.0000

1
