<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 SP3 (Version 11.8.3.6)</text>
<text>Date: Wed Jun 20 15:36:17 2018
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>ACKFIFO</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\flb\Desktop\NeuroMini_golden\synthesis\ACKFIFO.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>88</cell>
 <cell>27696</cell>
 <cell>0.32</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>79</cell>
 <cell>27696</cell>
 <cell>0.29</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>534</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>40</cell>
 <cell>178</cell>
 <cell>22.47</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>40</cell>
 <cell>178</cell>
 <cell>22.47</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>89</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>1</cell>
 <cell>34</cell>
 <cell>2.94</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>31</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>16</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>0</cell>
 <cell>6</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>52</cell>
 <cell>43</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>88</cell>
 <cell>79</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>2</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>3</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>20</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>20</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS18</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 20</cell>
 <cell> 20</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 40</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLK_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CLK_ibuf_RNIVQ04/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RESET_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RESET_ibuf_RNI8T16/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/RDATA_r4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r_RNIVV6S_0</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/RE_d1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/RE_d1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/re_pulse_d1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/re_pulse_d1</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/N_136_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r_RNIMF1R</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/N_149_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/genblk5.full_r_RNIL3GE</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RE_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RE_ibuf</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FULL_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/genblk5.full_r</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : WE_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: WE_ibuf</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : EMPTY_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/sc_r[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/sc_r[2]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/RDATA_r4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r_RNIVV6S_0</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/RE_d1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/RE_d1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/re_pulse_d1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/re_pulse_d1</cell>
</row>
<row>
 <cell>15</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/N_136_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r_RNIMF1R</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/N_149_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/genblk5.full_r_RNIL3GE</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : RE_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: RE_ibuf</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FULL_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/genblk5.full_r</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : WE_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: WE_ibuf</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : EMPTY_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/empty_r</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/sc_r[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ACKFIFO_0/genblk15.fifo_corefifo_sync_scntr/sc_r[2]</cell>
</row>
</table>
</doc>
