RISCV_demonstrator_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_decoder_0_0/sim/RISCV_demonstrator_decoder_0_0.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_axi_gpio_0_1/sim/RISCV_demonstrator_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_clk_wiz_0/RISCV_demonstrator_clk_wiz_0.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator_rst_clk_wiz_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_rst_clk_wiz_100M_1/sim/RISCV_demonstrator_rst_clk_wiz_100M_1.vhd,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator_riscv_wrapper_0_1.v,verilog,xil_defaultlib,../../../bd/RISCV_demonstrator/ip/RISCV_demonstrator_riscv_wrapper_0_1/sim/RISCV_demonstrator_riscv_wrapper_0_1.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
RISCV_demonstrator.v,verilog,xil_defaultlib,../../../bd/RISCV_demonstrator/sim/RISCV_demonstrator.v,incdir="$ref_dir/../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"incdir="../../../../RISCV_project.gen/sources_1/bd/RISCV_demonstrator/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
