
---------- Begin Simulation Statistics ----------
final_tick                               873310489000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                    97081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10525.06                       # Real time elapsed on the host
host_tick_rate                               82974418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018501718                       # Number of instructions simulated
sim_ops                                    1021783330                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.873310                       # Number of seconds simulated
sim_ticks                                873310489000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.549972                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116911577                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           133536966                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8675148                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186312588                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15549797                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15677199                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          127402                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236951735                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1666128                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5885893                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015748                       # Number of branches committed
system.cpu0.commit.bw_lim_events             22699636                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466209                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53065807                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892407713                       # Number of instructions committed
system.cpu0.commit.committedOps             893229809                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1595375305                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559887                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.287702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1149448134     72.05%     72.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266182313     16.68%     88.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     67187910      4.21%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     65817639      4.13%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14834195      0.93%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4516152      0.28%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1121151      0.07%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3568175      0.22%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22699636      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1595375305                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341215                       # Number of function calls committed.
system.cpu0.commit.int_insts                863517715                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280413109                       # Number of loads committed
system.cpu0.commit.membars                    1641846                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641852      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491119824     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232999     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761355     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893229809                       # Class of committed instruction
system.cpu0.commit.refs                     390994382                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892407713                       # Number of Instructions Simulated
system.cpu0.committedOps                    893229809                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.925525                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.925525                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            190481960                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2798293                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115624120                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962069591                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               737188802                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                670228613                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5896253                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7790807                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2585731                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236951735                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171622711                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    873242026                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2725802                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     981028378                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          348                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17371124                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137895                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         724453326                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132461374                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570912                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1606381359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905335                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               914514522     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516108285     32.13%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                92005289      5.73%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                66833471      4.16%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8912531      0.55%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3723783      0.23%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  945748      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309800      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   27930      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1606381359                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      111972070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5924251                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226207535                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538052                       # Inst execution rate
system.cpu0.iew.exec_refs                   408587774                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112693718                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159216919                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301220121                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1956793                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1741797                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           116891051                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          946278369                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            295894056                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5228278                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            924564132                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1010301                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3520433                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5896253                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5358640                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68884                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        13497498                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13829                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10979                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3629266                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20807012                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6309778                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10979                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       895983                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5028268                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                373795163                       # num instructions consuming a value
system.cpu0.iew.wb_count                    916590610                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.902565                       # average fanout of values written-back
system.cpu0.iew.wb_producers                337374554                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533412                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     916638396                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1127455903                       # number of integer regfile reads
system.cpu0.int_regfile_writes              585329047                       # number of integer regfile writes
system.cpu0.ipc                              0.519339                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519339                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643405      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            506403921     54.46%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839220      0.84%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639150      0.18%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           298924837     32.15%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113341828     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             929792411                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1061304                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001141                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 181566     17.11%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                763278     71.92%     89.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               116458     10.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             929210258                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3467091255                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    916590560                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        999336685                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 940419912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                929792411                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5858457                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53048556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            63873                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3392248                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30902218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1606381359                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.578812                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799665                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          925413119     57.61%     57.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          486088888     30.26%     87.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          151936849      9.46%     97.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34401202      2.14%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7191749      0.45%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             623354      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             414422      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             238287      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73489      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1606381359                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541095                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16682661                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2804161                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301220121                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          116891051                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1527                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1718353429                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    28268644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168204238                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569162092                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3252199                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               743952865                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8637807                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6849                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1164427684                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             954891836                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612263525                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                665458476                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10572121                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5896253                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22744912                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43101428                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1164427640                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        124615                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4618                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8169569                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4565                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2518951967                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1903602600                       # The number of ROB writes
system.cpu0.timesIdled                       24904518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1494                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.131708                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10938421                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13001544                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2968702                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17531465                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            249953                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         381210                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          131257                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20098492                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25686                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819601                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2043612                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10300778                       # Number of branches committed
system.cpu1.commit.bw_lim_events               752071                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30038541                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41847288                       # Number of instructions committed
system.cpu1.commit.committedOps              42667096                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232216605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183738                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.776226                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212439028     91.48%     91.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9777909      4.21%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3965632      1.71%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3750836      1.62%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       696911      0.30%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       198435      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       541453      0.23%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        94330      0.04%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       752071      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232216605                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317199                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40181369                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552843                       # Number of loads committed
system.cpu1.commit.membars                    1639338                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639338      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24989868     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372444     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665305      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42667096                       # Class of committed instruction
system.cpu1.commit.refs                      16037761                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41847288                       # Number of Instructions Simulated
system.cpu1.committedOps                     42667096                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.677030                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.677030                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176313630                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               929443                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9792162                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81299590                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17354138                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39208148                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2044653                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               967610                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2271070                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20098492                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13762145                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218134538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               491344                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      91100566                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5939486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084601                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16087351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11188374                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.383471                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237191639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.396066                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.889615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181817072     76.65%     76.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32223589     13.59%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14912401      6.29%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4545947      1.92%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  929859      0.39%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2124623      0.90%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  579099      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32117      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26932      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237191639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         376681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2084231                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13428662                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220499                       # Inst execution rate
system.cpu1.iew.exec_refs                    18143808                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5257176                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155443913                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20066811                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2031216                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1274725                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8123846                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72690432                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12886632                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1785387                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52383465                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                773185                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2500614                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2044653                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4064692                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40258                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          191760                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12199                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2216                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1667                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8513968                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3638928                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2216                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       652459                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1431772                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26239291                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51471656                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.786446                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20635783                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216660                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51497594                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67435716                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32184902                       # number of integer regfile writes
system.cpu1.ipc                              0.176148                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176148                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639514      3.03%      3.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33792550     62.38%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14153067     26.13%     91.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4583567      8.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54168852                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     923073                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017041                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 147262     15.95%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677969     73.45%     89.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97840     10.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53452397                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346518582                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51471644                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102714855                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66600901                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54168852                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6089531                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30023335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            66192                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3630018                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21260983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237191639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228376                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657602                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201868566     85.11%     85.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23643267      9.97%     95.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7317461      3.09%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2557425      1.08%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1223262      0.52%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             291641      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191462      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70077      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28478      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237191639                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228014                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12888992                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2330297                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20066811                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8123846                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    176                       # number of misc regfile reads
system.cpu1.numCycles                       237568320                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1509045962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163762416                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27216253                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3796110                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20058805                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                747488                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8258                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96997638                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76747146                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49079843                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37925697                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8133458                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2044653                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13372493                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21863590                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96997626                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27575                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               710                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8643948                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           708                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304169235                       # The number of ROB reads
system.cpu1.rob.rob_writes                  150392552                       # The number of ROB writes
system.cpu1.timesIdled                          23961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.154448                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9835267                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10909353                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2231112                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15060450                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            252126                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         374442                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          122316                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17647069                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25391                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819687                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1667428                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10229842                       # Number of branches committed
system.cpu2.commit.bw_lim_events               616317                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459755                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20015791                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653655                       # Number of instructions committed
system.cpu2.commit.committedOps              42473538                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230884559                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183960                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775807                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211403843     91.56%     91.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9503136      4.12%     95.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3850091      1.67%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3745039      1.62%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       686146      0.30%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       212777      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       774372      0.34%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        92838      0.04%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       616317      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230884559                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318238                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997809                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490635                       # Number of loads committed
system.cpu2.commit.membars                    1639407                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639407      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871114     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12310322     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652554      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473538                       # Class of committed instruction
system.cpu2.commit.refs                      15962888                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653655                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473538                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.635608                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.635608                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            184056990                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               568840                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8995547                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68854031                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14242987                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32101059                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1668497                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               680832                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2319178                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17647069                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11605142                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218813857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               384103                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      77109293                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                 363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4464362                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.075176                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13342289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10087393                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.328483                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234388711                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.337502                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.814629                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               186234899     79.46%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29264897     12.49%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12172465      5.19%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3901157      1.66%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  843442      0.36%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1496874      0.64%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  416413      0.18%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31814      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26750      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234388711                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         354960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1706152                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12407895                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215149                       # Inst execution rate
system.cpu2.iew.exec_refs                    18052691                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5226941                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160296926                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16955098                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1407931                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1228383                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6954176                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62482688                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12825750                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1695951                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50504943                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                776256                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2832188                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1668497                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4560984                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        40734                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          190938                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11768                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2140                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1724                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5464463                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2481923                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2140                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       534278                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1171874                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25292592                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49602168                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788998                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19955796                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211304                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49627725                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64642637                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31366655                       # number of integer regfile writes
system.cpu2.ipc                              0.177443                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.177443                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639648      3.14%      3.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31915922     61.14%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.28% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14090215     26.99%     91.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4554961      8.73%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52200894                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915220                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017533                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 144215     15.76%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                674694     73.72%     89.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                96309     10.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51476452                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339770155                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49602156                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         82492872                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58260632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52200894                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4222056                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20009149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            64462                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1762301                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13239622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234388711                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.222711                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.652380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          200566543     85.57%     85.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22447274      9.58%     95.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7073205      3.02%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2537790      1.08%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1238411      0.53%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             239017      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             188414      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              69829      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28228      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234388711                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.222374                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9826478                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1823975                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16955098                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6954176                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    241                       # number of misc regfile reads
system.cpu2.numCycles                       234743671                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1511871495                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170739685                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27106981                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5086535                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16286522                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                595557                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7227                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             83830380                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65865358                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42001610                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31600999                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7817857                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1668497                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             14071913                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14894629                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        83830368                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         21095                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10687748                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   292756375                       # The number of ROB reads
system.cpu2.rob.rob_writes                  128489157                       # The number of ROB writes
system.cpu2.timesIdled                          22855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.151182                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11534616                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11996333                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3066195                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17549352                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            226963                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         341113                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          114150                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20679505                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        22292                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819658                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2209487                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571524                       # Number of branches committed
system.cpu3.commit.bw_lim_events               654792                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29270046                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42593062                       # Number of instructions committed
system.cpu3.commit.committedOps              43412887                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234166222                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185393                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.771020                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213900836     91.35%     91.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10027040      4.28%     95.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4009347      1.71%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3899010      1.67%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       747977      0.32%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       224395      0.10%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       601871      0.26%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       100954      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       654792      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234166222                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292033                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40876285                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834331                       # Number of loads committed
system.cpu3.commit.membars                    1639334                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639334      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25382294     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653989     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737129      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43412887                       # Class of committed instruction
system.cpu3.commit.refs                      16391130                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42593062                       # Number of Instructions Simulated
system.cpu3.committedOps                     43412887                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.624604                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.624604                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            176532831                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               863518                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10216139                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82471730                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                17853217                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40572648                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2210465                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               934841                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2111075                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20679505                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 14145473                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    219985786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               621128                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      92626841                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6134346                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086320                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          16227276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11761579                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.386639                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239280236                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.399356                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.900458                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               182807108     76.40%     76.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33220044     13.88%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15406209      6.44%     96.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4050837      1.69%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  713034      0.30%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2062700      0.86%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  961458      0.40%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   32074      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26772      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239280236                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         288857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2252027                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13511742                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221566                       # Inst execution rate
system.cpu3.iew.exec_refs                    18726667                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5379306                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              155889890                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19924567                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1962752                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1355996                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8155899                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72664280                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13347361                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1859292                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53080442                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                983321                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2799578                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2210465                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4603055                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        48487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          198009                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14756                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1979                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1690                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8090236                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3599100                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1979                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       799099                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1452928                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26155953                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52065037                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.786297                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20566359                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217328                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52094358                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68191040                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32561291                       # number of integer regfile writes
system.cpu3.ipc                              0.177790                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177790                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639581      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33920586     61.74%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14670378     26.70%     91.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4709044      8.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54939734                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     927190                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016876                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 141831     15.30%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686795     74.07%     89.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                98562     10.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54227329                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350156620                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52065025                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101916603                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66781970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54939734                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5882310                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29251392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69752                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3422673                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20728144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239280236                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229604                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658957                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203661169     85.11%     85.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23501933      9.82%     94.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7671629      3.21%     98.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2624064      1.10%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1297244      0.54%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             239423      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             186293      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              69346      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29135      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239280236                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229327                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12334369                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2347020                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19924567                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8155899                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    247                       # number of misc regfile reads
system.cpu3.numCycles                       239569093                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1507046702                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              164140842                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27607551                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3259909                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                20465543                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                761749                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7701                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             97669626                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              77257643                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49528275                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39482020                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               8676555                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2210465                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             12957652                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21920724                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        97669614                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         23714                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7184378                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306192946                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150485027                       # The number of ROB writes
system.cpu3.timesIdled                          16255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4185599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8346827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       629665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106522                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52972109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4328049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106311829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4434571                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1278789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3026823                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1134280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1123                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            569                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2905156                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2905117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1278789                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12530732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12530732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    461486656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461486656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1486                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4185723                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4185723    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4185723                       # Request fanout histogram
system.membus.respLayer1.occupancy        22546902500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21924005005                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                297                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          149                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5071063697.986577                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31006382444.206039                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          145     97.32%     97.32% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.67%     97.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.67%     98.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.67%     99.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.67%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 267708265500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            149                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117721998000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 755588491000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11559437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11559437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11559437                       # number of overall hits
system.cpu2.icache.overall_hits::total       11559437                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        45704                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         45704                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        45704                       # number of overall misses
system.cpu2.icache.overall_misses::total        45704                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    732111000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    732111000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    732111000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    732111000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11605141                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11605141                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11605141                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11605141                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003938                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003938                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003938                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003938                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16018.532295                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16018.532295                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16018.532295                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16018.532295                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1253                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.611111                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        38370                       # number of writebacks
system.cpu2.icache.writebacks::total            38370                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7302                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7302                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7302                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7302                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        38402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        38402                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38402                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    633091000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    633091000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    633091000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    633091000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003309                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003309                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16485.886152                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16485.886152                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16485.886152                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16485.886152                       # average overall mshr miss latency
system.cpu2.icache.replacements                 38370                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11559437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11559437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        45704                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        45704                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    732111000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    732111000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11605141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11605141                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003938                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003938                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16018.532295                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16018.532295                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7302                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7302                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        38402                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38402                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    633091000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    633091000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16485.886152                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16485.886152                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986959                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11491645                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38370                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           299.495569                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        350311500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986959                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999592                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999592                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23248684                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23248684                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13520334                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13520334                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13520334                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13520334                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2577277                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2577277                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2577277                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2577277                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 320888977065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 320888977065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 320888977065                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 320888977065                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16097611                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16097611                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16097611                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16097611                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160103                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160103                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160103                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160103                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 124506.980455                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 124506.980455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 124506.980455                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 124506.980455                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2454276                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       377321                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            39724                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4769                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.783204                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.119522                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1009342                       # number of writebacks
system.cpu2.dcache.writebacks::total          1009342                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1974955                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1974955                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1974955                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1974955                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       602322                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       602322                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       602322                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       602322                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68352945170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68352945170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68352945170                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68352945170                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037417                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037417                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037417                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037417                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 113482.398402                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113482.398402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 113482.398402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113482.398402                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1009342                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10948576                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10948576                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1496889                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1496889                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 148921282500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 148921282500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12445465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12445465                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120276                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120276                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99487.191435                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99487.191435                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1202854                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1202854                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       294035                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       294035                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  29854101000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  29854101000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 101532.474025                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 101532.474025                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2571758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2571758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1080388                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1080388                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 171967694565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 171967694565                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652146                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295823                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295823                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 159172.162746                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159172.162746                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       772101                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       772101                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308287                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308287                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38498844170                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38498844170                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084413                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084413                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 124879.881961                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 124879.881961                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          372                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          372                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          185                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4244500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4244500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.332136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.332136                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22943.243243                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22943.243243                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           62                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8491.935484                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8491.935484                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1394000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1394000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459530                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459530                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7920.454545                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7920.454545                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1260000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1260000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7455.621302                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7455.621302                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       543500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       543500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       508500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       508500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400519                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400519                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44442506500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44442506500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819687                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819687                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511376                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511376                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106025.523179                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106025.523179                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44023338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44023338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511376                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511376                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105025.523179                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105025.523179                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.144241                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14942922                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1021271                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.631691                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        350323000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.144241                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.910758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.910758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34857776                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34857776                       # Number of data accesses
system.cpu3.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5457746989.130435                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32200312826.627499                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 267708004500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120141404500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 753169084500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14111575                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14111575                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14111575                       # number of overall hits
system.cpu3.icache.overall_hits::total       14111575                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        33898                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         33898                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        33898                       # number of overall misses
system.cpu3.icache.overall_misses::total        33898                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    571425000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    571425000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    571425000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    571425000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14145473                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14145473                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14145473                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14145473                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002396                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002396                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002396                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002396                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16857.189215                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16857.189215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16857.189215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16857.189215                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    48.363636                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        28356                       # number of writebacks
system.cpu3.icache.writebacks::total            28356                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5510                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5510                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5510                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5510                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        28388                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        28388                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        28388                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        28388                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    495148500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    495148500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    495148500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    495148500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17442.176272                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17442.176272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17442.176272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17442.176272                       # average overall mshr miss latency
system.cpu3.icache.replacements                 28356                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14111575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14111575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        33898                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        33898                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    571425000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    571425000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14145473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14145473                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002396                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002396                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16857.189215                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16857.189215                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5510                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5510                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        28388                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        28388                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    495148500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    495148500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17442.176272                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17442.176272                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986858                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14034853                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            28356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           494.951792                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357000500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986858                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999589                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999589                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28319334                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28319334                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13985808                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13985808                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13985808                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13985808                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2654089                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2654089                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2654089                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2654089                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 337567730742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 337567730742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 337567730742                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 337567730742                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16639897                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16639897                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16639897                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16639897                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159502                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159502                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159502                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159502                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127187.796167                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127187.796167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127187.796167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127187.796167                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2649603                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       549083                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            45214                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6699                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.601385                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.964920                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1022216                       # number of writebacks
system.cpu3.dcache.writebacks::total          1022216                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2042640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2042640                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2042640                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2042640                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       611449                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       611449                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       611449                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       611449                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69905424945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69905424945                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69905424945                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69905424945                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036746                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036746                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036746                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036746                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114327.482660                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114327.482660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114327.482660                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114327.482660                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1022216                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11337771                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11337771                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1565383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1565383                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156363650500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156363650500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12903154                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12903154                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.121318                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.121318                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 99888.430180                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99888.430180                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1266653                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1266653                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298730                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298730                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30422781500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30422781500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023152                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101840.396010                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101840.396010                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2648037                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2648037                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1088706                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1088706                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 181204080242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 181204080242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736743                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291352                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166439.865530                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166439.865530                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775987                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775987                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312719                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312719                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39482643445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39482643445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083688                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126255.978834                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126255.978834                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          377                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          377                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          154                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3930000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3930000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.290019                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.290019                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25519.480519                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25519.480519                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       405500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.077213                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.077213                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9890.243902                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9890.243902                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1170000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1170000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7222.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7222.222222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.426667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.426667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6487.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6487.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       452000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       452000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       424000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396737                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396737                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422921                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422921                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44485522000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44485522000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819658                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515973                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515973                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105186.363411                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105186.363411                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422920                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422920                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44062601000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44062601000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515971                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515971                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104186.609761                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104186.609761                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.143543                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15417637                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1034109                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.909102                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357012000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.143543                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.910736                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910736                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35955058                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35955058                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1570480722.222222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3808709489.634867                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        54500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11673256000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   859176162500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14134326500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    142991611                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       142991611                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    142991611                       # number of overall hits
system.cpu0.icache.overall_hits::total      142991611                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28631100                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28631100                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28631100                       # number of overall misses
system.cpu0.icache.overall_misses::total     28631100                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 374155873999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 374155873999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 374155873999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 374155873999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171622711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171622711                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171622711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171622711                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166826                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166826                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166826                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166826                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13068.162732                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13068.162732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13068.162732                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13068.162732                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2387                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.513514                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27006570                       # number of writebacks
system.cpu0.icache.writebacks::total         27006570                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1624496                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1624496                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1624496                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1624496                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27006604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27006604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27006604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27006604                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331638212000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331638212000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331638212000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331638212000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157360                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157360                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157360                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157360                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12279.893170                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12279.893170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12279.893170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12279.893170                       # average overall mshr miss latency
system.cpu0.icache.replacements              27006570                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    142991611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      142991611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28631100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28631100                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 374155873999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 374155873999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171622711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171622711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166826                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13068.162732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13068.162732                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1624496                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1624496                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27006604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27006604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331638212000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331638212000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157360                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157360                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12279.893170                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12279.893170                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          169998009                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27006570                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.294691                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        370252024                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       370252024                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    358853220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       358853220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    358853220                       # number of overall hits
system.cpu0.dcache.overall_hits::total      358853220                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29409265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29409265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29409265                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29409265                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 768501830541                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 768501830541                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 768501830541                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 768501830541                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388262485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388262485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388262485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388262485                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.075746                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.075746                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.075746                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.075746                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26131.283136                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26131.283136                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26131.283136                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26131.283136                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4004619                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       202674                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            70236                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2667                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.016615                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.993251                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22979164                       # number of writebacks
system.cpu0.dcache.writebacks::total         22979164                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6837773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6837773                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6837773                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6837773                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22571492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22571492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22571492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22571492                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 373418484235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 373418484235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 373418484235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 373418484235                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16543.810406                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16543.810406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16543.810406                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16543.810406                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22979164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    254471463                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      254471463                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     24032612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     24032612                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 495275187500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 495275187500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278504075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278504075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.086292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.086292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20608.462680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20608.462680                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4654872                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4654872                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19377740                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19377740                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 286814411500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 286814411500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069578                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069578                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14801.231284                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14801.231284                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104381757                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104381757                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5376653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5376653                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 273226643041                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 273226643041                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048986                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50817.235749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50817.235749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2182901                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2182901                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3193752                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3193752                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86604072735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86604072735                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029098                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029098                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27116.718122                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27116.718122                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1314                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1314                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10409000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10409000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426762                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7921.613394                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7921.613394                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1289                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1289                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008120                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008120                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        62040                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62040                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2767                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          198                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          198                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1737500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1737500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2965                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2965                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.066779                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.066779                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8775.252525                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8775.252525                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1541500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1541500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.066779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.066779                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7785.353535                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7785.353535                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402471                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417427                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417427                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44953512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44953512500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509121                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107691.913796                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107691.913796                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417427                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417427                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44536085500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44536085500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509121                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106691.913796                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106691.913796                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959516                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          382248978                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22988618                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.627749                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959516                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998735                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998735                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801165503                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801165503                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26938385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            21619526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               36878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               94093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               36723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               95486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               26754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               99942                       # number of demand (read+write) hits
system.l2.demand_hits::total                 48947787                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26938385                       # number of overall hits
system.l2.overall_hits::.cpu0.data           21619526                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              36878                       # number of overall hits
system.l2.overall_hits::.cpu1.data              94093                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              36723                       # number of overall hits
system.l2.overall_hits::.cpu2.data              95486                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              26754                       # number of overall hits
system.l2.overall_hits::.cpu3.data              99942                       # number of overall hits
system.l2.overall_hits::total                48947787                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1359307                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            916132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            913911                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            922340                       # number of demand (read+write) misses
system.l2.demand_misses::total                4184978                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68218                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1359307                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1757                       # number of overall misses
system.l2.overall_misses::.cpu1.data           916132                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1679                       # number of overall misses
system.l2.overall_misses::.cpu2.data           913911                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1634                       # number of overall misses
system.l2.overall_misses::.cpu3.data           922340                       # number of overall misses
system.l2.overall_misses::total               4184978                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5640012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 146084705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    161655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109975319000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    154511000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 109311798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    149066500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110853378499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     482330446499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5640012500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 146084705500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    161655500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109975319000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    154511000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 109311798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    149066500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110853378499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    482330446499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27006603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22978833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38635                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1010225                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           38402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1009397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           28388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1022282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53132765                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27006603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22978833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38635                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1010225                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          38402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1009397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          28388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1022282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53132765                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.045477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.906859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.043722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.905403                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.057560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.902236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.045477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.906859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.043722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.905403                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.057560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.902236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82676.309772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107469.986912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92006.545248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120043.093135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92025.610482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119608.799982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91227.968176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120187.109416                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115252.803360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82676.309772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107469.986912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92006.545248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120043.093135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92025.610482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119608.799982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91227.968176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120187.109416                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115252.803360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3026823                       # number of writebacks
system.l2.writebacks::total                   3026823                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1068                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1068                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        68195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1359259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       916065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       913831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       922275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4183910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        68195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1359259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       916065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       913831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       922275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4183910                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4956814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 132489320502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100809876001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    119643500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 100167751002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    118025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101626572499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 440421306504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4956814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 132489320502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100809876001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    119643500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 100167751002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    118025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101626572499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 440421306504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.040093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.035545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.905324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.048295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.902173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.040093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.035545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.905324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.048295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.902173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078744                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72685.886062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97471.725773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86057.779212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110046.640796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87650.915751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109612.992995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86087.162655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110191.182130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105265.482887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72685.886062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97471.725773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86057.779212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110046.640796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87650.915751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109612.992995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86087.162655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110191.182130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105265.482887                       # average overall mshr miss latency
system.l2.replacements                        8574947                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6146004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6146004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6146004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6146004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46725827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46725827                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46725827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46725827                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   48                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                138                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       541000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       541000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.555556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.633333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.741935                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7840.579710                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3920.289855                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           69                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1388500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       412999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       380500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       604000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2785999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.633333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.741935                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20123.188406                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20649.950000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20026.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20133.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20188.398551                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        70500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.743590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.651163                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.935484                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.768116                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2517.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   665.094340                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       592499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       525000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       580000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       403500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2100999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.743590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.604651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.935484                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.753623                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20431                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20192.307692                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20175                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20201.913462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2739870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            35711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            37565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            41400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2854546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         864199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         679650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         678426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         682843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2905118                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95963768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81057680500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  80730384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81707136000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  339458969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3604069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       715991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5759664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.239784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.950080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.947534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.942837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504390                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 111043.600490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119263.857132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118996.595797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119657.279931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116848.599437                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       864199                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       679650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       678426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       682843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2905118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87321778500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74261180500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  73946123502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74878706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 310407788502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.239784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.950080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.947534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.942837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101043.600490                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109263.857132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108996.594326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109657.279931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106848.599094                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26938385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         36878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         36723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         26754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           27038740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5640012500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    161655500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    154511000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    149066500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6105245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27006603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        38402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        28388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27112028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.045477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.043722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.057560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82676.309772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92006.545248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92025.610482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91227.968176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83304.845268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          263                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           808                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        68195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4956814000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133303500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    119643500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    118025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5327786500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.040093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.035545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.048295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72685.886062                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86057.779212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87650.915751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86087.162655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73506.988135                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18879656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        58382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        57921                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        58542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19054501                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       495108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1206572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50120937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28917638500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  28581413500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29146242499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136766231499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19374764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       294864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       293406                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20261073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.802004                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.802591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.803576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101232.331128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122282.619819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121372.543899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121697.735249                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113351.073536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           67                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           80                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           65                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          260                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       495060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       239432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1206312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45167542002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26548695501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26221627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26747866499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124685731502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.801776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.802318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.803358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91236.500630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112297.001041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111389.424609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111713.833151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103361.096882                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              86                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            89                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.966292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       452000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       412000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       454000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       378500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1696500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.966292                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19652.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19619.047619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19739.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19921.052632                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19726.744186                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                   105976568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8574950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.358856                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.233833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.194765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.778343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.160521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.048308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.143940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.057856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.320738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.597404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.277787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.020637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 856615094                       # Number of tag accesses
system.l2.tags.data_accesses                856615094                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4364416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86992384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         99136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58628160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58485184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         87744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59025600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          267769984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4364416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        99136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        87744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4638656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193716672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193716672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          68194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1359256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         916065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         913831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         922275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4183906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3026823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3026823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4997554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99612206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           113517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67133237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           100033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         66969520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           100473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         67588333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306614872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4997554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       113517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       100033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       100473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5311577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221818785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221818785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221818785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4997554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99612206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          113517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67133237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          100033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        66969520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          100473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        67588333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528433658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2971147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     68194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1293846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    908638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    915508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003487208250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183940                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9166054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2796452                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4183906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3026823                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4183906                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3026823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 55676                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            255276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            213754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            245344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            355470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            283214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            256458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            251462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            268896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           283849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           278314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           215966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           271240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            170919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            183144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            195152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            193594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            208729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           225590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           223834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           163865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           172909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           209294                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190164106750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20508930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            267072594250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46361.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65111.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1419273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1583031                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4183906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3026823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1255096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1085671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  827790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  445918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 186961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 204916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 203009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4070590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.203457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.301176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.750848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3067905     75.37%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       726426     17.85%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       106688      2.62%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45239      1.11%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25065      0.62%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16805      0.41%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12401      0.30%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10019      0.25%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        60042      1.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4070590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.299587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    235.269567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183939    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183940                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.143073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.583772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171129     93.04%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              718      0.39%     93.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9686      5.27%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1775      0.96%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              514      0.28%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               90      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262514304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5255680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190151872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               267769984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193716672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       300.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    221.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  873310456500                       # Total gap between requests
system.mem_ctrls.avgGap                     121112.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4364416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82806144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        99136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58324160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        87360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58152832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        87744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58592512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190151872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4997553.624939915724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94818675.652022317052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 113517.473165262767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 66785136.254100345075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 100033.150981655053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66588954.023200795054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 100472.857139816173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67092417.574295274913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217736846.625690758228                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        68194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1359256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       916065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       913831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       922275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3026823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2139787500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76690812500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     68201500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62668957500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     62113750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62124017250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     60395750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63258308500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21033697585000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31377.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56421.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44029.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68411.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45504.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67981.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44052.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68589.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6949100.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14952730800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7947534540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14399773500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8192696040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68938022400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     168117076800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     193778952960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       476326787040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.426619                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 501883084750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29161600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 342265804250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14111388900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7500350715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14886978540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7316539920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68938022400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313848594330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71057675040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497659549845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.854085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181517658250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29161600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 662631230750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                207                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7251760836.538462                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36951712461.338280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          100     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.96%     97.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.96%     98.08% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.96%     99.04% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.96%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       242000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 267708433500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119127362000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 754183127000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13717567                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13717567                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13717567                       # number of overall hits
system.cpu1.icache.overall_hits::total       13717567                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        44578                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         44578                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        44578                       # number of overall misses
system.cpu1.icache.overall_misses::total        44578                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    729348499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    729348499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    729348499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    729348499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13762145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13762145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13762145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13762145                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003239                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16361.175894                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16361.175894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16361.175894                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16361.175894                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          587                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38603                       # number of writebacks
system.cpu1.icache.writebacks::total            38603                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5943                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5943                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5943                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5943                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38635                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38635                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38635                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38635                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    642951499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    642951499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    642951499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    642951499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16641.684975                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16641.684975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16641.684975                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16641.684975                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38603                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13717567                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13717567                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        44578                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        44578                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    729348499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    729348499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13762145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13762145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16361.175894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16361.175894                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5943                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5943                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38635                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38635                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    642951499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    642951499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16641.684975                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16641.684975                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.960974                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13576439                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38603                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           351.693884                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        343355500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.960974                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998780                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998780                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27562925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27562925                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13578326                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13578326                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13578326                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13578326                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2586530                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2586530                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2586530                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2586530                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 325859261692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 325859261692                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 325859261692                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 325859261692                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16164856                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16164856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16164856                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16164856                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160009                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160009                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160009                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160009                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125983.175023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125983.175023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125983.175023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125983.175023                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2482835                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       273317                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40554                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3314                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.222937                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.473446                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1010149                       # number of writebacks
system.cpu1.dcache.writebacks::total          1010149                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1982384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1982384                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1982384                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1982384                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       604146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       604146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       604146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       604146                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68812400006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68812400006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68812400006                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68812400006                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037374                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037374                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037374                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037374                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113900.282392                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113900.282392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113900.282392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113900.282392                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1010149                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10995110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10995110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1504827                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1504827                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153782091500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153782091500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12499937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12499937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120387                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102192.538744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102192.538744                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1209352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1209352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       295475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       295475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30200390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30200390000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023638                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102209.628564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102209.628564                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2583216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2583216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1081703                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1081703                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 172077170192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 172077170192                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 159079.867757                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 159079.867757                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       773032                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       773032                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308671                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308671                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38612010006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38612010006                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084223                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125091.148848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125091.148848                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6831500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6831500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345703                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345703                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38596.045198                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38596.045198                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       734500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       734500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095703                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14989.795918                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14989.795918                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1538500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1538500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436314                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9555.900621                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9555.900621                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1397500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1397500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430894                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8789.308176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8789.308176                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       294000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417238                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417238                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44624891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44624891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819601                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819601                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509075                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509075                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106953.085529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106953.085529                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417238                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417238                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44207653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44207653500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509075                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509075                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105953.085529                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105953.085529                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.854930                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15002675                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1021177                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.691552                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        343367000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.854930                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34991881                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34991881                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 873310489000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47375740                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9172827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46986735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5548124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1168                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1771                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           83                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           83                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5801404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5801404                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27112028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20263714                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           89                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           89                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81019775                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     68947275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       115873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3042079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       115174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3040551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        85132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3079146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159445005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3456843008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2941311104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4943232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129303808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4913408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129199168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3631616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130846848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6800992192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8620858                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196562368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61754037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087229                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.318404                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56850578     92.06%     92.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4591729      7.44%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 157311      0.25%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 137301      0.22%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  17118      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61754037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106288665975                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1532941870                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          57809523                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1552166956                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          42745628                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34489264826                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40512327139                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1532808324                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          58115122                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               983088477000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 424714                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747748                       # Number of bytes of host memory used
host_op_rate                                   426525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2708.38                       # Real time elapsed on the host
host_tick_rate                               40532702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150287361                       # Number of instructions simulated
sim_ops                                    1155192076                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109778                       # Number of seconds simulated
sim_ticks                                109777988000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.776335                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10343359                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11919562                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1295214                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18136949                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1158183                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1412135                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          253952                       # Number of indirect misses.
system.cpu0.branchPred.lookups               23165923                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5996                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3635                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1046812                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8987322                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1093335                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         895366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33613960                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37976686                       # Number of instructions committed
system.cpu0.commit.committedOps              38420501                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    209030095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.831279                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    192323087     92.01%     92.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8619403      4.12%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2935735      1.40%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2371717      1.13%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       757624      0.36%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       622401      0.30%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       222255      0.11%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        84538      0.04%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1093335      0.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    209030095                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1050138                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36662252                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8224036                       # Number of loads committed
system.cpu0.commit.membars                     666322                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       666629      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28193221     73.38%     75.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8227439     21.41%     96.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1234162      3.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38420501                       # Class of committed instruction
system.cpu0.commit.refs                       9461899                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37976686                       # Number of Instructions Simulated
system.cpu0.committedOps                     38420501                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.757073                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.757073                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            160722280                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               248874                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7904992                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              77759095                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15329049                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35403278                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1047871                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               139797                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1605337                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   23165923                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12996881                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    194621211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               172743                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      92454379                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          519                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2592710                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.105957                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18189497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11501542                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.422872                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         214107815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.447051                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.965952                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               158897452     74.21%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                30840120     14.40%     88.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17467190      8.16%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2750713      1.28%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1022988      0.48%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1689164      0.79%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  931942      0.44%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  504884      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3362      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           214107815                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      979                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     688                       # number of floating regfile writes
system.cpu0.idleCycles                        4526739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1073398                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12966688                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.263621                       # Inst execution rate
system.cpu0.iew.exec_refs                    13767401                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1511879                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               46060931                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15022160                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            439421                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1071100                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2074616                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           71994094                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12255522                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           690899                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             57636603                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                445950                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3906248                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1047871                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4698705                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        95442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28812                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1911                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6798124                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       836753                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           431                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       468031                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        605367                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44609032                       # num instructions consuming a value
system.cpu0.iew.wb_count                     56664332                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.721135                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32169139                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.259174                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      56712418                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                75921557                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42701532                       # number of integer regfile writes
system.cpu0.ipc                              0.173699                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.173699                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           667436      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43563236     74.69%     75.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28195      0.05%     75.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70254      0.12%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 32      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                396      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                39      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12483880     21.40%     97.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1513386      2.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            287      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58327501                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1146                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2260                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1079                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1317                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     123081                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002110                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  73727     59.90%     59.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     59.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.01%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 42760     34.74%     94.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6535      5.31%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57782000                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         330904598                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56663253                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        105566758                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  70523648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58327501                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1470446                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33573596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            20959                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        575080                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21387748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    214107815                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.272421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.732787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          178858459     83.54%     83.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20424708      9.54%     93.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9739561      4.55%     97.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3015696      1.41%     99.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1449288      0.68%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             291604      0.14%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             216152      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              74277      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38070      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      214107815                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.266781                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1195111                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          613151                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15022160                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2074616                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1906                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       218634554                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      921465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               55437740                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28283663                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3013091                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16464640                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2978355                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                74873                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            100822623                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              74662946                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55446404                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 35331214                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                896930                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1047871                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7325407                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27162746                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1126                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       100821497                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      98500943                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            492852                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7898034                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        491669                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   279962563                       # The number of ROB reads
system.cpu0.rob.rob_writes                  149160019                       # The number of ROB writes
system.cpu0.timesIdled                         163613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  724                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.501290                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9667180                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10923208                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1178740                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16890333                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1143667                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1176796                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33129                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21319376                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1366                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           980                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           971803                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8097523                       # Number of branches committed
system.cpu1.commit.bw_lim_events               988092                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         861706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       30970475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            33222911                       # Number of instructions committed
system.cpu1.commit.committedOps              33652875                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    187527132                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    172906761     92.20%     92.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7551118      4.03%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2594112      1.38%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2033328      1.08%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       665585      0.35%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       552496      0.29%     99.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165487      0.09%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        70153      0.04%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       988092      0.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    187527132                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              861246                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31996355                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7174788                       # Number of loads committed
system.cpu1.commit.membars                     644906                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       644906      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        25063692     74.48%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             64      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7175768     21.32%     97.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        768349      2.28%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33652875                       # Class of committed instruction
system.cpu1.commit.refs                       7944117                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   33222911                       # Number of Instructions Simulated
system.cpu1.committedOps                     33652875                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.803112                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.803112                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            147573726                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               207186                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7227809                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70607591                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10771105                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31403143                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                972336                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15204                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1505566                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21319376                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11991596                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    178149826                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               165040                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      84919607                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2358546                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.110580                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12896753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10810847                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.440463                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192225876                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.456282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.967312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               141390354     73.55%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28459506     14.81%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16120297      8.39%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2492875      1.30%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  888728      0.46%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1658392      0.86%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  826797      0.43%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  388510      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     417      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192225876                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         570399                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              994666                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11609722                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.263960                       # Inst execution rate
system.cpu1.iew.exec_refs                    11668779                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    843289                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45184256                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13498796                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            394299                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1365498                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1344799                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64585730                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10825490                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           598031                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50890482                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                438599                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3546053                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                972336                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4321893                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        81176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             241                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6324008                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       575470                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            38                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       467672                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        526994                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40529627                       # num instructions consuming a value
system.cpu1.iew.wb_count                     50022640                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712635                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28882851                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.259459                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      50064616                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67257031                       # number of integer regfile reads
system.cpu1.int_regfile_writes               37939451                       # number of integer regfile writes
system.cpu1.ipc                              0.172321                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172321                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           645411      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38980804     75.71%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  89      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     76.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11018580     21.40%     98.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             843533      1.64%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51488513                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      83263                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001617                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  60815     73.04%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 22425     26.93%     99.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   23      0.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50926365                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         295294428                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     50022640                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         95518619                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63171574                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51488513                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1414156                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       30932855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             8263                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        552450                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20368159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192225876                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267854                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.728874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          161327783     83.93%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17696224      9.21%     93.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8602296      4.48%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2712216      1.41%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1370144      0.71%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             259774      0.14%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             161615      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64679      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31145      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192225876                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.267062                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1140061                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          588086                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13498796                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1344799                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    505                       # number of misc regfile reads
system.cpu1.numCycles                       192796275                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26650163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               53944881                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24788145                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2892727                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11828238                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2738500                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                79943                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91371478                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67432867                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50175819                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31344622                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                806771                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                972336                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6874749                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25387674                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91371478                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87261050                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            428131                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7544145                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        428126                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   251159595                       # The number of ROB reads
system.cpu1.rob.rob_writes                  133960080                       # The number of ROB writes
system.cpu1.timesIdled                           5347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.472995                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9122884                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10311490                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1197233                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15858474                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           1100694                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1158988                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           58294                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20318720                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1283                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           964                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           998206                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7763724                       # Number of branches committed
system.cpu2.commit.bw_lim_events               959852                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         823425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       29991393                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31873829                       # Number of instructions committed
system.cpu2.commit.committedOps              32284673                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    176028416                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183406                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.830708                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    161905093     91.98%     91.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7322846      4.16%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2540825      1.44%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1986536      1.13%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       597811      0.34%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       513070      0.29%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       131522      0.07%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        70861      0.04%     99.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       959852      0.55%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    176028416                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              773433                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30658341                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6831094                       # Number of loads committed
system.cpu2.commit.membars                     616213                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       616213      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24078964     74.58%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6832058     21.16%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757288      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32284673                       # Class of committed instruction
system.cpu2.commit.refs                       7589346                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31873829                       # Number of Instructions Simulated
system.cpu2.committedOps                     32284673                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.684980                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.684980                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            137093949                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               199338                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6912770                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68117345                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10463215                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30653010                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                998723                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14728                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1430860                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20318720                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11578313                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    166946989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               130867                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      81868877                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2395500                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.112133                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12494985                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10223578                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.451810                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         180639757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.466339                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.960462                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               131288917     72.68%     72.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27511771     15.23%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                16032930      8.88%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2467745      1.37%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  828198      0.46%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1475397      0.82%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  675220      0.37%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  359211      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     368      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           180639757                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         562328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1019503                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11231634                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.270675                       # Inst execution rate
system.cpu2.iew.exec_refs                    11109196                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837404                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               44329794                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12931067                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            377001                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1130155                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1351309                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62241073                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10271792                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           622740                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49046883                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                433725                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3146169                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                998723                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3909048                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62754                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             182                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6099973                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       593057                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       510663                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        508840                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 38568962                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48202974                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716254                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27625172                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.266018                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48244375                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64843405                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36477194                       # number of integer regfile writes
system.cpu2.ipc                              0.175902                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175902                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           616718      1.24%      1.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             37752663     76.01%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  68      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10462487     21.06%     98.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             837591      1.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              49669623                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      74475                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001499                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  59184     79.47%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     79.47% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 15261     20.49%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   30      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49127380                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         280060711                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48202974                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92197490                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  60904272                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 49669623                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1336801                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       29956400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             7233                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        513376                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19511655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    180639757                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.274965                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.735627                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          150720719     83.44%     83.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17241724      9.54%     92.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8281105      4.58%     97.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2582143      1.43%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1308907      0.72%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             265704      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             151236      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58056      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30163      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      180639757                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.274112                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1122636                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          603656                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12931067                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1351309                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    505                       # number of misc regfile reads
system.cpu2.numCycles                       181202085                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    38244381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               52661737                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23740003                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2753011                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11500378                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2404584                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                76345                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             87922208                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64885892                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48350184                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30553034                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                800376                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                998723                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6407278                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                24610181                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        87922208                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      78518607                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            447907                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7293162                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        447894                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   237341874                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129181684                       # The number of ROB writes
system.cpu2.timesIdled                           5172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.563546                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8530683                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9419555                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1071268                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13646553                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            798182                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         807062                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8880                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17668582                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1337                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1000                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           919969                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   6971515                       # Number of branches committed
system.cpu3.commit.bw_lim_events               934766                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         678722                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       26819340                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28712217                       # Number of instructions committed
system.cpu3.commit.committedOps              29050697                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    146200345                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.198705                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.868383                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    133478019     91.30%     91.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6653760      4.55%     95.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2277439      1.56%     97.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1825759      1.25%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       507085      0.35%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       358229      0.25%     99.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        89847      0.06%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        75441      0.05%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       934766      0.64%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    146200345                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              606877                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27532460                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6115678                       # Number of loads committed
system.cpu3.commit.membars                     507695                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       507695      1.75%      1.75% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21704135     74.71%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             58      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.46% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6116678     21.06%     97.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        722035      2.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29050697                       # Class of committed instruction
system.cpu3.commit.refs                       6838713                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28712217                       # Number of Instructions Simulated
system.cpu3.committedOps                     29050697                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.254804                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.254804                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            110846587                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               151635                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6692642                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61136722                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9133219                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28128130                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                920475                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                17147                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1301518                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17668582                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10634795                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    137884208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               166289                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      72676642                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                2143548                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.117106                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11373947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9328865                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.481694                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         150329929                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.491978                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.922889                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               105053751     69.88%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25305411     16.83%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15667424     10.42%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2219866      1.48%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  567622      0.38%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1001309      0.67%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  220144      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  293979      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     423      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           150329929                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         547133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              942507                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10275389                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.295356                       # Inst execution rate
system.cpu3.iew.exec_refs                     9950124                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815389                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               37600256                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11491369                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            288749                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1217810                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1310391                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           55835286                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9134735                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           649223                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             44562489                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                385765                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3238171                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                920475                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3897660                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        49365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             223                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5375691                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       587356                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       484608                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        457899                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 33944320                       # num instructions consuming a value
system.cpu3.iew.wb_count                     43731275                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.730556                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24798237                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.289847                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      43768936                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58863460                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32905765                       # number of integer regfile writes
system.cpu3.ipc                              0.190302                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.190302                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           508180      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34581369     76.49%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  73      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9305844     20.58%     98.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             816150      1.81%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45211712                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      88299                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001953                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68501     77.58%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     77.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19780     22.40%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   18      0.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44791831                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         240858099                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     43731275                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82619901                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  54759491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45211712                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1075795                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       26784589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16447                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        397073                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16582882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    150329929                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.300750                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.772801                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          123323593     82.04%     82.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15495390     10.31%     92.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7510391      5.00%     97.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2292299      1.52%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1086186      0.72%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             369203      0.25%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             171638      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              51776      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29453      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      150329929                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.299659                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1082743                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          614912                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11491369                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1310391                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    485                       # number of misc regfile reads
system.cpu3.numCycles                       150877062                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    68569362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               45624498                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21322547                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2302703                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10102944                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2490266                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                83832                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             78898704                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              58451482                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43309001                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28025633                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                820061                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                920475                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6028675                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                21986454                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        78898704                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      59627704                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            310044                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6011112                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        310023                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   201133484                       # The number of ROB reads
system.cpu3.rob.rob_writes                  115890750                       # The number of ROB writes
system.cpu3.timesIdled                           5113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4687202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9131223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1423193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       228711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5603914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4348076                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12212538                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4576787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4607021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       650121                       # Transaction distribution
system.membus.trans_dist::WritebackClean           61                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3798571                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7080                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8235                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60132                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4607022                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13798272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13798272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    340302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               340302784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5636                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4682470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4682470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4682470                       # Request fanout histogram
system.membus.respLayer1.occupancy        25082869000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13062090560                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                586                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    65228204.081633                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   143925465.878123                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       132500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    560338500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    90600896000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  19177092000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11572413                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11572413                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11572413                       # number of overall hits
system.cpu2.icache.overall_hits::total       11572413                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5900                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5900                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5900                       # number of overall misses
system.cpu2.icache.overall_misses::total         5900                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    467779498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    467779498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    467779498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    467779498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11578313                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11578313                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11578313                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11578313                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000510                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000510                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 79284.660678                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 79284.660678                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 79284.660678                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 79284.660678                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1179                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    73.687500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5567                       # number of writebacks
system.cpu2.icache.writebacks::total             5567                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          333                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          333                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          333                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          333                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5567                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5567                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5567                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5567                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    443799998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    443799998                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    443799998                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    443799998                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000481                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000481                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 79719.776900                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79719.776900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 79719.776900                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79719.776900                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5567                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11572413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11572413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5900                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5900                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    467779498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    467779498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11578313                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11578313                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 79284.660678                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 79284.660678                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          333                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5567                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5567                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    443799998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    443799998                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 79719.776900                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79719.776900                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11684174                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5599                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2086.832291                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23162193                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23162193                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8288657                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8288657                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8288657                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8288657                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2158851                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2158851                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2158851                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2158851                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 171654662998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 171654662998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 171654662998                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 171654662998                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10447508                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10447508                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10447508                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10447508                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.206638                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.206638                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.206638                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206638                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 79512.047380                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79512.047380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 79512.047380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79512.047380                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5423480                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          505                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            94629                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.313086                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   126.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1425700                       # number of writebacks
system.cpu2.dcache.writebacks::total          1425700                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       726761                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       726761                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       726761                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       726761                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1432090                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1432090                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1432090                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1432090                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 119806234500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 119806234500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 119806234500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 119806234500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.137075                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.137075                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.137075                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.137075                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83658.313723                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83658.313723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83658.313723                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83658.313723                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1425700                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7934243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7934243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1961720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1961720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 152465189000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 152465189000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9895963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9895963                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.198234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.198234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77720.158330                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77720.158330                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       544222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       544222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1417498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1417498                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 118055764500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 118055764500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.143240                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.143240                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83284.607456                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83284.607456                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197131                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197131                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19189473998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19189473998                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551545                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551545                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357416                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97343.766318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97343.766318                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1750470000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1750470000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119960.937500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119960.937500                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205109                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205109                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          975                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          975                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     31765500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     31765500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        32580                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        32580                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          823                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          823                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     20328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     20328500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.003994                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.003994                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24700.486027                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24700.486027                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       203698                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       203698                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2003                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2003                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     35857000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35857000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       205701                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       205701                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009737                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 17901.647529                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17901.647529                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1996                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1996                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33948000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33948000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009703                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009703                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 17008.016032                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17008.016032                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2170500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2170500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2083500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          274                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            274                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          690                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          690                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9527500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9527500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          964                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          964                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.715768                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.715768                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13807.971014                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13807.971014                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          690                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          690                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      8837500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      8837500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.715768                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.715768                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12807.971014                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12807.971014                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.446741                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10135217                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1431965                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.077838                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.446741                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23152450                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23152450                       # Number of data accesses
system.cpu3.numPwrStateTransitions                642                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          322                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    106644774.844720                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   273033051.994773                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          322    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        95000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1239218000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            322                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    75438370500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  34339617500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10628716                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10628716                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10628716                       # number of overall hits
system.cpu3.icache.overall_hits::total       10628716                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6079                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6079                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6079                       # number of overall misses
system.cpu3.icache.overall_misses::total         6079                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    466616000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    466616000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    466616000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    466616000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10634795                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10634795                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10634795                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10634795                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000572                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000572                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 76758.677414                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 76758.677414                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 76758.677414                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 76758.677414                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          692                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.428571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5719                       # number of writebacks
system.cpu3.icache.writebacks::total             5719                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          360                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          360                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5719                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5719                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5719                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5719                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    440924500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    440924500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    440924500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    440924500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 77098.181500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 77098.181500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 77098.181500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 77098.181500                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5719                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10628716                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10628716                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6079                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6079                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    466616000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    466616000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10634795                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10634795                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 76758.677414                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 76758.677414                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          360                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5719                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5719                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    440924500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    440924500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 77098.181500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 77098.181500                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10739545                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5751                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1867.422187                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21275309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21275309                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7418119                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7418119                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7418119                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7418119                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1933847                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1933847                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1933847                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1933847                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 155049436489                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 155049436489                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 155049436489                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 155049436489                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9351966                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9351966                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9351966                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9351966                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206785                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206785                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206785                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206785                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 80176.682276                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 80176.682276                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 80176.682276                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 80176.682276                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4203503                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1340                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            71071                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             36                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.145122                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    37.222222                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1167819                       # number of writebacks
system.cpu3.dcache.writebacks::total          1167819                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       760431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       760431                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       760431                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       760431                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1173416                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1173416                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1173416                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1173416                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  98451365495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  98451365495                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  98451365495                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  98451365495                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.125473                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.125473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.125473                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.125473                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83901.502532                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83901.502532                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83901.502532                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83901.502532                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1167818                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7063854                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7063854                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1735619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1735619                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 135358591500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 135358591500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8799473                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8799473                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.197241                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.197241                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 77988.655056                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77988.655056                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       576297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       576297                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1159322                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1159322                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  96675108000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  96675108000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.131749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.131749                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83389.349982                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83389.349982                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       354265                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        354265                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       198228                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       198228                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19690844989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19690844989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552493                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552493                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.358788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.358788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99334.327083                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99334.327083                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       184134                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       184134                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14094                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1776257495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1776257495                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025510                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025510                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126029.338371                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126029.338371                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       169057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       169057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          828                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          828                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     29664000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     29664000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       169885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       169885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004874                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004874                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35826.086957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35826.086957                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          691                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          691                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004067                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25973.950796                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25973.950796                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       168018                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       168018                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1504                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1504                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     24286000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24286000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       169522                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       169522                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008872                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 16147.606383                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16147.606383                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1491                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1491                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22894000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22894000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008795                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008795                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15354.795439                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15354.795439                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2205500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2205500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            334                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          666                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          666                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      9481500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      9481500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1000                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1000                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666000                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14236.486486                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14236.486486                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          666                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          666                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      8815500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      8815500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666000                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13236.486486                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13236.486486                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.845992                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            8932744                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1173708                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.610704                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.845992                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963937                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963937                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20558427                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20558427                       # Number of data accesses
system.cpu0.numPwrStateTransitions                114                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8083526.315789                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7763364.945727                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           57    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       466000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     22084000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             57                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109317227000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    460761000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12742200                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12742200                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12742200                       # number of overall hits
system.cpu0.icache.overall_hits::total       12742200                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       254681                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        254681                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       254681                       # number of overall misses
system.cpu0.icache.overall_misses::total       254681                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5746404493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5746404493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5746404493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5746404493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12996881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12996881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12996881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12996881                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019596                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019596                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019596                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019596                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22563.145633                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22563.145633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22563.145633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22563.145633                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3879                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.217391                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221367                       # number of writebacks
system.cpu0.icache.writebacks::total           221367                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        33314                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        33314                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        33314                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        33314                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221367                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221367                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221367                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4999269993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4999269993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4999269993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4999269993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.017032                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017032                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.017032                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017032                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22583.628061                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22583.628061                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22583.628061                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22583.628061                       # average overall mshr miss latency
system.cpu0.icache.replacements                221367                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12742200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12742200                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       254681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       254681                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5746404493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5746404493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12996881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12996881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019596                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22563.145633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22563.145633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        33314                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        33314                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221367                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4999269993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4999269993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.017032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22583.628061                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22583.628061                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12963771                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221399                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.553882                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26215129                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26215129                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10103327                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10103327                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10103327                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10103327                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2581301                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2581301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2581301                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2581301                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 197472173841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 197472173841                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 197472173841                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 197472173841                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12684628                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12684628                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12684628                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12684628                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.203498                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.203498                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.203498                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.203498                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76501.025584                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76501.025584                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76501.025584                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76501.025584                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7252701                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          737                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           128524                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.430713                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.125000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1715054                       # number of writebacks
system.cpu0.dcache.writebacks::total          1715054                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       860688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       860688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       860688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       860688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1720613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1720613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1720613                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1720613                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 140041827095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 140041827095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 140041827095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 140041827095                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.135646                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.135646                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.135646                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.135646                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81390.659663                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81390.659663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81390.659663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81390.659663                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1715054                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9345299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9345299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2329479                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2329479                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 175308896500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 175308896500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11674778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11674778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.199531                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.199531                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75256.697528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75256.697528                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       639264                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       639264                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1690215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1690215                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 137479985500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 137479985500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81338.756016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81338.756016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       758028                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        758028                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       251822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       251822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22163277341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22163277341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1009850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1009850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.249366                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.249366                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88011.680238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88011.680238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       221424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       221424                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30398                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30398                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2561841595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2561841595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030102                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84276.649615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84276.649615                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       233104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       233104                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         6630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6630                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62486000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62486000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.027656                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.027656                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9424.736048                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9424.736048                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5944                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5944                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          686                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          686                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     22805000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22805000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33243.440233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33243.440233                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220895                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220895                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3471                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3471                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     81296500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     81296500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       224366                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       224366                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015470                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015470                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23421.636416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23421.636416                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3467                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3467                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     77836500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     77836500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22450.677819                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22450.677819                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       113500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       113500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       106500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3082                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          553                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          553                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     11056500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     11056500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3635                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3635                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19993.670886                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19993.670886                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          553                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          553                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     10503500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     10503500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.152132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.152132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18993.670886                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18993.670886                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971623                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12292416                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1718266                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.153966                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971623                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999113                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28022961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28022961                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              356769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              298330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 869                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              280442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 992                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              227338                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1359795                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194189                       # number of overall hits
system.l2.overall_hits::.cpu0.data             356769                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                866                       # number of overall hits
system.l2.overall_hits::.cpu1.data             298330                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                869                       # number of overall hits
system.l2.overall_hits::.cpu2.data             280442                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                992                       # number of overall hits
system.l2.overall_hits::.cpu3.data             227338                       # number of overall hits
system.l2.overall_hits::total                 1359795                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1346160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1229995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4698                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1133803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            929614                       # number of demand (read+write) misses
system.l2.demand_misses::total                4681164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27179                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1346160                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4988                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1229995                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4698                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1133803                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4727                       # number of overall misses
system.l2.overall_misses::.cpu3.data           929614                       # number of overall misses
system.l2.overall_misses::total               4681164                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2259493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 132738452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    441492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 122460433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    424188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 113992540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    419766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  93775805999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     466512171499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2259493000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 132738452500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    441492000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 122460433000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    424188000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 113992540500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    419766500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  93775805999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    466512171499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1702929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1528325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1414245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1156952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6040959                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1702929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1528325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1414245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1156952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6040959                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.122777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.790497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.852067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.804799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.843902                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.801702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.826543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.803503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.774904                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.122777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.790497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.852067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.804799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.843902                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.801702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.826543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.803503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.774904                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83133.779756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98605.256805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88510.825982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99561.732365                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90291.187739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100539.988428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88801.882801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100876.068991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99657.301368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83133.779756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98605.256805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88510.825982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99561.732365                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90291.187739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100539.988428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88801.882801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100876.068991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99657.301368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              650115                       # number of writebacks
system.l2.writebacks::total                    650115                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            661                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            658                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2562                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               14081                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           661                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           658                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2562                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              14081                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1343173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1226703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1130692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       927052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4667083                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1343173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1226703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1130692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       927052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4667083                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1985223504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 119139576039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    352494002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 110002729038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    333844501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102505605538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    330915503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  84359464047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419009852172                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1985223504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 119139576039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    352494002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 110002729038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    333844501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102505605538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    330915503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  84359464047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419009852172                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.122470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.788743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.739153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.802645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.710616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.799502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.711488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.801288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.772573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.122470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.788743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.739153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.802645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.710616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.799502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.711488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.801288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.772573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73225.757220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88700.097485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81463.832216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89673.481713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84389.408746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90657.407621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81326.002212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90997.553586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89779.815823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73225.757220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88700.097485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81463.832216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89673.481713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84389.408746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90657.407621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81326.002212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90997.553586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89779.815823                       # average overall mshr miss latency
system.l2.replacements                        9005717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       757281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           757281                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       757287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       757287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000008                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4468727                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4468727                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           61                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             61                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4468788                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4468788                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000014                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000014                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           61                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           61                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000014                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000014                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             768                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              88                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  999                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2219                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           857                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4670                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     21670000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4792500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      5235000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2358000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34055500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2987                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.742886                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.906878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.919142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.914286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.823778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9765.660207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5592.182030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4699.281867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4912.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7292.398287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           18                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              64                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2201                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          840                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1092                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          473                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4606                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     44890997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17613999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     22985500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      9825000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95315496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.736860                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.900990                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.900952                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.812489                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20395.727851                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20969.046429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21048.992674                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20771.670190                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20693.768129                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           470                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           203                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            97                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                880                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1423                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          937                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          595                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5116                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     12617000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      7665500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      5521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3435000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     29239000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2631                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1034                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5996                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.821361                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.906190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.843972                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.853235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5838.500694                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5386.858749                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5892.742796                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5773.109244                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5715.207193                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            73                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2138                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1399                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          924                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          582                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5043                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     43844499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     28662000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18824000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11933500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    103263999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.812619                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.860394                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.893617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.825532                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.841061                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20507.249298                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20487.491065                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20372.294372                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20504.295533                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20476.700178                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6805                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2365652500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1717925500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1694697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1741472000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7519747000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        26992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.771525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.987328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.984315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.980329                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113596.758703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131239.533995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129831.992645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 133374.588343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125276.917951                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13053                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13057                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2157402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1587025001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1564167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1610902000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6919496501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.771525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.987328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.984315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.980329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.898174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103596.758703                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121239.495875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119831.992645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 123374.588343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115276.909638                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194189                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             196916                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27179                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4698                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2259493000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    441492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    424188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    419766500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3544939500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         238508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.122777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.852067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.843902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.826543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83133.779756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88510.825982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90291.187739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88801.882801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85231.282458                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          661                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          658                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4069                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1985223504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    352494002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    333844501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    330915503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3002477510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.122470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.739153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.710616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.711488                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.165458                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73225.757220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81463.832216                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84389.408746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81326.002212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76083.356815                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       350602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       298162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       280234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       227076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1156074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1325335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1216905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1120750                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       916557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4579547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 130372800000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 120742507500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 112297843500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  92034333999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 455447484999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1675937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1515067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1400984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1143633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5735621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.790802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.803202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.799973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.801443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.798440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98369.695209                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99220.980685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100198.834263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100413.104694                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99452.518993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2987                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2562                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        11952                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1322348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1213613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1117639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       913995                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4567595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 116982173539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 108415704037                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 100941438538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  82748562047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 409087878161                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.789020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.801029                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.797753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.799203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.796356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88465.497387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89333.011460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90316.675186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90535.027048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89563.080387                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11283599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9005781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.252928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.574053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.408734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.529223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.370595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.068421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.624194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.061179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.276730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.540220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.103503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.082449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99235437                       # Number of tag accesses
system.l2.tags.data_accesses                 99235437                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1735040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85961024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        276928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78508928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        253184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      72364288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        260416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59331328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          298691136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1735040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       276928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       253184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       260416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2525568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41607744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41607744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1343141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1226702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1130692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         927052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4667049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       650121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             650121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15804990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        783044266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2522619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        715160930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2306328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        659187596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2372206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        540466528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2720865462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15804990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2522619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2306328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2372206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23006142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      379017185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            379017185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      379017185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15804990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       783044266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2522619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       715160930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2306328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       659187596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2372206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       540466528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3099882647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    644983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1323824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1216561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1121399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    916774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000433235750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40136                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8422492                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             606590                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4667050                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     650182                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4667050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   650182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49029                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5199                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            183798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            174275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            435092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            546415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            421577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            343404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            359243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           477908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           358475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           183743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           171075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37223                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 139409682750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23090105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            225997576500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30188.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48938.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2394858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  555690                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4667050                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               650182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  937232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1146998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  954709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  414688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  244435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  134743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   68190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   14615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2312451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.660168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.403439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.137273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1381731     59.75%     59.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       610819     26.41%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145088      6.27%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57501      2.49%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31200      1.35%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19156      0.83%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12578      0.54%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8850      0.38%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45528      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2312451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.056882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.217877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.097418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          20660     51.47%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        11785     29.36%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1818      4.53%     85.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2203      5.49%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1130      2.82%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          352      0.88%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          317      0.79%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          289      0.72%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          281      0.70%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          254      0.63%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          206      0.51%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          170      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          136      0.34%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          131      0.33%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           87      0.22%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           64      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           50      0.12%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           28      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           34      0.08%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           31      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           31      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           15      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           20      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           17      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           10      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40136                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.387664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38650     96.30%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              510      1.27%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              721      1.80%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      0.49%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              295553344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3137856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41278400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               298691200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41611648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2692.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       376.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2720.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    379.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109777997000                       # Total gap between requests
system.mem_ctrls.avgGap                      20645.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1735104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     84724736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       276928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77859904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       253184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     71769536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       260416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58673536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41278400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15805572.971514105797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 771782554.440695285797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2522618.651017725002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 709248779.454766392708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2306327.567235063296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 653769824.967096328735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2372205.983589351177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 534474506.856511116028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 376017093.700059413910                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1343141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1226702                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3956                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1130692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       927052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       650182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    862700500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63664787000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    170698250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59247393000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    167412000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  55708324250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    159924750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  46016336750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2721083198750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31821.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47399.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39449.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48298.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42318.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49269.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39303.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49637.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4185110.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9045073380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4807585695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16322696880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1885641480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8665809360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49701657870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        300719520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90729184185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        826.478840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    375324750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3665740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105736923250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7465798200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3968169645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16649965920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1481154120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8665809360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      49586693430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        397531680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88215122355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        803.577511                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    635218750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3665740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 105477029250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    45979365.979381                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   102582817.788903                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    396677500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96397992500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13379995500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11985272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11985272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11985272                       # number of overall hits
system.cpu1.icache.overall_hits::total       11985272                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6324                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6324                       # number of overall misses
system.cpu1.icache.overall_misses::total         6324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    495184498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    495184498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    495184498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    495184498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11991596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11991596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11991596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11991596                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000527                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000527                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000527                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000527                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78302.419039                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78302.419039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78302.419039                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78302.419039                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1679                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.966667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5854                       # number of writebacks
system.cpu1.icache.writebacks::total             5854                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          470                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          470                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5854                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5854                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    461550498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    461550498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    461550498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    461550498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78843.610864                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78843.610864                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78843.610864                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78843.610864                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5854                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11985272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11985272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    495184498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    495184498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11991596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11991596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78302.419039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78302.419039                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          470                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    461550498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    461550498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78843.610864                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78843.610864                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12170889                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5886                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2067.769113                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23989046                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23989046                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8644328                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8644328                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8644328                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8644328                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2287301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2287301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2287301                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2287301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180899420497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180899420497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180899420497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180899420497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10931629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10931629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10931629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10931629                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209237                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79088.594154                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79088.594154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79088.594154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79088.594154                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6461514                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           115028                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.173401                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1539961                       # number of writebacks
system.cpu1.dcache.writebacks::total          1539961                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       741322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       741322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       741322                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       741322                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1545979                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1545979                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1545979                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1545979                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128686287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128686287500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128686287500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128686287500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.141423                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.141423                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.141423                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.141423                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83239.350276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83239.350276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83239.350276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83239.350276                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1539961                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8290354                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8290354                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2088241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2088241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 161477400000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 161477400000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10378595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10378595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.201207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.201207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77326.994346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77326.994346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       556591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       556591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1531650                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1531650                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 126920952000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 126920952000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147578                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82865.505827                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82865.505827                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       353974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        353974                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199060                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199060                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19422020497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19422020497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       553034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       553034                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.359942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.359942                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97568.675259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97568.675259                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       184731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       184731                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14329                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14329                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1765335500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1765335500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123200.188429                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123200.188429                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       214804                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       214804                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          858                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          858                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30085000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30085000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       215662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       215662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35064.102564                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35064.102564                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          181                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          677                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          677                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16792000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16792000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003139                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003139                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24803.545052                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24803.545052                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       212816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       212816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2460                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2460                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     52930500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     52930500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       215276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       215276                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011427                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011427                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 21516.463415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21516.463415                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2446                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2446                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     50552500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     50552500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011362                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011362                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20667.416190                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20667.416190                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1643000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1643000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1575000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          352                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            352                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          628                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8545000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8545000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          980                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.640816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.640816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13606.687898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13606.687898                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          628                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7917000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7917000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.640816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.640816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12606.687898                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12606.687898                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.619411                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10623587                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1545976                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.871767                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.619411                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988107                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24273042                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24273042                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109777988000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6039856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1407402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5329743                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8355629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8058                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17197                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68190                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        238508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5801349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       664102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5148942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4620603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4277811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3502282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18265160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28334976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    218750720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       749312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196370176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       712576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    181756224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       732032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    148785216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              776191232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9078625                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45917696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15131251                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.439733                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.676721                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9622582     63.59%     63.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4774152     31.55%     95.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 369194      2.44%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 320124      2.12%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45199      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15131251                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12193397802                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2154505887                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8728136                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1765868823                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8913180                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2586428889                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         332149770                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2325732580                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9118668                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
