Thu 21:05: PROGRESS: MaxCompiler version: 2015.2
Thu 21:05: PROGRESS: Build "convolution" start time: Thu Oct 26 21:05:58 BST 2017
Thu 21:05: PROGRESS: Main build process running as user aa18514 on host cccad1.doc.ic.ac.uk
Thu 21:05: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
Thu 21:05: INFO    : No default external build property file has been specified.
Thu 21:05: INFO    : (Set environment variable MAXCOMPILER_DEFAULT_CONF_FILE to assign one)
Thu 21:05: INFO    : Loading user build properties from: /mnt/data/cccad3/aa18514/.MaxCompiler_build_user.conf
Thu 21:05: INFO    : No user-specified external build property file has been specified.
Thu 21:05: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
Thu 21:05: PROGRESS: Build location: /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE
Thu 21:05: PROGRESS: Detailed build log available in "_build.log"
Thu 21:05: INFO    : Created build manager convolution (convolution_MAX3424A_DFE Thu Oct 26 21:05:58 BST 2017). (21:05:59 26/10/17)
Thu 21:05: INFO    : Working in dir: HW/maxfiles/convolution_MAX3424A_DFE
Thu 21:05: INFO    : Java class path (2 paths):
Thu 21:05: INFO    : 	/vol/cc/opt/maxeler/maxcompiler-2015.2/lib/MaxCompiler.jar
Thu 21:05: INFO    : 	HW/classes
Thu 21:05: INFO    : Java process started by 'main' method in class 'convolution.convolutionManager'.
Thu 21:05: INFO    : build.arbitrated_core_cache parameter is blank, not using core-cache
Thu 21:05: INFO    : Checking license files in directory: /vol/cc/opt/maxeler/maxcompiler-2015.2/licenses
Thu 21:05: INFO    : All license signatures valid.
Thu 21:05: USER    : 
Thu 21:05: USER    : ENGINE BUILD PARAMETERS
Thu 21:05: USER    : 	 Build name: convolution_MAX3424A_DFE
Thu 21:05: USER    : 	   DFEModel: MAX3424A                
Thu 21:05: USER    : 	maxFileName: convolution             
Thu 21:05: USER    : 	     target: DFE                     
Thu 21:05: USER    : 	 enableMPCX: false                   
Thu 21:05: PROGRESS: Instantiating kernel "convolutionKernel00"
Thu 21:06: PROGRESS: Instantiating kernel "maxpooling00"
Thu 21:06: PROGRESS: Instantiating kernel "sliding_window00"
Thu 21:06: PROGRESS: Instantiating kernel "fully_connected01"
Thu 21:06: PROGRESS: Instantiating kernel "convolutionKernel10"
Thu 21:06: PROGRESS: Instantiating kernel "maxpooling10"
Thu 21:06: PROGRESS: Instantiating kernel "sliding_window10"
Thu 21:06: PROGRESS: Instantiating kernel "fully_connected11"
Thu 21:06: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
Thu 21:06: INFO    : Source directories: ./src/Maxeler/
Thu 21:06: INFO    : Not deleting directory (does not exist): src
Thu 21:06: INFO    : Copying source-files took 41.7217 ms
Thu 21:06: INFO    : Manager Configuration:
Thu 21:06: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = false                                                         [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.board = MAX3424A                                                                            [Init: null, init: MAX3424A]
Thu 21:06: INFO    : 	ManagerConfiguration.build.buildEffort = VERY_HIGH                                                               [Init: MEDIUM, change: VERY_HIGH]
Thu 21:06: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                                                       [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                                                           [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                                                                    [Init: FULL_BUILD]
Thu 21:06: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false                                                [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.build.mpprCtMax = 4                                                                         [Init: 1, change: 4]
Thu 21:06: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                                                         [Init: 1]
Thu 21:06: INFO    : 	ManagerConfiguration.build.mpprParallelism = 1                                                                   [Init: 1]
Thu 21:06: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 0                                                            [Init: 0]
Thu 21:06: INFO    : 	ManagerConfiguration.build.optGoal = BALANCED                                                                    [Init: BALANCED]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                                                       [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                                                             [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                                                      [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                                                                [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                                                        [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                                                              [Init: AUTO]
Thu 21:06: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                                                             [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.buildTarget = DFE                                                                           [Init: null, init: DFE]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                                                          [Init: 4096]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                                                         [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                                                                [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                                                          [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                                                           [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                                                            [Init: NONE]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                                                            [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.streamStatus = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                                                         [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false                                                   [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                                                          [Init: ROUND_ROBIN]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.burstSize = 8                                                                          [Init: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                                                                   [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                                                                 [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                                                       [Init: 31]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.commandEchoModeEnabled = false                                                         [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.commandEchoModeFifoDepth = 512                                                         [Init: 512]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 792                                          [Init: 792]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 8                                            [Init: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamStallLatency = 8                                                  [Init: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                                                                    [Init: 512]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 792                                                                    [Init: 792]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.eccMode = false                                                                        [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                                                               [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                                                            [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.flagSupport = false                                                                    [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.max4m_GALAVA_MCP_UseRefClk = false                                                     [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                                                       [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                                                      [Init: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                                                               [Init: 32]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 303.0                                                                  [Init: 0.0, change: 303.0]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                                                              [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 0                                                                     [Init: 0]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.parityMode = false                                                                     [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                                                              [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.dram.performanceMode = true                                                                 [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.enableMPCX = false                                                                          [Init: false, init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                                                             [Init: []]
Thu 21:06: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {MAXRING_LITE_A=1, MAXRING_A=2, MAXRING_B=2, MAXRING_LITE_B=1}    [Init: {}]
Thu 21:06: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                                                           [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp0Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp1Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp2Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp3Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp4Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp5Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp6Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.network.qsfp7Mode = QSFP_OFF                                                                [Init: QSFP_OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 0                                                                       [Init: 0]
Thu 21:06: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 8                                                               [Init: 0, change: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 8                                                                 [Init: 0, change: 8]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.boardModel = MAX3424A                                                               [Init: null, change: MAX3424A]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.ddr3Enable = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 303.0                                                                     [Init: 400.0, change: 303.0]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                                                                   [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = true                                                       [Init: true]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                                                             [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.enableCPLDOverrideOutpus = false                                                    [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.enableJDFEPTPTestLogic = false                                                      [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                                                                [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                                                              [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.maxringDataRate = 2500.0                                                            [Init: 2500.0]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.maxringOpticalDataRate = 10000.0                                                    [Init: 10000.0]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.mode = InitMode                                                                     [Init: InitMode]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.networkPTP = OFF                                                                    [Init: OFF]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                                                         [Init: 1]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.qdr2Enable = false                                                                  [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.qdr2Frq = 350.0                                                                     [Init: 350.0]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                                                      [Init: 1]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.streamFrq = [150.0]                                                                 [Init: [150.0]]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                                                      [Init: [0]]
Thu 21:06: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = false                                                                 [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                                                      [Init: false]
Thu 21:06: INFO    : 	ManagerConfiguration.streamClockFrq = 150                                                                        [Init: 100, change: 150]
Thu 21:06: INFO    : 	ManagerConfiguration.useLegacyStreamFIFOs = false                                                                [Init: false]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 21:06: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
Thu 21:06: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 21:06: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
Thu 21:06: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 21:06: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
Thu 21:06: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 21:06: INFO    : Running manager compiler graph-pass: InsertStreamFifos
Thu 21:06: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 21:06: INFO    : Running manager compiler graph-pass: InsertStreamStatus
Thu 21:06: INFO    : Running manager compiler graph-pass: InsertChipscope
Thu 21:06: INFO    : Inserted 0 chipscope manager nodes.
Thu 21:06: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Thu 21:06: INFO    : Running manager compiler graph-pass: ReportClockAssignments
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "convolutionKernel00"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 21:06: WARNING : Unconnected elements in design 'convolutionKernel00'
Thu 21:06: WARNING : details in : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/convolutionKernel00_graph_warnings.txt
Thu 21:06: INFO    : Writing current graph to: convolution-convolutionKernel00-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 473.311 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 7.37019 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 49.7308 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 312.112 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 532.525 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 1.94372 ms (1 iterations)
Thu 21:06: INFO    : Not deleting directory (does not exist): neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 2.51899 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 6.27135 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1381) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1383) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1393) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1395) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1357) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1359) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1369) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1371) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1333) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1335) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1345) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1347) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1309) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1311) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1321) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1323) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1285) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1287) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 5.00000 (node 1297) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 1299) has been optimized to shifts/adds
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 223.653 ms (3 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 4.54698 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 192.408 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 1.23076 ms (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: convolutionKernel00_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 6.67638 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 400.439 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 280.221 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 30.0373 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.69483 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 8.22099 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 272.567 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 32.4146 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.79019 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 29.6659 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 4.46993 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 437.029 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.84318 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 163.493 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.72908 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 32.1504 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.81852 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "convolutionKernel00_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "convolutionKernel00_schedule_C.csv" > "convolutionKernel00_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 2653
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 1.67360 s (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 4.70473 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 90.4286 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 282.891 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 14.4320 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 81.6636 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'convolutionKernel00': 25
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 54.3244 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 593.894 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 986.644 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 7.84137 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 181.880 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 5.52910 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 4.47661 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 5.95593 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 63.1884 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 303.061 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 988.811 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 71.0106 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 378.576 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'convolutionKernel00'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile convolutionKernel00)
Thu 21:06: INFO    : Total compilation of 'convolutionKernel00' took 4.12631 s.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 73.7080 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=1428 (use fill=11, use flush=5) Fill counters=2 (+4 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 243.319 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.10993 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 357.615 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 15 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 15
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Running command:  par 2>&1 > ise_version_test
Thu 21:06: INFO    : No hash stored for ISE version 13.3
Thu 21:06: INFO    : Detected ISE version 13.3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 13 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 21:06: INFO    : Implementing static multi-stage delay of 17 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (2 bits wide), cost 0 RAMB18-equivalents, and 2 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (5 bits wide), cost 0 RAMB18-equivalents, and 5 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 5 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 5
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 9.05706 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-convolutionKernel00-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 242.838 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "maxpooling00"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 21:06: WARNING : Unconnected elements in design 'maxpooling00'
Thu 21:06: WARNING : details in : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/maxpooling00_graph_warnings.txt
Thu 21:06: INFO    : Writing current graph to: convolution-maxpooling00-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 63.8899 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 158.828 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 2.71286 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 67.7570 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 107.753 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 301.810 µs (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 34.3430 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 673.181 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 4.32476 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 34.8370 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 4.60783 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 114.386 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: maxpooling00_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.80885 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 42.1330 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 136.065 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 799.644 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 56.5860 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 927.289 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 71.8240 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 1.28226 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 54.8200 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.44154 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 169.894 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 96.1520 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 56.9950 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 33.2230 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 56.7390 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.40215 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 38.9750 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "maxpooling00_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "maxpooling00_schedule_C.csv" > "maxpooling00_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 39370
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 115.249 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 183.423 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 3.03002 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 136.498 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.09300 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 29.3512 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'maxpooling00': 130
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 9.94086 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 275.856 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 51.3350 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 1.10470 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 42.6630 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Found 10 FIFOs (with 1 set(s) of constraint) with depth '105'.
Thu 21:06: INFO    : Made coalesced FIFO (id=487) of width 320 and depth '105' from the following FIFOs:
Thu 21:06: INFO    :     id=330 width=32
Thu 21:06: INFO    :     id=343 width=32
Thu 21:06: INFO    :     id=356 width=32
Thu 21:06: INFO    :     id=369 width=32
Thu 21:06: INFO    :     id=382 width=32
Thu 21:06: INFO    :     id=395 width=32
Thu 21:06: INFO    :     id=408 width=32
Thu 21:06: INFO    :     id=421 width=32
Thu 21:06: INFO    :     id=434 width=32
Thu 21:06: INFO    :     id=447 width=32
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 16.5358 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 3.43607 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 2.20351 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 11.0093 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 54.0200 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 65.0570 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 8.07349 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 60.4400 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'maxpooling00'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile maxpooling00)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'maxpooling00' took 473.379 ms.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 30.4490 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 8
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=398 (use fill=13, use flush=5) Fill counters=2 (+10 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 72.7930 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 262.662 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 176.791 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 105 (320 bits wide), cost 9 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 103, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 6.23573 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-maxpooling00-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 61.8344 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "sliding_window00"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Writing current graph to: convolution-sliding_window00-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 152.340 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.39198 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 3.37884 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 147.547 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 198.750 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 1.33267 ms (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 164.996 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 1.73609 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 8.30472 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 153.144 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 15.8149 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 410.594 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: sliding_window00_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 3.81589 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 137.648 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 1.07531 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 17.9011 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 792.738 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 2.86112 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 347.720 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 3.89570 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 694.958 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 6.16158 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 755.312 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 287.217 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 1.32689 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 108.515 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 2.23784 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 6.29072 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 2.31403 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "sliding_window00_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "sliding_window00_schedule_C.csv" > "sliding_window00_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 36
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 375.027 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 489.791 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 6.20765 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 448.835 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.16100 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 57.0067 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'sliding_window00': 18
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 10.2829 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 377.753 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 205.698 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 2.96546 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 109.500 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 485.188 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 1.36148 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 3.69807 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 9.88103 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 116.013 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 111.628 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 16.8081 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 168.907 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'sliding_window00'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile sliding_window00)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'sliding_window00' took 1.17954 s.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 29.3750 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=1012 (use fill=12, use flush=5) Fill counters=2 (+6 delay regs) Flush counters=2 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 125.393 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 313.396 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 165.668 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 13 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 11 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 1.25678 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-sliding_window00-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 128.399 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "fully_connected01"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Writing current graph to: convolution-fully_connected01-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 25.5285 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 49.3580 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 440.917 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 48.2860 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 60.9400 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 153.137 µs (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 22.7120 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 5.69470 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 88) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 92) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 56) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 60) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 64) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 68) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 72) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 76) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 80) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 80.0000 (node 84) has been optimized to shifts/adds
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 15.0798 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 98.0140 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 4.19243 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 79.7180 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: fully_connected01_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.87199 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 46.8290 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 99.5840 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 309.222 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 35.9560 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 443.054 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 36.9080 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 197.906 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 26.0350 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.04221 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 107.952 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 67.3090 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 26.4940 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 22.5710 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 41.6410 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.36154 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 35.3930 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "fully_connected01_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "fully_connected01_schedule_C.csv" > "fully_connected01_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 32340
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 83.4979 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 147.484 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.19925 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 47.3640 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.04500 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 10.6475 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'fully_connected01': 24
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 5.25860 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 98.6070 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 46.2170 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 399.650 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 30.1320 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '487'.
Thu 21:06: INFO    : Made coalesced FIFO (id=276) of width 64 and depth '487' from the following FIFOs:
Thu 21:06: INFO    :     id=242 width=32
Thu 21:06: INFO    :     id=269 width=32
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 6.93383 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 1.34748 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.92629 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 6.87292 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 30.7000 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 33.4100 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 3.63687 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 25.0040 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'fully_connected01'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile fully_connected01)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'fully_connected01' took 312.680 ms.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 35.9450 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=218 (use fill=10, use flush=5) Fill counters=2 (+6 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 43.4750 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 147.989 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 104.149 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 17 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 17
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 11 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 487 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 485, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 11 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 13 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 13
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 1.21922 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-fully_connected01-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 26.8444 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "convolutionKernel10"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Writing current graph to: convolution-convolutionKernel10-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 68.1599 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 352.561 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 2.03221 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 120.979 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 155.256 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 379.020 µs (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 91.3890 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 1.85685 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Constant multiplication by 2.00000 (node 316) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 40.0000 (node 319) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 1.00000 (node 505) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 507) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 1.00000 (node 517) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 20.0000 (node 519) has been optimized to shifts/adds
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 25.9795 ms (3 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 261.870 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 10.1148 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 192.962 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: convolutionKernel10_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 2.31194 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 95.4980 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 75.9810 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 655.908 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 92.8160 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 1.22454 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 83.8940 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 501.267 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 71.9790 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 3.33548 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 454.348 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 145.264 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 78.2160 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 59.1630 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 61.3630 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 3.64720 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 60.0950 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "convolutionKernel10_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "convolutionKernel10_schedule_C.csv" > "convolutionKernel10_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 6965
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 176.993 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 389.014 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 3.37554 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 85.5260 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.86200 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 20.0388 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'convolutionKernel10': 25
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 9.08156 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 206.721 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 74.3430 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 1.13250 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 54.8440 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '98'.
Thu 21:06: INFO    : Made coalesced FIFO (id=666) of width 64 and depth '98' from the following FIFOs:
Thu 21:06: INFO    :     id=627 width=32
Thu 21:06: INFO    :     id=660 width=32
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 10.0962 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 1.49043 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 2.70661 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 10.0739 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 63.4720 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 91.5730 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 8.47682 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 63.8310 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'convolutionKernel10'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile convolutionKernel10)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'convolutionKernel10' took 588.349 ms.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 30.4520 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=474 (use fill=11, use flush=5) Fill counters=2 (+4 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 82.9590 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 359.321 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 164.674 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 19 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 19
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 7 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 7
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 98 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 96, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 18 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 18
Thu 21:06: INFO    : Implementing static multi-stage delay of 18 (10 bits wide), cost 0 RAMB18-equivalents, and 10 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 18
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 1.64883 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-convolutionKernel10-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 58.2370 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "maxpooling10"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Thu 21:06: WARNING : Unconnected elements in design 'maxpooling10'
Thu 21:06: WARNING : details in : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/maxpooling10_graph_warnings.txt
Thu 21:06: INFO    : Writing current graph to: convolution-maxpooling10-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 12.5739 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 14.7190 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 163.037 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 25.0940 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 60.7820 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 110.774 µs (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 13.2510 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 158.917 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 1.86133 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 21.3220 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 548.325 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 43.7750 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: maxpooling10_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.38174 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 16.3020 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 28.9040 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 133.182 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 10.5990 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 219.537 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 29.2930 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 82.8920 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 10.3840 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 1.59145 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 32.4340 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 51.3410 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 10.4240 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 12.2390 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 10.4670 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 1.41590 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 10.9330 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "maxpooling10_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "maxpooling10_schedule_C.csv" > "maxpooling10_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 42058
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 52.1812 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 39.9360 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 1.64196 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 35.9690 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 4.55000 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 6.55621 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'maxpooling10': 664
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 2.76153 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 72.0600 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 13.8530 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 223.440 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 28.0980 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '50'.
Thu 21:06: INFO    : Made coalesced FIFO (id=143) of width 64 and depth '50' from the following FIFOs:
Thu 21:06: INFO    :     id=110 width=32
Thu 21:06: INFO    :     id=123 width=32
Thu 21:06: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '547'.
Thu 21:06: INFO    : Made coalesced FIFO (id=149) of width 64 and depth '547' from the following FIFOs:
Thu 21:06: INFO    :     id=114 width=32
Thu 21:06: INFO    :     id=127 width=32
Thu 21:06: INFO    : Found 2 FIFOs (with 1 set(s) of constraint) with depth '47'.
Thu 21:06: INFO    : Made coalesced FIFO (id=155) of width 64 and depth '47' from the following FIFOs:
Thu 21:06: INFO    :     id=118 width=32
Thu 21:06: INFO    :     id=131 width=32
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 6.84091 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 1.59533 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.48696 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 4.76575 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 17.9460 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 16.9800 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 1.86931 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 23.9340 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'maxpooling10'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile maxpooling10)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'maxpooling10' took 208.309 ms.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 31.0860 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 10
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=132 (use fill=13, use flush=5) Fill counters=2 (+10 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 27.9430 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 68.7880 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 85.6990 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 50 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 48, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 547 (64 bits wide), cost 4 RAMB18-equivalents, and 0 SRL32s. Made from: 1 x 512 BRAMs, Straggler BRAM 31, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 47 (64 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 45, SRL of length 0
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 1.33508 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-maxpooling10-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 15.4236 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "sliding_window10"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Writing current graph to: convolution-sliding_window10-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 910.518 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 4.87601 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 27.2276 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 1.33356 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 935.765 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 8.72698 ms (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 1.60840 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 75.7604 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 67.0767 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 1.42146 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 33.5259 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 2.60539 ms (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: sliding_window10_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 23.5053 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 2.00440 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 8.84793 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 1.09802 s (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 4.11679 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 19.8160 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 3.70727 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 16.8876 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.80001 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 27.4502 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 9.84196 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 2.84234 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.83080 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 878.832 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 4.06577 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 24.5477 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.42126 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "sliding_window10_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "sliding_window10_schedule_C.csv" > "sliding_window10_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 36
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 7.92756 s (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.81987 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 27.6792 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 4.28833 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.17500 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 388.017 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'sliding_window10': 18
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 90.0553 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 1.48083 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.02257 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 31.6225 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 1.29395 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 1.23667 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 3.30765 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 11.9473 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 53.0490 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 1.60271 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.28028 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 92.7673 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 2.14759 ms (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'sliding_window10'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile sliding_window10)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'sliding_window10' took 13.9718 s.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 34.3610 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=7433 (use fill=12, use flush=5) Fill counters=2 (+6 delay regs) Flush counters=2 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 1.09587 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 3.96241 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 1.45143 ms (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 12 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 12
Thu 21:06: INFO    : Implementing static multi-stage delay of 4 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 11 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 11
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 9.55328 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-sliding_window10-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 860.925 ms (1 iterations)
Thu 21:06: PROGRESS: 
Thu 21:06: PROGRESS: Compiling kernel "fully_connected11"
Thu 21:06: INFO    : Configuration:
Thu 21:06: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Thu 21:06: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Thu 21:06: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Thu 21:06: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Thu 21:06: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Thu 21:06: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Thu 21:06: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Thu 21:06: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Thu 21:06: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Thu 21:06: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Thu 21:06: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Thu 21:06: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = EXCEPTION                     [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Thu 21:06: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Thu 21:06: INFO    : 
Thu 21:06: INFO    :  -- 
Thu 21:06: INFO    : Writing current graph to: convolution-fully_connected11-original.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 21.1044 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 49.4230 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Thu 21:06: INFO    : Graph-pass 'ReachabilityPass' took 341.302 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Thu 21:06: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 74.0940 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 80.0570 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Thu 21:06: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 133.895 µs (1 iterations)
Thu 21:06: INFO    : Deleting directory: neighbours
Thu 21:06: INFO    : Running Photon pre-schedule graph optimisations
Thu 21:06: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Thu 21:06: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 23.9000 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldConstantsPass' took 5.15666 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 88) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 92) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 56) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 60) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 64) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 68) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 72) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 76) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 80) has been optimized to shifts/adds
Thu 21:06: INFO    : Constant multiplication by 50.0000 (node 84) has been optimized to shifts/adds
Thu 21:06: INFO    : Graph-pass 'OptimiseNodesPass' took 19.6848 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Thu 21:06: INFO    : Graph-pass 'DeleteRedundantNodes' took 113.865 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Thu 21:06: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Thu 21:06: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 1.29413 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Thu 21:06: INFO    : Graph-pass 'PO2FPMultOptimiser' took 54.0220 µs (1 iterations)
Thu 21:06: INFO    : Logging Photon stats to: fully_connected11_photon_stats.csv
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.49131 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Thu 21:06: INFO    : Graph-pass 'CollectNumericExceptions' took 122.849 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Thu 21:06: INFO    : Graph-pass 'StreamOffsetDivExpand' took 79.2070 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Thu 21:06: INFO    : Graph-pass 'FindIllegalLoops' took 206.760 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 36.0610 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Thu 21:06: INFO    : Graph-pass 'ScheduleVariables' took 491.285 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 56.9290 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 216.484 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 47.5090 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 1.78477 ms (1 iterations)
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 115.098 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 24.7510 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 33.8440 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Thu 21:06: INFO    : Graph-pass 'ValidateFIFOs' took 26.4560 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 31.0210 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 2.14192 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 31.0350 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Thu 21:06: INFO    : Running command: "/vol/cc/opt/maxeler/maxcompiler-2015.2/bin/cbc" "fully_connected11_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "fully_connected11_schedule_C.csv" > "fully_connected11_schedule_C.stdout.log"
Thu 21:06: INFO    : Optimum found: 942
Thu 21:06: INFO    : Graph-pass 'ScheduleConstants' took 106.918 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 153.387 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Thu 21:06: INFO    : Graph-pass 'ScheduleDumper' took 1.84049 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Thu 21:06: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 48.7060 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Thu 21:06: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 3.18300 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Thu 21:06: INFO    : Graph-pass 'ScheduleApplier' took 13.3639 ms (1 iterations)
Thu 21:06: INFO    : Maximum stream latency for kernel 'fully_connected11': 31
Thu 21:06: INFO    : Using user logic for flush.
Thu 21:06: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Thu 21:06: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'TapFIFOsPass' took 6.31330 ms (2 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Thu 21:06: INFO    : Graph-pass 'FoldFIFOsPass' took 61.1900 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 38.4810 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Thu 21:06: INFO    : Graph-pass 'ScheduleAsserter' took 172.040 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Thu 21:06: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 14.7280 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Thu 21:06: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 618.880 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'FIFOReport'.
Thu 21:06: INFO    : Graph-pass 'FIFOReport' took 1.48882 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'StatsPass'.
Thu 21:06: INFO    : Graph-pass 'StatsPass' took 1.55949 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Thu 21:06: INFO    : Graph-pass 'RemoveUntypedConstants' took 7.57291 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Thu 21:06: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 73.4590 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 38.2470 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Thu 21:06: INFO    : Graph-pass 'MakeMaxFileNodeData' took 2.61020 ms (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Thu 21:06: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 23.5350 µs (1 iterations)
Thu 21:06: INFO    : Optimization report for Kernel 'fully_connected11'.
Thu 21:06: INFO    : Enabled optimizations:
Thu 21:06: INFO    : 	DSP-Multiplication
Thu 21:06: INFO    : 	Power-of-2 Floating Point
Thu 21:06: INFO    : 	Fifo Coalescing
Thu 21:06: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ CoreCompile fully_connected11)
Thu 21:06: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:06: INFO    : Total compilation of 'fully_connected11' took 469.907 ms.
Thu 21:06: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Thu 21:06: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Thu 21:06: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 42.9770 µs (1 iterations)
Thu 21:06: INFO    : Using maximum counter CE delay chain length 5
Thu 21:06: INFO    : CE Partition 0 Clock Phase 0 : Nodes=250 (use fill=10, use flush=5) Fill counters=2 (+6 delay regs) Flush counters=1 (+0 delay regs)
Thu 21:06: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Thu 21:06: INFO    : Graph-pass 'FindWriteableMappedMemories' took 54.7060 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Thu 21:06: INFO    : Graph-pass 'MarkConstantPass' took 188.705 µs (1 iterations)
Thu 21:06: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Thu 21:06: INFO    : Graph-pass 'MaxConstantLatency' took 164.420 µs (1 iterations)
Thu 21:06: INFO    : Maximum constant latency: 0
Thu 21:06: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 23 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 23
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Thu 21:06: INFO    : Implementing static multi-stage delay of 3 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Thu 21:06: INFO    : Implementing static multi-stage delay of 8 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 14 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 21:06: INFO    : Implementing static multi-stage delay of 14 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 14
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 8 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Thu 21:06: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 1.52984 s (1 iterations)
Thu 21:06: INFO    : Writing current graph to: convolution-fully_connected11-final-hardware.pxg
Thu 21:06: INFO    : Running kernel graph-pass 'GeneratePXG'.
Thu 21:06: INFO    : Graph-pass 'GeneratePXG' took 26.9304 ms (1 iterations)
Thu 21:06: INFO    : adding mapped memory interface mapped_mem_io_0
Thu 21:06: INFO    : adding mapped memory interface mapped_mem_io_1
Thu 21:06: INFO    : adding mapped memory interface mapped_mem_io_2
Thu 21:06: INFO    : adding mapped memory interface mapped_mem_io_3
Thu 21:06: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Thu 21:06: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
Thu 21:06: INFO    : Generating SLIC interface information
Thu 21:06: INFO    : Generating SLIC code for interface 'default'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'convolutionKernel10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'convolutionKernel00.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'maxpooling10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'sliding_window00.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'fully_connected01.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'fully_connected11.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'sliding_window10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'maxpooling00.current_run_cycle_count'
Thu 21:06: INFO    : Generating XML description for Maxfile
Thu 21:06: INFO    : Generating XML description for mode 'default'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'convolutionKernel10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'convolutionKernel00.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'maxpooling10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'sliding_window00.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'fully_connected01.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'fully_connected11.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'sliding_window10.current_run_cycle_count'
Thu 21:06: INFO    : Skipping blacklisted scalar parameter 'maxpooling00.current_run_cycle_count'
Thu 21:07: INFO    : Adding SLIC sections to the maxfile
Thu 21:07: INFO    : Adding user files to the maxfile
Thu 21:07: INFO    : Generating SLIC include file
Thu 21:07: INFO    : Done generating SLIC interface information
Thu 21:07: INFO    : Adding frequency: 150.00, phase: 0.00, dc: 0.50
Thu 21:07: INFO    : Reporting Actual PLL Output Frequencies for Input Clock STREAM:
Thu 21:07: INFO    : 	PLL Output Clock 0: Actual frequency is: 150.000000, Requested frequency was: 150.000000
Thu 21:07: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 21:07: INFO    : All asynchronous jobs are now completed.
Thu 21:07: INFO    : Not deleting directory (does not exist): tmp
Thu 21:07: INFO    : Running command:  coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.cgp
Thu 21:07: INFO    : Release 13.3 - Xilinx CORE Generator O.76xd (lin64)
Thu 21:07: INFO    : Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Thu 21:07: INFO    : All runtime messages will be recorded in
Thu 21:07: INFO    : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX
Thu 21:07: INFO    : 3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/coreg
Thu 21:07: INFO    : en.log
Thu 21:07: INFO    : CoreGen has not been configured with any user repositories.
Thu 21:07: INFO    : CoreGen has been configured with the following Xilinx repositories:
Thu 21:07: INFO    :  - '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
Thu 21:07: INFO    : INFO:encore:314 - Created non-GUI application for batch mode execution.
Thu 21:07: INFO    : INFO:sim - Generating component instance
Thu 21:07: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' of
Thu 21:07: INFO    :    'xilinx.com:ip:fifo_generator:8.1' from
Thu 21:07: INFO    :    '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip
Thu 21:07: INFO    :    /fifo_generator_v8_1/component.xml'.
Thu 21:07: INFO    : Resolving generics for
Thu 21:07: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : WARNING:sim - A core named
Thu 21:07: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' already exists in
Thu 21:07: INFO    :    the project. Output products for this core may be overwritten.
Thu 21:07: INFO    : Applying external generics to
Thu 21:07: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : Delivering associated files for
Thu 21:07: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : Delivering EJava files for
Thu 21:07: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : Generating implementation netlist for
Thu 21:07: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : INFO:sim - Pre-processing HDL files for
Thu 21:07: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:07: INFO    : Running synthesis for 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'
Thu 21:08: INFO    : Running ngcbuild...
Thu 21:08: INFO    : Writing VHO instantiation template for
Thu 21:08: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:08: INFO    : Writing VHDL structural simulation model for
Thu 21:08: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:08: INFO    : Writing VHDL structural simulation model for
Thu 21:08: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Thu 21:08: INFO    : Delivered 4 files into directory
Thu 21:08: INFO    : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX
Thu 21:08: INFO    : 3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/tmp/_
Thu 21:08: INFO    : cg/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft
Thu 21:08: INFO    : INFO:sim - Finished generation of ASY schematic symbol.
Thu 21:08: INFO    : Generating metadata file...
Thu 21:08: INFO    : Generating ISE project...
Thu 21:08: INFO    : Generating README file...
Thu 21:08: INFO    : Generating FLIST file...
Thu 21:08: INFO    : INFO:sim - Finished FLIST file generation.
Thu 21:08: INFO    : Moving files to output directory...
Thu 21:08: INFO    : Finished moving files to output directory
Thu 21:08: INFO    : Saved CGP file for project
Thu 21:08: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'.
Thu 21:08: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Thu 21:08: INFO    : All asynchronous jobs are now completed.
Thu 21:08: INFO    : SystemMonitor: Calculated clock divider as 13 --> 0x0d00
Thu 21:08: INFO    : Reporting Actual PLL Output Frequencies for Input Clock clk_ref:
Thu 21:08: INFO    : 	PLL Output Clock cclk: Actual frequency is: 50.000000, Requested frequency was: 50.000000
Thu 21:08: INFO    : Reporting Actual PLL Output Frequencies for Input Clock GT CLK:
Thu 21:08: INFO    : 	PLL Output Clock SYNC CLK: Actual frequency is: 312.500000, Requested frequency was: 312.500000
Thu 21:08: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ Main build)
Thu 21:08: INFO    : Deleting /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/MaxCompilerDesignData.dat
Thu 21:08: PROGRESS: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Thu 21:08: INFO    : Not deleting directory (does not exist): tmp
Thu 21:08: INFO    : Running command:  coregen -b CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.xco -p CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.cgp
Thu 21:08: INFO    : Release 13.3 - Xilinx CORE Generator O.76xd (lin64)
Thu 21:08: INFO    : Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Thu 21:08: INFO    : All runtime messages will be recorded in
Thu 21:08: INFO    : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX
Thu 21:08: INFO    : 3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK
Thu 21:08: INFO    : _v5p2_4_6p25_fr/coregen.log
Thu 21:08: INFO    : CoreGen has not been configured with any user repositories.
Thu 21:08: INFO    : CoreGen has been configured with the following Xilinx repositories:
Thu 21:08: INFO    :  - '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
Thu 21:08: INFO    : INFO:encore:314 - Created non-GUI application for batch mode execution.
Thu 21:08: INFO    : INFO:sim - Generating component instance
Thu 21:08: INFO    :    'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
Thu 21:08: INFO    :    r' of 'xilinx.com:ip:aurora_8b10b:5.2' from
Thu 21:08: INFO    :    '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/a
Thu 21:08: INFO    :    urora_8b10b_v5_2/aurora_8b10b_v5_2.xcd'.
Thu 21:08: INFO    : Resolving generic values...
Thu 21:08: INFO    : Finished resolving generic values.
Thu 21:08: INFO    : Generating IP...
Thu 21:08: INFO    : WARNING:sim:89 - A core named
Thu 21:08: INFO    :    <CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f
Thu 21:08: INFO    :    r> already exists in the output directory. Output products for this core may
Thu 21:08: INFO    :    be overwritten.
Thu 21:08: INFO    : WARNING:coreutil:581 - The DISPLAY environment variable is unset, this may
Thu 21:08: INFO    :    result in some failures for older cores.
Thu 21:09: INFO    : WARNING:sim:93 - NGC output will not be generated for this core.
Thu 21:09: INFO    : Finished Generation.
Thu 21:09: INFO    : Generating IP instantiation template...
Thu 21:09: INFO    : INFO:sim - Finished generation of ASY schematic symbol.
Thu 21:09: INFO    : Generating metadata file...
Thu 21:09: INFO    : Generating ISE project...
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr.ucf does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr.ucf does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/clock_correction.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /clock_module/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_
Thu 21:09: INFO    :    v5p2_4_6p25_fr_clock_module.vhd does not exist, will not be added to ISE
Thu 21:09: INFO    :    project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr_v5_wrapper.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p
Thu 21:09: INFO    :    25_fr_phase_align.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /testbench/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p
Thu 21:09: INFO    :    2_4_6p25_fr_sim_reset_on_config.vhd does not exist, will not be added to ISE
Thu 21:09: INFO    :    project.
Thu 21:09: INFO    : WARNING:coreutil - 
Thu 21:09: INFO    :    CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr
Thu 21:09: INFO    :    /cc_manager/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5
Thu 21:09: INFO    :    p2_4_6p25_fr_standard_cc_module.vhd does not exist, will not be added to ISE
Thu 21:09: INFO    :    project.
Thu 21:09: INFO    : WARNING:coreutil -  This core does not have a top level called
Thu 21:09: INFO    :    "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_
Thu 21:09: INFO    :    fr"
Thu 21:09: INFO    : WARNING:coreutil -  Top level has been set to
Thu 21:09: INFO    :    "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_
Thu 21:09: INFO    :    fr_AURORA_LANE_4BYTE"
Thu 21:09: INFO    : Generating README file...
Thu 21:09: INFO    : Generating FLIST file...
Thu 21:09: INFO    : INFO:sim - Finished FLIST file generation.
Thu 21:09: INFO    : Moving files to output directory...
Thu 21:09: INFO    : Finished moving files to output directory
Thu 21:09: INFO    : Saved CGP file for project
Thu 21:09: INFO    : 'CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr'.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:sim:89 - A core named <CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f r> already exists in the output directory. Output products for this core may be overwritten.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil:581 - The DISPLAY environment variable is unset, this may result in some failures for older cores.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.ucf does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.ucf does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/clock_correction.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /clock_module/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_ v5p2_4_6p25_fr_clock_module.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr_v5_wrapper.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr_phase_align.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /testbench/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p 2_4_6p25_fr_sim_reset_on_config.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /cc_manager/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5 p2_4_6p25_fr_standard_cc_module.vhd does not exist, will not be added to ISE project.
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil -  This core does not have a top level called "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_ fr"
Thu 21:09: INFO    : Unexpected Xilinx CoreGen warning in /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil -  Top level has been set to "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_ fr_AURORA_LANE_4BYTE"
Thu 21:09: INFO    : Mapped register report:
Thu 21:09: INFO    : 	0	stream_clkprim_rst	1bytes
Thu 21:09: INFO    : 	1	stream_clkprim_locked	1bytes
Thu 21:09: INFO    : 	2	stream_clkprim_locked_counter	4bytes
Thu 21:09: INFO    : 	6	SFA_FORWARD_EN	4bytes
Thu 21:09: INFO    : 	a	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	b	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	c	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	d	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	e	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	f	run_cycle_count	6bytes
Thu 21:09: INFO    : 	15	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	1b	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	1c	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	1d	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	1e	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	1f	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	20	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	21	dbg_full_level	1bytes
Thu 21:09: INFO    : 	22	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	23	dbg_done_out	1bytes
Thu 21:09: INFO    : 	24	dbg_flushing	1bytes
Thu 21:09: INFO    : 	25	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	26	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	27	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	28	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	29	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	2a	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	2b	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	2c	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	2d	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	2e	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	2f	run_cycle_count	6bytes
Thu 21:09: INFO    : 	35	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	3b	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	3c	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	3d	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	3e	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	3f	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	40	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	41	dbg_full_level	1bytes
Thu 21:09: INFO    : 	42	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	43	dbg_done_out	1bytes
Thu 21:09: INFO    : 	44	dbg_flushing	1bytes
Thu 21:09: INFO    : 	45	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	46	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	47	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	48	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	49	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	4a	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	4b	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	4c	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	4d	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	4e	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	4f	run_cycle_count	6bytes
Thu 21:09: INFO    : 	55	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	5b	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	5c	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	5d	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	5e	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	5f	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	60	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	61	dbg_full_level	1bytes
Thu 21:09: INFO    : 	62	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	63	dbg_done_out	1bytes
Thu 21:09: INFO    : 	64	dbg_flushing	1bytes
Thu 21:09: INFO    : 	65	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	66	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	67	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	68	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	69	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	6a	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	6b	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	6c	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	6d	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	6e	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	6f	run_cycle_count	6bytes
Thu 21:09: INFO    : 	75	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	7b	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	7c	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	7d	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	7e	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	7f	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	80	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	81	dbg_full_level	1bytes
Thu 21:09: INFO    : 	82	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	83	dbg_done_out	1bytes
Thu 21:09: INFO    : 	84	dbg_flushing	1bytes
Thu 21:09: INFO    : 	85	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	86	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	87	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	88	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	89	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	8a	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	8b	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	8c	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	8d	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	8e	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	8f	run_cycle_count	6bytes
Thu 21:09: INFO    : 	95	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	9b	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	9c	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	9d	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	9e	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	9f	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	a0	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	a1	dbg_full_level	1bytes
Thu 21:09: INFO    : 	a2	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	a3	dbg_done_out	1bytes
Thu 21:09: INFO    : 	a4	dbg_flushing	1bytes
Thu 21:09: INFO    : 	a5	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	a6	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	a7	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	a8	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	a9	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	aa	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	ab	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	ac	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	ad	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	ae	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	af	run_cycle_count	6bytes
Thu 21:09: INFO    : 	b5	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	bb	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	bc	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	bd	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	be	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	bf	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	c0	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	c1	dbg_full_level	2bytes
Thu 21:09: INFO    : 	c3	dbg_flush_start_level	2bytes
Thu 21:09: INFO    : 	c5	dbg_done_out	1bytes
Thu 21:09: INFO    : 	c6	dbg_flushing	1bytes
Thu 21:09: INFO    : 	c7	dbg_fill_level	2bytes
Thu 21:09: INFO    : 	c9	dbg_flush_level	2bytes
Thu 21:09: INFO    : 	cb	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	cc	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	cd	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	ce	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	cf	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	d0	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	d1	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	d2	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	d3	run_cycle_count	6bytes
Thu 21:09: INFO    : 	d9	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	df	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	e0	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	e1	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	e2	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	e3	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	e4	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	e5	dbg_full_level	1bytes
Thu 21:09: INFO    : 	e6	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	e7	dbg_done_out	1bytes
Thu 21:09: INFO    : 	e8	dbg_flushing	1bytes
Thu 21:09: INFO    : 	e9	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	ea	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	eb	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	ec	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	ed	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	ee	dbg_stall_vector	1bytes
Thu 21:09: INFO    : 	ef	io_y01_force_disabled	1bytes
Thu 21:09: INFO    : 	f0	io_x01_force_disabled	1bytes
Thu 21:09: INFO    : 	f1	io_y11_force_disabled	1bytes
Thu 21:09: INFO    : 	f2	io_x11_force_disabled	1bytes
Thu 21:09: INFO    : 	f3	run_cycle_count	6bytes
Thu 21:09: INFO    : 	f9	current_run_cycle_count	6bytes
Thu 21:09: INFO    : 	ff	dbg_ctld_empty	1bytes
Thu 21:09: INFO    : 	100	dbg_ctld_almost_empty	1bytes
Thu 21:09: INFO    : 	101	dbg_ctld_done	1bytes
Thu 21:09: INFO    : 	102	dbg_ctld_read	1bytes
Thu 21:09: INFO    : 	103	dbg_ctld_request	1bytes
Thu 21:09: INFO    : 	104	dbg_flush_start	1bytes
Thu 21:09: INFO    : 	105	dbg_full_level	1bytes
Thu 21:09: INFO    : 	106	dbg_flush_start_level	1bytes
Thu 21:09: INFO    : 	107	dbg_done_out	1bytes
Thu 21:09: INFO    : 	108	dbg_flushing	1bytes
Thu 21:09: INFO    : 	109	dbg_fill_level	1bytes
Thu 21:09: INFO    : 	10a	dbg_flush_level	1bytes
Thu 21:09: INFO    : 	10b	dbg_ctld_read_pipe_dbg	1bytes
Thu 21:09: INFO    : 	10c	dbg_out_valid	1bytes
Thu 21:09: INFO    : 	10d	dbg_out_stall	1bytes
Thu 21:09: INFO    : 	10e	ifpga_ctrl	1bytes
Thu 21:09: INFO    : 	10f	ifpga_local_session_key	1bytes
Thu 21:09: INFO    : 	110	ifpga_remote_session_key	1bytes
Thu 21:09: INFO    : 	111	ifpga_stall_on_session_down	1bytes
Thu 21:09: INFO    : 	112	ifpga_status	2bytes
Thu 21:09: INFO    : 	114	ifpga_tx_count	4bytes
Thu 21:09: INFO    : 	118	ifpga_rx_count	4bytes
Thu 21:09: INFO    : 	11c	ifpga_tx_sof_count	4bytes
Thu 21:09: INFO    : 	120	ifpga_tx_eof_count	4bytes
Thu 21:09: INFO    : 	124	ifpga_rx_sof_count	4bytes
Thu 21:09: INFO    : 	128	ifpga_rx_eof_count	4bytes
Thu 21:09: INFO    : 	12c	ifpga_frame_err_count	2bytes
Thu 21:09: INFO    : 	12e	ifpga_soft_err_count	2bytes
Thu 21:09: INFO    : 	130	ifpga_hard_err_count	2bytes
Thu 21:09: INFO    : 	132	ifpga_local_id	1bytes
Thu 21:09: INFO    : 	133	ifpga_remote_id	1bytes
Thu 21:09: INFO    : 	134	ifpga_sessionmgr_data_enable	1bytes
Thu 21:09: INFO    : 	135	clock_counters_base_clock_cclk	2bytes
Thu 21:09: INFO    : 	137	clock_counters_STREAM	2bytes
Thu 21:09: INFO    : 	139	seen_reset_reset_n	1bytes
Thu 21:09: INFO    : 	13a	seen_reset_STREAM_rst	1bytes
Thu 21:09: INFO    : 	13b	seen_reset_STREAM_rst_delay	1bytes
Thu 21:09: INFO    : 	13c	seen_toggle_crash_input	1bytes
Thu 21:09: INFO    : Mapped register chain length = 317
Thu 21:09: INFO    : Mapped register efficiency = 0.62 (1575 / 2536 bits)
Thu 21:09: INFO    : Mapped memory report:
Thu 21:09: INFO    : 	Memory 'MappedDRP.STREAM_CLKPRIM' @ 4063232
Thu 21:09: INFO    : 	Memory 'MappedDRP.CHECKSUM' @ 3932160
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom34' @ 4194304
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom32' @ 4259840
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom33' @ 4325376
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom28' @ 4390912
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom29' @ 4456448
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom30' @ 4521984
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom31' @ 4587520
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.replicated_mem_4_bias' @ 4653056
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom27' @ 4718592
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom25' @ 4784128
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom26' @ 4849664
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom21' @ 4915200
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom22' @ 4980736
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom23' @ 5046272
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom24' @ 5111808
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.replicated_mem_3_bias' @ 5177344
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom20' @ 5242880
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom18' @ 5308416
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom19' @ 5373952
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom14' @ 5439488
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom15' @ 5505024
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom16' @ 5570560
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom17' @ 5636096
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.replicated_mem_2_bias' @ 5701632
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom13' @ 5767168
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom11' @ 5832704
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom12' @ 5898240
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom7' @ 5963776
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom8' @ 6029312
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom9' @ 6094848
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom10' @ 6160384
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.replicated_mem_1_bias' @ 6225920
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom6' @ 6291456
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom4' @ 6356992
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom5' @ 6422528
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom0' @ 6488064
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom1' @ 6553600
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom2' @ 6619136
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.mappedRom3' @ 6684672
Thu 21:09: INFO    : 	Memory 'convolutionKernel00.replicated_mem_0_bias' @ 6750208
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom8' @ 6815744
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom9' @ 6881280
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom0' @ 6946816
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom1' @ 7012352
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom2' @ 7077888
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom3' @ 7143424
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom4' @ 7208960
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom5' @ 7274496
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom6' @ 7340032
Thu 21:09: INFO    : 	Memory 'fully_connected01.mappedRom7' @ 7405568
Thu 21:09: INFO    : 	Memory 'fully_connected01.fully_connected_bias' @ 7471104
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.mappedRom4' @ 7536640
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.mappedRom0' @ 7602176
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.mappedRom1' @ 7667712
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.mappedRom2' @ 7733248
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.mappedRom3' @ 7798784
Thu 21:09: INFO    : 	Memory 'convolutionKernel10.bias' @ 7864320
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom8' @ 7929856
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom9' @ 7995392
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom0' @ 8060928
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom1' @ 8126464
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom2' @ 8192000
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom3' @ 8257536
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom4' @ 8323072
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom5' @ 8388608
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom6' @ 8454144
Thu 21:09: INFO    : 	Memory 'fully_connected11.mappedRom7' @ 8519680
Thu 21:09: INFO    : 	Memory 'fully_connected11.fully_connected_bias' @ 8585216
Thu 21:09: INFO    : 	Memory 'MappedDRP.SYSTEM_MONITOR' @ 4128768
Thu 21:09: INFO    : 	Memory 'Monitoring.PERFMONITOR' @ 3866624
Thu 21:09: INFO    : Not deleting directory (does not exist): tmp
Thu 21:09: INFO    : Running command:  coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.cgp
Thu 21:09: INFO    : Release 13.3 - Xilinx CORE Generator O.76xd (lin64)
Thu 21:09: INFO    : Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Thu 21:09: INFO    : All runtime messages will be recorded in
Thu 21:09: INFO    : /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX
Thu 21:09: INFO    : 3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dua
Thu 21:09: INFO    : lclock_rst_pf496_pe16/coregen.log
Thu 21:09: INFO    : CoreGen has not been configured with any user repositories.
Thu 21:09: INFO    : CoreGen has been configured with the following Xilinx repositories:
Thu 21:09: INFO    :  - '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
Thu 21:09: INFO    : INFO:encore:314 - Created non-GUI application for batch mode execution.
Thu 21:09: INFO    : INFO:sim - Generating component instance
Thu 21:09: INFO    :    'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf4
Thu 21:09: INFO    :    96_pe16' of 'xilinx.com:ip:fifo_generator:8.1' from
Thu 21:09: INFO    :    '/vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip
Thu 21:09: INFO    :    /fifo_generator_v8_1/component.xml'.
Thu 21:09: INFO    : Resolving generics for
Thu 21:09: INFO    : 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_
Thu 21:09: INFO    : pe16'...
Thu 21:09: ERROR   : Prematurely halting process:  coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.cgp
Thu 21:09: INFO    : Killing local job ' coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.cgp'.
