// Seed: 894531332
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
  parameter id_3 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_7 = 32'd26
) (
    input  uwire id_0,
    input  wor   id_1,
    output uwire _id_2,
    output uwire id_3,
    output wor   id_4,
    output uwire id_5,
    output uwire id_6,
    input  tri   _id_7,
    output wand  id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic [id_7 : id_2] id_11[1 : id_2] = -1;
endmodule
