# RTL Simulation Variables
sim.inputs:
  input_files:
    - "src/alu.v"
    - "src/alu_testbench.v"
  timescale: "1ns/10ps"
  options:
    - +incdir+/home/tmp/eecs151-acf/asic-labs-fa25/lab4/src
    - +incdir+../../src
    - "-notice"
    - "-line"
    - "+lint=all,noVCDE,noOUDPE"
    - "+v2k"
    - "-sverilog"
    - "-debug"
  top_module: "alu"
  tb_name: "alu_testbench"
  defines:
    - "CLOCK_PERIOD=5.00"
