# create a Makefile
CC = gcc
SRC = main.c school.c
OBJ = main.o school.o
NAME = school

all:
	$(CC) $(SRC) -o $(NAME)

all:
	$(CC) $(OBJ) -o $(NAME)
