
496zg_USB_VCP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000706c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08007218  08007218  00017218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072f0  080072f0  00020190  2**0
                  CONTENTS
  4 .ARM          00000000  080072f0  080072f0  00020190  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072f0  080072f0  00020190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072f0  080072f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072f4  080072f4  000172f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  080072f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ba8  20000190  08007488  00020190  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d38  08007488  00021d38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017967  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000340d  00000000  00000000  00037b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  0003af38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  0003bd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af69  00000000  00000000  0003ca60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a17  00000000  00000000  000679c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f699d  00000000  00000000  000793e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016fd7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003888  00000000  00000000  0016fdd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000190 	.word	0x20000190
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08007200 	.word	0x08007200

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000194 	.word	0x20000194
 80001e8:	08007200 	.word	0x08007200

080001ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b088      	sub	sp, #32
 80001f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f2:	f107 030c 	add.w	r3, r7, #12
 80001f6:	2200      	movs	r2, #0
 80001f8:	601a      	str	r2, [r3, #0]
 80001fa:	605a      	str	r2, [r3, #4]
 80001fc:	609a      	str	r2, [r3, #8]
 80001fe:	60da      	str	r2, [r3, #12]
 8000200:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000202:	4b33      	ldr	r3, [pc, #204]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000206:	4a32      	ldr	r2, [pc, #200]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000208:	f043 0304 	orr.w	r3, r3, #4
 800020c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800020e:	4b30      	ldr	r3, [pc, #192]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000212:	f003 0304 	and.w	r3, r3, #4
 8000216:	60bb      	str	r3, [r7, #8]
 8000218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800021a:	4b2d      	ldr	r3, [pc, #180]	; (80002d0 <MX_GPIO_Init+0xe4>)
 800021c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800021e:	4a2c      	ldr	r2, [pc, #176]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000220:	f043 0302 	orr.w	r3, r3, #2
 8000224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000226:	4b2a      	ldr	r3, [pc, #168]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800022a:	f003 0302 	and.w	r3, r3, #2
 800022e:	607b      	str	r3, [r7, #4]
 8000230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000232:	4b27      	ldr	r3, [pc, #156]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000236:	4a26      	ldr	r2, [pc, #152]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000238:	f043 0301 	orr.w	r3, r3, #1
 800023c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800023e:	4b24      	ldr	r3, [pc, #144]	; (80002d0 <MX_GPIO_Init+0xe4>)
 8000240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000242:	f003 0301 	and.w	r3, r3, #1
 8000246:	603b      	str	r3, [r7, #0]
 8000248:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000250:	4820      	ldr	r0, [pc, #128]	; (80002d4 <MX_GPIO_Init+0xe8>)
 8000252:	f000 fdc5 	bl	8000de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000256:	2200      	movs	r2, #0
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	481f      	ldr	r0, [pc, #124]	; (80002d8 <MX_GPIO_Init+0xec>)
 800025c:	f000 fdc0 	bl	8000de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button1_Pin;
 8000260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000264:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000266:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800026a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800026c:	2302      	movs	r3, #2
 800026e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8000270:	f107 030c 	add.w	r3, r7, #12
 8000274:	4619      	mov	r1, r3
 8000276:	4818      	ldr	r0, [pc, #96]	; (80002d8 <MX_GPIO_Init+0xec>)
 8000278:	f000 fc20 	bl	8000abc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 800027c:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000280:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000282:	2301      	movs	r3, #1
 8000284:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000286:	2300      	movs	r3, #0
 8000288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800028a:	2300      	movs	r3, #0
 800028c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800028e:	f107 030c 	add.w	r3, r7, #12
 8000292:	4619      	mov	r1, r3
 8000294:	480f      	ldr	r0, [pc, #60]	; (80002d4 <MX_GPIO_Init+0xe8>)
 8000296:	f000 fc11 	bl	8000abc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800029a:	2380      	movs	r3, #128	; 0x80
 800029c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800029e:	2301      	movs	r3, #1
 80002a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a2:	2300      	movs	r3, #0
 80002a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002a6:	2300      	movs	r3, #0
 80002a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80002aa:	f107 030c 	add.w	r3, r7, #12
 80002ae:	4619      	mov	r1, r3
 80002b0:	4809      	ldr	r0, [pc, #36]	; (80002d8 <MX_GPIO_Init+0xec>)
 80002b2:	f000 fc03 	bl	8000abc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80002b6:	2200      	movs	r2, #0
 80002b8:	2100      	movs	r1, #0
 80002ba:	2028      	movs	r0, #40	; 0x28
 80002bc:	f000 fbc7 	bl	8000a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002c0:	2028      	movs	r0, #40	; 0x28
 80002c2:	f000 fbe0 	bl	8000a86 <HAL_NVIC_EnableIRQ>

}
 80002c6:	bf00      	nop
 80002c8:	3720      	adds	r7, #32
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40021000 	.word	0x40021000
 80002d4:	48000400 	.word	0x48000400
 80002d8:	48000800 	.word	0x48000800

080002dc <buffer_was_raus>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

int buffer_was_raus(){
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
	int save_it;
	// wenn der letzte Speicherpunkt leer ist, dann wird auch nichts rausgebuffert.
    if (fifo_buffer.data[fifo_buffer.last]==0){
 80002e2:	4b18      	ldr	r3, [pc, #96]	; (8000344 <buffer_was_raus+0x68>)
 80002e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80002e8:	461a      	mov	r2, r3
 80002ea:	4b16      	ldr	r3, [pc, #88]	; (8000344 <buffer_was_raus+0x68>)
 80002ec:	5c9b      	ldrb	r3, [r3, r2]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d101      	bne.n	80002f6 <buffer_was_raus+0x1a>
    	return 0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	e01f      	b.n	8000336 <buffer_was_raus+0x5a>
    } else {
		save_it=fifo_buffer.data[fifo_buffer.last];
 80002f6:	4b13      	ldr	r3, [pc, #76]	; (8000344 <buffer_was_raus+0x68>)
 80002f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80002fc:	461a      	mov	r2, r3
 80002fe:	4b11      	ldr	r3, [pc, #68]	; (8000344 <buffer_was_raus+0x68>)
 8000300:	5c9b      	ldrb	r3, [r3, r2]
 8000302:	607b      	str	r3, [r7, #4]
		fifo_buffer.data[fifo_buffer.last]=0;
 8000304:	4b0f      	ldr	r3, [pc, #60]	; (8000344 <buffer_was_raus+0x68>)
 8000306:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800030a:	461a      	mov	r2, r3
 800030c:	4b0d      	ldr	r3, [pc, #52]	; (8000344 <buffer_was_raus+0x68>)
 800030e:	2100      	movs	r1, #0
 8000310:	5499      	strb	r1, [r3, r2]
		fifo_buffer.last++;
 8000312:	4b0c      	ldr	r3, [pc, #48]	; (8000344 <buffer_was_raus+0x68>)
 8000314:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000318:	3301      	adds	r3, #1
 800031a:	b2da      	uxtb	r2, r3
 800031c:	4b09      	ldr	r3, [pc, #36]	; (8000344 <buffer_was_raus+0x68>)
 800031e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		if (fifo_buffer.last>=buffergroesse){
 8000322:	4b08      	ldr	r3, [pc, #32]	; (8000344 <buffer_was_raus+0x68>)
 8000324:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000328:	2b3f      	cmp	r3, #63	; 0x3f
 800032a:	d903      	bls.n	8000334 <buffer_was_raus+0x58>
			fifo_buffer.last=0;
 800032c:	4b05      	ldr	r3, [pc, #20]	; (8000344 <buffer_was_raus+0x68>)
 800032e:	2200      	movs	r2, #0
 8000330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		}
		return save_it;
 8000334:	687b      	ldr	r3, [r7, #4]
    }
}
 8000336:	4618      	mov	r0, r3
 8000338:	370c      	adds	r7, #12
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	200001ac 	.word	0x200001ac

08000348 <buffer_was_rein>:

int buffer_was_rein(uint8_t status){
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	71fb      	strb	r3, [r7, #7]
	// Eine Null ist nichts, was ich reinbuffern will.
	if (status==0 || status==13){
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d002      	beq.n	800035e <buffer_was_rein+0x16>
 8000358:	79fb      	ldrb	r3, [r7, #7]
 800035a:	2b0d      	cmp	r3, #13
 800035c:	d101      	bne.n	8000362 <buffer_was_rein+0x1a>
		return 0;
 800035e:	2300      	movs	r3, #0
 8000360:	e026      	b.n	80003b0 <buffer_was_rein+0x68>
	}
	// Wenn der nächste Speicherplatz nicht leer ist, dann wird auch nichts reingebuffert.
	else if	(fifo_buffer.data[fifo_buffer.next]){
 8000362:	4b16      	ldr	r3, [pc, #88]	; (80003bc <buffer_was_rein+0x74>)
 8000364:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000368:	461a      	mov	r2, r3
 800036a:	4b14      	ldr	r3, [pc, #80]	; (80003bc <buffer_was_rein+0x74>)
 800036c:	5c9b      	ldrb	r3, [r3, r2]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <buffer_was_rein+0x2e>
		return 0;
 8000372:	2300      	movs	r3, #0
 8000374:	e01c      	b.n	80003b0 <buffer_was_rein+0x68>
	}
	else {
		// Wir haben freien speicher und Daten, also wird was reingebuffert.

		fifo_buffer.data[fifo_buffer.next]=status;
 8000376:	4b11      	ldr	r3, [pc, #68]	; (80003bc <buffer_was_rein+0x74>)
 8000378:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800037c:	4619      	mov	r1, r3
 800037e:	4a0f      	ldr	r2, [pc, #60]	; (80003bc <buffer_was_rein+0x74>)
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	5453      	strb	r3, [r2, r1]
		fifo_buffer.next++;
 8000384:	4b0d      	ldr	r3, [pc, #52]	; (80003bc <buffer_was_rein+0x74>)
 8000386:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800038a:	3301      	adds	r3, #1
 800038c:	b2da      	uxtb	r2, r3
 800038e:	4b0b      	ldr	r3, [pc, #44]	; (80003bc <buffer_was_rein+0x74>)
 8000390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

		// Wenn fifo_buffer.next größer als der Buffer wird, machen wir mit null weiter.
		if(fifo_buffer.next>=buffergroesse){
 8000394:	4b09      	ldr	r3, [pc, #36]	; (80003bc <buffer_was_rein+0x74>)
 8000396:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800039a:	2b3f      	cmp	r3, #63	; 0x3f
 800039c:	d903      	bls.n	80003a6 <buffer_was_rein+0x5e>
			fifo_buffer.next=0;
 800039e:	4b07      	ldr	r3, [pc, #28]	; (80003bc <buffer_was_rein+0x74>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		}
		fifo_buffer.changed=1;
 80003a6:	4b05      	ldr	r3, [pc, #20]	; (80003bc <buffer_was_rein+0x74>)
 80003a8:	2201      	movs	r2, #1
 80003aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		return 1;
 80003ae:	2301      	movs	r3, #1
	}
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	370c      	adds	r7, #12
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr
 80003bc:	200001ac 	.word	0x200001ac

080003c0 <check_usb_buffer>:

void check_usb_buffer(){
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
	// Der komplette USB-Buffer in unseren Ringbuffer übertragen
	for (uint8_t z=0;z<buffergroesse;z++){
 80003c6:	2300      	movs	r3, #0
 80003c8:	71fb      	strb	r3, [r7, #7]
 80003ca:	e00d      	b.n	80003e8 <check_usb_buffer+0x28>
		buffer_was_rein(bufferdata[z]);
 80003cc:	79fb      	ldrb	r3, [r7, #7]
 80003ce:	4a0a      	ldr	r2, [pc, #40]	; (80003f8 <check_usb_buffer+0x38>)
 80003d0:	5cd3      	ldrb	r3, [r2, r3]
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	4618      	mov	r0, r3
 80003d6:	f7ff ffb7 	bl	8000348 <buffer_was_rein>
		bufferdata[z]=0;
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4a06      	ldr	r2, [pc, #24]	; (80003f8 <check_usb_buffer+0x38>)
 80003de:	2100      	movs	r1, #0
 80003e0:	54d1      	strb	r1, [r2, r3]
	for (uint8_t z=0;z<buffergroesse;z++){
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	3301      	adds	r3, #1
 80003e6:	71fb      	strb	r3, [r7, #7]
 80003e8:	79fb      	ldrb	r3, [r7, #7]
 80003ea:	2b3f      	cmp	r3, #63	; 0x3f
 80003ec:	d9ee      	bls.n	80003cc <check_usb_buffer+0xc>
	}
}
 80003ee:	bf00      	nop
 80003f0:	bf00      	nop
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000418 	.word	0x20000418

080003fc <HAL_GPIO_EXTI_Callback>:
}
void blink_red(int power){
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, power);
}
int button1_pressed;
void  HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_irgendwas) {
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	4603      	mov	r3, r0
 8000404:	80fb      	strh	r3, [r7, #6]
	button1_pressed=1;
 8000406:	4b04      	ldr	r3, [pc, #16]	; (8000418 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000408:	2201      	movs	r2, #1
 800040a:	601a      	str	r2, [r3, #0]
}
 800040c:	bf00      	nop
 800040e:	370c      	adds	r7, #12
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr
 8000418:	20000458 	.word	0x20000458

0800041c <show_lifesigns>:

void show_lifesigns(){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	static uint32_t time;
	if((HAL_GetTick()-time)>1000){
 8000420:	f000 fa0a 	bl	8000838 <HAL_GetTick>
 8000424:	4602      	mov	r2, r0
 8000426:	4b09      	ldr	r3, [pc, #36]	; (800044c <show_lifesigns+0x30>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	1ad3      	subs	r3, r2, r3
 800042c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000430:	d909      	bls.n	8000446 <show_lifesigns+0x2a>
		time=HAL_GetTick();
 8000432:	f000 fa01 	bl	8000838 <HAL_GetTick>
 8000436:	4603      	mov	r3, r0
 8000438:	4a04      	ldr	r2, [pc, #16]	; (800044c <show_lifesigns+0x30>)
 800043a:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 800043c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000440:	4803      	ldr	r0, [pc, #12]	; (8000450 <show_lifesigns+0x34>)
 8000442:	f000 fce5 	bl	8000e10 <HAL_GPIO_TogglePin>
	}
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	200001f0 	.word	0x200001f0
 8000450:	48000400 	.word	0x48000400

08000454 <answer_command>:

void answer_command(){
 8000454:	b580      	push	{r7, lr}
 8000456:	b094      	sub	sp, #80	; 0x50
 8000458:	af00      	add	r7, sp, #0
	uint8_t n;
	if (fifo_buffer.next<fifo_buffer.last){
 800045a:	4b3d      	ldr	r3, [pc, #244]	; (8000550 <answer_command+0xfc>)
 800045c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000460:	4b3b      	ldr	r3, [pc, #236]	; (8000550 <answer_command+0xfc>)
 8000462:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000466:	429a      	cmp	r2, r3
 8000468:	d20b      	bcs.n	8000482 <answer_command+0x2e>
		n = fifo_buffer.next + buffergroesse - fifo_buffer.last +1;
 800046a:	4b39      	ldr	r3, [pc, #228]	; (8000550 <answer_command+0xfc>)
 800046c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000470:	4b37      	ldr	r3, [pc, #220]	; (8000550 <answer_command+0xfc>)
 8000472:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000476:	1ad3      	subs	r3, r2, r3
 8000478:	b2db      	uxtb	r3, r3
 800047a:	3341      	adds	r3, #65	; 0x41
 800047c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000480:	e00a      	b.n	8000498 <answer_command+0x44>
	}
	else{
		n = fifo_buffer.next - fifo_buffer.last + 1;
 8000482:	4b33      	ldr	r3, [pc, #204]	; (8000550 <answer_command+0xfc>)
 8000484:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000488:	4b31      	ldr	r3, [pc, #196]	; (8000550 <answer_command+0xfc>)
 800048a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800048e:	1ad3      	subs	r3, r2, r3
 8000490:	b2db      	uxtb	r3, r3
 8000492:	3301      	adds	r3, #1
 8000494:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	}
	uint8_t answer[buffergroesse+13]={"\n\rAnswer: "};
 8000498:	4a2e      	ldr	r2, [pc, #184]	; (8000554 <answer_command+0x100>)
 800049a:	463b      	mov	r3, r7
 800049c:	ca07      	ldmia	r2, {r0, r1, r2}
 800049e:	c303      	stmia	r3!, {r0, r1}
 80004a0:	801a      	strh	r2, [r3, #0]
 80004a2:	3302      	adds	r3, #2
 80004a4:	0c12      	lsrs	r2, r2, #16
 80004a6:	701a      	strb	r2, [r3, #0]
 80004a8:	f107 030b 	add.w	r3, r7, #11
 80004ac:	2242      	movs	r2, #66	; 0x42
 80004ae:	2100      	movs	r1, #0
 80004b0:	4618      	mov	r0, r3
 80004b2:	f006 fe9d 	bl	80071f0 <memset>
	answer[n+12]= 13;
 80004b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80004ba:	330c      	adds	r3, #12
 80004bc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80004c0:	4413      	add	r3, r2
 80004c2:	220d      	movs	r2, #13
 80004c4:	f803 2c50 	strb.w	r2, [r3, #-80]
	answer[n+11]= 10;
 80004c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80004cc:	330b      	adds	r3, #11
 80004ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80004d2:	4413      	add	r3, r2
 80004d4:	220a      	movs	r2, #10
 80004d6:	f803 2c50 	strb.w	r2, [r3, #-80]

	for (uint8_t t=10;t<n+10;t++){
 80004da:	230a      	movs	r3, #10
 80004dc:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 80004e0:	e00f      	b.n	8000502 <answer_command+0xae>
		answer[t]=buffer_was_raus();
 80004e2:	f7ff fefb 	bl	80002dc <buffer_was_raus>
 80004e6:	4602      	mov	r2, r0
 80004e8:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80004ec:	b2d2      	uxtb	r2, r2
 80004ee:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80004f2:	440b      	add	r3, r1
 80004f4:	f803 2c50 	strb.w	r2, [r3, #-80]
	for (uint8_t t=10;t<n+10;t++){
 80004f8:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 80004fc:	3301      	adds	r3, #1
 80004fe:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8000502:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000506:	f103 0209 	add.w	r2, r3, #9
 800050a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800050e:	429a      	cmp	r2, r3
 8000510:	dae7      	bge.n	80004e2 <answer_command+0x8e>
	}
	if((fifo_buffer.next==fifo_buffer.last) && (fifo_buffer.changed)){
 8000512:	4b0f      	ldr	r3, [pc, #60]	; (8000550 <answer_command+0xfc>)
 8000514:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8000518:	4b0d      	ldr	r3, [pc, #52]	; (8000550 <answer_command+0xfc>)
 800051a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800051e:	429a      	cmp	r2, r3
 8000520:	d112      	bne.n	8000548 <answer_command+0xf4>
 8000522:	4b0b      	ldr	r3, [pc, #44]	; (8000550 <answer_command+0xfc>)
 8000524:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8000528:	2b00      	cmp	r3, #0
 800052a:	d00d      	beq.n	8000548 <answer_command+0xf4>
		fifo_buffer.changed=0;
 800052c:	4b08      	ldr	r3, [pc, #32]	; (8000550 <answer_command+0xfc>)
 800052e:	2200      	movs	r2, #0
 8000530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
		CDC_Transmit_FS(answer, 15+n);
 8000534:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000538:	b29b      	uxth	r3, r3
 800053a:	330f      	adds	r3, #15
 800053c:	b29a      	uxth	r2, r3
 800053e:	463b      	mov	r3, r7
 8000540:	4611      	mov	r1, r2
 8000542:	4618      	mov	r0, r3
 8000544:	f006 f884 	bl	8006650 <CDC_Transmit_FS>

	}
}
 8000548:	bf00      	nop
 800054a:	3750      	adds	r7, #80	; 0x50
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	200001ac 	.word	0x200001ac
 8000554:	08007218 	.word	0x08007218

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055c:	f000 f903 	bl	8000766 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000560:	f000 f80b 	bl	800057a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000564:	f7ff fe42 	bl	80001ec <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000568:	f005 ffa4 	bl	80064b4 <MX_USB_DEVICE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Lebenszeichen durch LED3 und ". . . . . ." über USB to serial
	  show_lifesigns();
 800056c:	f7ff ff56 	bl	800041c <show_lifesigns>

	  // USB_buffer ind Ringbuffer übertragen
	  check_usb_buffer();
 8000570:	f7ff ff26 	bl	80003c0 <check_usb_buffer>

	  // Eingegangene Befehle beantworten
	  answer_command();
 8000574:	f7ff ff6e 	bl	8000454 <answer_command>
	  show_lifesigns();
 8000578:	e7f8      	b.n	800056c <main+0x14>

0800057a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	b096      	sub	sp, #88	; 0x58
 800057e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	2244      	movs	r2, #68	; 0x44
 8000586:	2100      	movs	r1, #0
 8000588:	4618      	mov	r0, r3
 800058a:	f006 fe31 	bl	80071f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800058e:	463b      	mov	r3, r7
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800059c:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005a0:	f001 fd0a 	bl	8001fb8 <HAL_PWREx_ControlVoltageScaling>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005aa:	f000 f83c 	bl	8000626 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80005ae:	2314      	movs	r3, #20
 80005b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80005b6:	2301      	movs	r3, #1
 80005b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80005be:	2360      	movs	r3, #96	; 0x60
 80005c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c2:	2302      	movs	r3, #2
 80005c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80005c6:	2301      	movs	r3, #1
 80005c8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005ca:	2301      	movs	r3, #1
 80005cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80005ce:	2328      	movs	r3, #40	; 0x28
 80005d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d2:	2302      	movs	r3, #2
 80005d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005d6:	2302      	movs	r3, #2
 80005d8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005da:	2302      	movs	r3, #2
 80005dc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005de:	f107 0314 	add.w	r3, r7, #20
 80005e2:	4618      	mov	r0, r3
 80005e4:	f001 fd4e 	bl	8002084 <HAL_RCC_OscConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005ee:	f000 f81a 	bl	8000626 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f2:	230f      	movs	r3, #15
 80005f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f6:	2303      	movs	r3, #3
 80005f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000606:	463b      	mov	r3, r7
 8000608:	2104      	movs	r1, #4
 800060a:	4618      	mov	r0, r3
 800060c:	f002 f960 	bl	80028d0 <HAL_RCC_ClockConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000616:	f000 f806 	bl	8000626 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800061a:	f002 fe2f 	bl	800327c <HAL_RCCEx_EnableMSIPLLMode>
}
 800061e:	bf00      	nop
 8000620:	3758      	adds	r7, #88	; 0x58
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}

08000626 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000626:	b480      	push	{r7}
 8000628:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062a:	b672      	cpsid	i
}
 800062c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062e:	e7fe      	b.n	800062e <Error_Handler+0x8>

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <HAL_MspInit+0x44>)
 8000638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800063a:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <HAL_MspInit+0x44>)
 800063c:	f043 0301 	orr.w	r3, r3, #1
 8000640:	6613      	str	r3, [r2, #96]	; 0x60
 8000642:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <HAL_MspInit+0x44>)
 8000644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000646:	f003 0301 	and.w	r3, r3, #1
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <HAL_MspInit+0x44>)
 8000650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000652:	4a08      	ldr	r2, [pc, #32]	; (8000674 <HAL_MspInit+0x44>)
 8000654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000658:	6593      	str	r3, [r2, #88]	; 0x58
 800065a:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_MspInit+0x44>)
 800065c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800065e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000666:	bf00      	nop
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000

08000678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800067c:	e7fe      	b.n	800067c <NMI_Handler+0x4>

0800067e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000682:	e7fe      	b.n	8000682 <HardFault_Handler+0x4>

08000684 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000688:	e7fe      	b.n	8000688 <MemManage_Handler+0x4>

0800068a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800068e:	e7fe      	b.n	800068e <BusFault_Handler+0x4>

08000690 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000694:	e7fe      	b.n	8000694 <UsageFault_Handler+0x4>

08000696 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000696:	b480      	push	{r7}
 8000698:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800069a:	bf00      	nop
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr

080006a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr

080006b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006b2:	b480      	push	{r7}
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006b6:	bf00      	nop
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c4:	f000 f8a4 	bl	8000810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}

080006cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button1_Pin);
 80006d0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80006d4:	f000 fbb6 	bl	8000e44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}

080006dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80006e0:	4802      	ldr	r0, [pc, #8]	; (80006ec <OTG_FS_IRQHandler+0x10>)
 80006e2:	f000 fd1a 	bl	800111a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	20001930 	.word	0x20001930

080006f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <SystemInit+0x20>)
 80006f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006fa:	4a05      	ldr	r2, [pc, #20]	; (8000710 <SystemInit+0x20>)
 80006fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000700:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	e000ed00 	.word	0xe000ed00

08000714 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800074c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000718:	f7ff ffea 	bl	80006f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800071c:	480c      	ldr	r0, [pc, #48]	; (8000750 <LoopForever+0x6>)
  ldr r1, =_edata
 800071e:	490d      	ldr	r1, [pc, #52]	; (8000754 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000720:	4a0d      	ldr	r2, [pc, #52]	; (8000758 <LoopForever+0xe>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000724:	e002      	b.n	800072c <LoopCopyDataInit>

08000726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072a:	3304      	adds	r3, #4

0800072c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800072c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000730:	d3f9      	bcc.n	8000726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000732:	4a0a      	ldr	r2, [pc, #40]	; (800075c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000734:	4c0a      	ldr	r4, [pc, #40]	; (8000760 <LoopForever+0x16>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000738:	e001      	b.n	800073e <LoopFillZerobss>

0800073a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800073c:	3204      	adds	r2, #4

0800073e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000740:	d3fb      	bcc.n	800073a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000742:	f006 fd23 	bl	800718c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000746:	f7ff ff07 	bl	8000558 <main>

0800074a <LoopForever>:

LoopForever:
    b LoopForever
 800074a:	e7fe      	b.n	800074a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800074c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000754:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8000758:	080072f8 	.word	0x080072f8
  ldr r2, =_sbss
 800075c:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8000760:	20001d38 	.word	0x20001d38

08000764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000764:	e7fe      	b.n	8000764 <ADC1_2_IRQHandler>

08000766 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800076c:	2300      	movs	r3, #0
 800076e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000770:	2003      	movs	r0, #3
 8000772:	f000 f961 	bl	8000a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000776:	2000      	movs	r0, #0
 8000778:	f000 f80e 	bl	8000798 <HAL_InitTick>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d002      	beq.n	8000788 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000782:	2301      	movs	r3, #1
 8000784:	71fb      	strb	r3, [r7, #7]
 8000786:	e001      	b.n	800078c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000788:	f7ff ff52 	bl	8000630 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800078c:	79fb      	ldrb	r3, [r7, #7]
}
 800078e:	4618      	mov	r0, r3
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
	...

08000798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007a0:	2300      	movs	r3, #0
 80007a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007a4:	4b17      	ldr	r3, [pc, #92]	; (8000804 <HAL_InitTick+0x6c>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d023      	beq.n	80007f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <HAL_InitTick+0x70>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <HAL_InitTick+0x6c>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f96d 	bl	8000aa2 <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d10f      	bne.n	80007ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2b0f      	cmp	r3, #15
 80007d2:	d809      	bhi.n	80007e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d4:	2200      	movs	r2, #0
 80007d6:	6879      	ldr	r1, [r7, #4]
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	f000 f937 	bl	8000a4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007e0:	4a0a      	ldr	r2, [pc, #40]	; (800080c <HAL_InitTick+0x74>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6013      	str	r3, [r2, #0]
 80007e6:	e007      	b.n	80007f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007e8:	2301      	movs	r3, #1
 80007ea:	73fb      	strb	r3, [r7, #15]
 80007ec:	e004      	b.n	80007f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	73fb      	strb	r3, [r7, #15]
 80007f2:	e001      	b.n	80007f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007f4:	2301      	movs	r3, #1
 80007f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3710      	adds	r7, #16
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20000008 	.word	0x20000008
 8000808:	20000000 	.word	0x20000000
 800080c:	20000004 	.word	0x20000004

08000810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_IncTick+0x20>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4b06      	ldr	r3, [pc, #24]	; (8000834 <HAL_IncTick+0x24>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	4a04      	ldr	r2, [pc, #16]	; (8000834 <HAL_IncTick+0x24>)
 8000822:	6013      	str	r3, [r2, #0]
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	20000008 	.word	0x20000008
 8000834:	2000045c 	.word	0x2000045c

08000838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  return uwTick;
 800083c:	4b03      	ldr	r3, [pc, #12]	; (800084c <HAL_GetTick+0x14>)
 800083e:	681b      	ldr	r3, [r3, #0]
}
 8000840:	4618      	mov	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	2000045c 	.word	0x2000045c

08000850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000858:	f7ff ffee 	bl	8000838 <HAL_GetTick>
 800085c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000868:	d005      	beq.n	8000876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800086a:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <HAL_Delay+0x44>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	461a      	mov	r2, r3
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	4413      	add	r3, r2
 8000874:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000876:	bf00      	nop
 8000878:	f7ff ffde 	bl	8000838 <HAL_GetTick>
 800087c:	4602      	mov	r2, r0
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	429a      	cmp	r2, r3
 8000886:	d8f7      	bhi.n	8000878 <HAL_Delay+0x28>
  {
  }
}
 8000888:	bf00      	nop
 800088a:	bf00      	nop
 800088c:	3710      	adds	r7, #16
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000008 	.word	0x20000008

08000898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000898:	b480      	push	{r7}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	f003 0307 	and.w	r3, r3, #7
 80008a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ae:	68ba      	ldr	r2, [r7, #8]
 80008b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008b4:	4013      	ands	r3, r2
 80008b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ca:	4a04      	ldr	r2, [pc, #16]	; (80008dc <__NVIC_SetPriorityGrouping+0x44>)
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	60d3      	str	r3, [r2, #12]
}
 80008d0:	bf00      	nop
 80008d2:	3714      	adds	r7, #20
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008e4:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <__NVIC_GetPriorityGrouping+0x18>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	0a1b      	lsrs	r3, r3, #8
 80008ea:	f003 0307 	and.w	r3, r3, #7
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	e000ed00 	.word	0xe000ed00

080008fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	2b00      	cmp	r3, #0
 800090c:	db0b      	blt.n	8000926 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	f003 021f 	and.w	r2, r3, #31
 8000914:	4907      	ldr	r1, [pc, #28]	; (8000934 <__NVIC_EnableIRQ+0x38>)
 8000916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091a:	095b      	lsrs	r3, r3, #5
 800091c:	2001      	movs	r0, #1
 800091e:	fa00 f202 	lsl.w	r2, r0, r2
 8000922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000e100 	.word	0xe000e100

08000938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	6039      	str	r1, [r7, #0]
 8000942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000948:	2b00      	cmp	r3, #0
 800094a:	db0a      	blt.n	8000962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	b2da      	uxtb	r2, r3
 8000950:	490c      	ldr	r1, [pc, #48]	; (8000984 <__NVIC_SetPriority+0x4c>)
 8000952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000956:	0112      	lsls	r2, r2, #4
 8000958:	b2d2      	uxtb	r2, r2
 800095a:	440b      	add	r3, r1
 800095c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000960:	e00a      	b.n	8000978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	b2da      	uxtb	r2, r3
 8000966:	4908      	ldr	r1, [pc, #32]	; (8000988 <__NVIC_SetPriority+0x50>)
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	f003 030f 	and.w	r3, r3, #15
 800096e:	3b04      	subs	r3, #4
 8000970:	0112      	lsls	r2, r2, #4
 8000972:	b2d2      	uxtb	r2, r2
 8000974:	440b      	add	r3, r1
 8000976:	761a      	strb	r2, [r3, #24]
}
 8000978:	bf00      	nop
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	e000e100 	.word	0xe000e100
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800098c:	b480      	push	{r7}
 800098e:	b089      	sub	sp, #36	; 0x24
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	f003 0307 	and.w	r3, r3, #7
 800099e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009a0:	69fb      	ldr	r3, [r7, #28]
 80009a2:	f1c3 0307 	rsb	r3, r3, #7
 80009a6:	2b04      	cmp	r3, #4
 80009a8:	bf28      	it	cs
 80009aa:	2304      	movcs	r3, #4
 80009ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	3304      	adds	r3, #4
 80009b2:	2b06      	cmp	r3, #6
 80009b4:	d902      	bls.n	80009bc <NVIC_EncodePriority+0x30>
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	3b03      	subs	r3, #3
 80009ba:	e000      	b.n	80009be <NVIC_EncodePriority+0x32>
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c0:	f04f 32ff 	mov.w	r2, #4294967295
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	43da      	mvns	r2, r3
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	401a      	ands	r2, r3
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009d4:	f04f 31ff 	mov.w	r1, #4294967295
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	fa01 f303 	lsl.w	r3, r1, r3
 80009de:	43d9      	mvns	r1, r3
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e4:	4313      	orrs	r3, r2
         );
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3724      	adds	r7, #36	; 0x24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
	...

080009f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3b01      	subs	r3, #1
 8000a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a04:	d301      	bcc.n	8000a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a06:	2301      	movs	r3, #1
 8000a08:	e00f      	b.n	8000a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a0a:	4a0a      	ldr	r2, [pc, #40]	; (8000a34 <SysTick_Config+0x40>)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a12:	210f      	movs	r1, #15
 8000a14:	f04f 30ff 	mov.w	r0, #4294967295
 8000a18:	f7ff ff8e 	bl	8000938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a1c:	4b05      	ldr	r3, [pc, #20]	; (8000a34 <SysTick_Config+0x40>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a22:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SysTick_Config+0x40>)
 8000a24:	2207      	movs	r2, #7
 8000a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a28:	2300      	movs	r3, #0
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	e000e010 	.word	0xe000e010

08000a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a40:	6878      	ldr	r0, [r7, #4]
 8000a42:	f7ff ff29 	bl	8000898 <__NVIC_SetPriorityGrouping>
}
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	b086      	sub	sp, #24
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	4603      	mov	r3, r0
 8000a56:	60b9      	str	r1, [r7, #8]
 8000a58:	607a      	str	r2, [r7, #4]
 8000a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a60:	f7ff ff3e 	bl	80008e0 <__NVIC_GetPriorityGrouping>
 8000a64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	68b9      	ldr	r1, [r7, #8]
 8000a6a:	6978      	ldr	r0, [r7, #20]
 8000a6c:	f7ff ff8e 	bl	800098c <NVIC_EncodePriority>
 8000a70:	4602      	mov	r2, r0
 8000a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a76:	4611      	mov	r1, r2
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f7ff ff5d 	bl	8000938 <__NVIC_SetPriority>
}
 8000a7e:	bf00      	nop
 8000a80:	3718      	adds	r7, #24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}

08000a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	b082      	sub	sp, #8
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff ff31 	bl	80008fc <__NVIC_EnableIRQ>
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aaa:	6878      	ldr	r0, [r7, #4]
 8000aac:	f7ff ffa2 	bl	80009f4 <SysTick_Config>
 8000ab0:	4603      	mov	r3, r0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b087      	sub	sp, #28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aca:	e166      	b.n	8000d9a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad8:	4013      	ands	r3, r2
 8000ada:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f000 8158 	beq.w	8000d94 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f003 0303 	and.w	r3, r3, #3
 8000aec:	2b01      	cmp	r3, #1
 8000aee:	d005      	beq.n	8000afc <HAL_GPIO_Init+0x40>
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	f003 0303 	and.w	r3, r3, #3
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d130      	bne.n	8000b5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	2203      	movs	r2, #3
 8000b08:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	4013      	ands	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	68da      	ldr	r2, [r3, #12]
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	693a      	ldr	r2, [r7, #16]
 8000b22:	4313      	orrs	r3, r2
 8000b24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b32:	2201      	movs	r2, #1
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	091b      	lsrs	r3, r3, #4
 8000b48:	f003 0201 	and.w	r2, r3, #1
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f003 0303 	and.w	r3, r3, #3
 8000b66:	2b03      	cmp	r3, #3
 8000b68:	d017      	beq.n	8000b9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	2203      	movs	r2, #3
 8000b76:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7a:	43db      	mvns	r3, r3
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	4013      	ands	r3, r2
 8000b80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	689a      	ldr	r2, [r3, #8]
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	f003 0303 	and.w	r3, r3, #3
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d123      	bne.n	8000bee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	08da      	lsrs	r2, r3, #3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	3208      	adds	r2, #8
 8000bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	220f      	movs	r2, #15
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	43db      	mvns	r3, r3
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	691a      	ldr	r2, [r3, #16]
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	f003 0307 	and.w	r3, r3, #7
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	08da      	lsrs	r2, r3, #3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3208      	adds	r2, #8
 8000be8:	6939      	ldr	r1, [r7, #16]
 8000bea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f003 0203 	and.w	r2, r3, #3
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f000 80b2 	beq.w	8000d94 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c30:	4b61      	ldr	r3, [pc, #388]	; (8000db8 <HAL_GPIO_Init+0x2fc>)
 8000c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c34:	4a60      	ldr	r2, [pc, #384]	; (8000db8 <HAL_GPIO_Init+0x2fc>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	6613      	str	r3, [r2, #96]	; 0x60
 8000c3c:	4b5e      	ldr	r3, [pc, #376]	; (8000db8 <HAL_GPIO_Init+0x2fc>)
 8000c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c40:	f003 0301 	and.w	r3, r3, #1
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c48:	4a5c      	ldr	r2, [pc, #368]	; (8000dbc <HAL_GPIO_Init+0x300>)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	f003 0303 	and.w	r3, r3, #3
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	220f      	movs	r2, #15
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c72:	d02b      	beq.n	8000ccc <HAL_GPIO_Init+0x210>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a52      	ldr	r2, [pc, #328]	; (8000dc0 <HAL_GPIO_Init+0x304>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d025      	beq.n	8000cc8 <HAL_GPIO_Init+0x20c>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a51      	ldr	r2, [pc, #324]	; (8000dc4 <HAL_GPIO_Init+0x308>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d01f      	beq.n	8000cc4 <HAL_GPIO_Init+0x208>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a50      	ldr	r2, [pc, #320]	; (8000dc8 <HAL_GPIO_Init+0x30c>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d019      	beq.n	8000cc0 <HAL_GPIO_Init+0x204>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a4f      	ldr	r2, [pc, #316]	; (8000dcc <HAL_GPIO_Init+0x310>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d013      	beq.n	8000cbc <HAL_GPIO_Init+0x200>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a4e      	ldr	r2, [pc, #312]	; (8000dd0 <HAL_GPIO_Init+0x314>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d00d      	beq.n	8000cb8 <HAL_GPIO_Init+0x1fc>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a4d      	ldr	r2, [pc, #308]	; (8000dd4 <HAL_GPIO_Init+0x318>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d007      	beq.n	8000cb4 <HAL_GPIO_Init+0x1f8>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a4c      	ldr	r2, [pc, #304]	; (8000dd8 <HAL_GPIO_Init+0x31c>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d101      	bne.n	8000cb0 <HAL_GPIO_Init+0x1f4>
 8000cac:	2307      	movs	r3, #7
 8000cae:	e00e      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cb0:	2308      	movs	r3, #8
 8000cb2:	e00c      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cb4:	2306      	movs	r3, #6
 8000cb6:	e00a      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cb8:	2305      	movs	r3, #5
 8000cba:	e008      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	e006      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	e004      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	e002      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e000      	b.n	8000cce <HAL_GPIO_Init+0x212>
 8000ccc:	2300      	movs	r3, #0
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	f002 0203 	and.w	r2, r2, #3
 8000cd4:	0092      	lsls	r2, r2, #2
 8000cd6:	4093      	lsls	r3, r2
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cde:	4937      	ldr	r1, [pc, #220]	; (8000dbc <HAL_GPIO_Init+0x300>)
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	089b      	lsrs	r3, r3, #2
 8000ce4:	3302      	adds	r3, #2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cec:	4b3b      	ldr	r3, [pc, #236]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d003      	beq.n	8000d10 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d10:	4a32      	ldr	r2, [pc, #200]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d16:	4b31      	ldr	r3, [pc, #196]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d18:	68db      	ldr	r3, [r3, #12]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	43db      	mvns	r3, r3
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	4013      	ands	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d003      	beq.n	8000d3a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	4313      	orrs	r3, r2
 8000d38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d3a:	4a28      	ldr	r2, [pc, #160]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d40:	4b26      	ldr	r3, [pc, #152]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d003      	beq.n	8000d64 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d64:	4a1d      	ldr	r2, [pc, #116]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d6a:	4b1c      	ldr	r3, [pc, #112]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	43db      	mvns	r3, r3
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d8e:	4a13      	ldr	r2, [pc, #76]	; (8000ddc <HAL_GPIO_Init+0x320>)
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	3301      	adds	r3, #1
 8000d98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	fa22 f303 	lsr.w	r3, r2, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f47f ae91 	bne.w	8000acc <HAL_GPIO_Init+0x10>
  }
}
 8000daa:	bf00      	nop
 8000dac:	bf00      	nop
 8000dae:	371c      	adds	r7, #28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010000 	.word	0x40010000
 8000dc0:	48000400 	.word	0x48000400
 8000dc4:	48000800 	.word	0x48000800
 8000dc8:	48000c00 	.word	0x48000c00
 8000dcc:	48001000 	.word	0x48001000
 8000dd0:	48001400 	.word	0x48001400
 8000dd4:	48001800 	.word	0x48001800
 8000dd8:	48001c00 	.word	0x48001c00
 8000ddc:	40010400 	.word	0x40010400

08000de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	460b      	mov	r3, r1
 8000dea:	807b      	strh	r3, [r7, #2]
 8000dec:	4613      	mov	r3, r2
 8000dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000df0:	787b      	ldrb	r3, [r7, #1]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d003      	beq.n	8000dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000df6:	887a      	ldrh	r2, [r7, #2]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dfc:	e002      	b.n	8000e04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dfe:	887a      	ldrh	r2, [r7, #2]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	695b      	ldr	r3, [r3, #20]
 8000e20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e22:	887a      	ldrh	r2, [r7, #2]
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4013      	ands	r3, r2
 8000e28:	041a      	lsls	r2, r3, #16
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	43d9      	mvns	r1, r3
 8000e2e:	887b      	ldrh	r3, [r7, #2]
 8000e30:	400b      	ands	r3, r1
 8000e32:	431a      	orrs	r2, r3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	619a      	str	r2, [r3, #24]
}
 8000e38:	bf00      	nop
 8000e3a:	3714      	adds	r7, #20
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e50:	695a      	ldr	r2, [r3, #20]
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e5a:	4a05      	ldr	r2, [pc, #20]	; (8000e70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff faca 	bl	80003fc <HAL_GPIO_EXTI_Callback>
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40010400 	.word	0x40010400

08000e74 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e76:	b08f      	sub	sp, #60	; 0x3c
 8000e78:	af0a      	add	r7, sp, #40	; 0x28
 8000e7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e116      	b.n	80010b4 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d106      	bne.n	8000ea6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f005 fd2f 	bl	8006904 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d102      	bne.n	8000ec0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f002 fc90 	bl	80037ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	603b      	str	r3, [r7, #0]
 8000ed0:	687e      	ldr	r6, [r7, #4]
 8000ed2:	466d      	mov	r5, sp
 8000ed4:	f106 0410 	add.w	r4, r6, #16
 8000ed8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000edc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ede:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ee0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000ee4:	e885 0003 	stmia.w	r5, {r0, r1}
 8000ee8:	1d33      	adds	r3, r6, #4
 8000eea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eec:	6838      	ldr	r0, [r7, #0]
 8000eee:	f002 fba3 	bl	8003638 <USB_CoreInit>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d005      	beq.n	8000f04 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2202      	movs	r2, #2
 8000efc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8000f00:	2301      	movs	r3, #1
 8000f02:	e0d7      	b.n	80010b4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f002 fc7e 	bl	800380c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f10:	2300      	movs	r3, #0
 8000f12:	73fb      	strb	r3, [r7, #15]
 8000f14:	e04a      	b.n	8000fac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000f16:	7bfa      	ldrb	r2, [r7, #15]
 8000f18:	6879      	ldr	r1, [r7, #4]
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	00db      	lsls	r3, r3, #3
 8000f1e:	1a9b      	subs	r3, r3, r2
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	440b      	add	r3, r1
 8000f24:	333d      	adds	r3, #61	; 0x3d
 8000f26:	2201      	movs	r2, #1
 8000f28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000f2a:	7bfa      	ldrb	r2, [r7, #15]
 8000f2c:	6879      	ldr	r1, [r7, #4]
 8000f2e:	4613      	mov	r3, r2
 8000f30:	00db      	lsls	r3, r3, #3
 8000f32:	1a9b      	subs	r3, r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	440b      	add	r3, r1
 8000f38:	333c      	adds	r3, #60	; 0x3c
 8000f3a:	7bfa      	ldrb	r2, [r7, #15]
 8000f3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000f3e:	7bfa      	ldrb	r2, [r7, #15]
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	b298      	uxth	r0, r3
 8000f44:	6879      	ldr	r1, [r7, #4]
 8000f46:	4613      	mov	r3, r2
 8000f48:	00db      	lsls	r3, r3, #3
 8000f4a:	1a9b      	subs	r3, r3, r2
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	3342      	adds	r3, #66	; 0x42
 8000f52:	4602      	mov	r2, r0
 8000f54:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000f56:	7bfa      	ldrb	r2, [r7, #15]
 8000f58:	6879      	ldr	r1, [r7, #4]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	00db      	lsls	r3, r3, #3
 8000f5e:	1a9b      	subs	r3, r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	440b      	add	r3, r1
 8000f64:	333f      	adds	r3, #63	; 0x3f
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000f6a:	7bfa      	ldrb	r2, [r7, #15]
 8000f6c:	6879      	ldr	r1, [r7, #4]
 8000f6e:	4613      	mov	r3, r2
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	1a9b      	subs	r3, r3, r2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	440b      	add	r3, r1
 8000f78:	3344      	adds	r3, #68	; 0x44
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000f7e:	7bfa      	ldrb	r2, [r7, #15]
 8000f80:	6879      	ldr	r1, [r7, #4]
 8000f82:	4613      	mov	r3, r2
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	3348      	adds	r3, #72	; 0x48
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000f92:	7bfa      	ldrb	r2, [r7, #15]
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	4613      	mov	r3, r2
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	1a9b      	subs	r3, r3, r2
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	3350      	adds	r3, #80	; 0x50
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	7bfa      	ldrb	r2, [r7, #15]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d3af      	bcc.n	8000f16 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e044      	b.n	8001046 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000fbc:	7bfa      	ldrb	r2, [r7, #15]
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4613      	mov	r3, r2
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	1a9b      	subs	r3, r3, r2
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	440b      	add	r3, r1
 8000fca:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000fd2:	7bfa      	ldrb	r2, [r7, #15]
 8000fd4:	6879      	ldr	r1, [r7, #4]
 8000fd6:	4613      	mov	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	1a9b      	subs	r3, r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	440b      	add	r3, r1
 8000fe0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8000fe4:	7bfa      	ldrb	r2, [r7, #15]
 8000fe6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000fe8:	7bfa      	ldrb	r2, [r7, #15]
 8000fea:	6879      	ldr	r1, [r7, #4]
 8000fec:	4613      	mov	r3, r2
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	1a9b      	subs	r3, r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000ffe:	7bfa      	ldrb	r2, [r7, #15]
 8001000:	6879      	ldr	r1, [r7, #4]
 8001002:	4613      	mov	r3, r2
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	1a9b      	subs	r3, r3, r2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	440b      	add	r3, r1
 800100c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001014:	7bfa      	ldrb	r2, [r7, #15]
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	4613      	mov	r3, r2
 800101a:	00db      	lsls	r3, r3, #3
 800101c:	1a9b      	subs	r3, r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800102a:	7bfa      	ldrb	r2, [r7, #15]
 800102c:	6879      	ldr	r1, [r7, #4]
 800102e:	4613      	mov	r3, r2
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	1a9b      	subs	r3, r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	440b      	add	r3, r1
 8001038:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	3301      	adds	r3, #1
 8001044:	73fb      	strb	r3, [r7, #15]
 8001046:	7bfa      	ldrb	r2, [r7, #15]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	429a      	cmp	r2, r3
 800104e:	d3b5      	bcc.n	8000fbc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	603b      	str	r3, [r7, #0]
 8001056:	687e      	ldr	r6, [r7, #4]
 8001058:	466d      	mov	r5, sp
 800105a:	f106 0410 	add.w	r4, r6, #16
 800105e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001060:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001062:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001064:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001066:	e894 0003 	ldmia.w	r4, {r0, r1}
 800106a:	e885 0003 	stmia.w	r5, {r0, r1}
 800106e:	1d33      	adds	r3, r6, #4
 8001070:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001072:	6838      	ldr	r0, [r7, #0]
 8001074:	f002 fc16 	bl	80038a4 <USB_DevInit>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d005      	beq.n	800108a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2202      	movs	r2, #2
 8001082:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e014      	b.n	80010b4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d102      	bne.n	80010a8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 ff56 	bl	8001f54 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f003 fbe8 	bl	8004882 <USB_DevDisconnect>

  return HAL_OK;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080010bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <HAL_PCD_Start+0x1c>
 80010d4:	2302      	movs	r3, #2
 80010d6:	e01c      	b.n	8001112 <HAL_PCD_Start+0x56>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2201      	movs	r2, #1
 80010dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d105      	bne.n	80010f4 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 fb65 	bl	80037c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f003 fb9c 	bl	8004840 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800111a:	b590      	push	{r4, r7, lr}
 800111c:	b08d      	sub	sp, #52	; 0x34
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001128:	6a3b      	ldr	r3, [r7, #32]
 800112a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f003 fc5a 	bl	80049ea <USB_GetMode>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	f040 8384 	bne.w	8001846 <HAL_PCD_IRQHandler+0x72c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f003 fbbe 	bl	80048c4 <USB_ReadInterrupts>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	f000 837a 	beq.w	8001844 <HAL_PCD_IRQHandler+0x72a>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4618      	mov	r0, r3
 8001156:	f003 fbb5 	bl	80048c4 <USB_ReadInterrupts>
 800115a:	4603      	mov	r3, r0
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b02      	cmp	r3, #2
 8001162:	d107      	bne.n	8001174 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	695a      	ldr	r2, [r3, #20]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f002 0202 	and.w	r2, r2, #2
 8001172:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4618      	mov	r0, r3
 800117a:	f003 fba3 	bl	80048c4 <USB_ReadInterrupts>
 800117e:	4603      	mov	r3, r0
 8001180:	f003 0310 	and.w	r3, r3, #16
 8001184:	2b10      	cmp	r3, #16
 8001186:	d161      	bne.n	800124c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	699a      	ldr	r2, [r3, #24]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0210 	bic.w	r2, r2, #16
 8001196:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001198:	6a3b      	ldr	r3, [r7, #32]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	f003 020f 	and.w	r2, r3, #15
 80011a4:	4613      	mov	r3, r2
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	1a9b      	subs	r3, r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	3304      	adds	r3, #4
 80011b6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	0c5b      	lsrs	r3, r3, #17
 80011bc:	f003 030f 	and.w	r3, r3, #15
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d124      	bne.n	800120e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d035      	beq.n	800123c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	091b      	lsrs	r3, r3, #4
 80011d8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80011da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011de:	b29b      	uxth	r3, r3
 80011e0:	461a      	mov	r2, r3
 80011e2:	6a38      	ldr	r0, [r7, #32]
 80011e4:	f003 f9da 	bl	800459c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68da      	ldr	r2, [r3, #12]
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011f4:	441a      	add	r2, r3
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	699a      	ldr	r2, [r3, #24]
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001206:	441a      	add	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	619a      	str	r2, [r3, #24]
 800120c:	e016      	b.n	800123c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	0c5b      	lsrs	r3, r3, #17
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	2b06      	cmp	r3, #6
 8001218:	d110      	bne.n	800123c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001220:	2208      	movs	r2, #8
 8001222:	4619      	mov	r1, r3
 8001224:	6a38      	ldr	r0, [r7, #32]
 8001226:	f003 f9b9 	bl	800459c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	699a      	ldr	r2, [r3, #24]
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	091b      	lsrs	r3, r3, #4
 8001232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001236:	441a      	add	r2, r3
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	619a      	str	r2, [r3, #24]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	699a      	ldr	r2, [r3, #24]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f042 0210 	orr.w	r2, r2, #16
 800124a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f003 fb37 	bl	80048c4 <USB_ReadInterrupts>
 8001256:	4603      	mov	r3, r0
 8001258:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800125c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001260:	d16e      	bne.n	8001340 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001262:	2300      	movs	r3, #0
 8001264:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f003 fb3d 	bl	80048ea <USB_ReadDevAllOutEpInterrupt>
 8001270:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001272:	e062      	b.n	800133a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	2b00      	cmp	r3, #0
 800127c:	d057      	beq.n	800132e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001284:	b2d2      	uxtb	r2, r2
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f003 fb62 	bl	8004952 <USB_ReadDevOutEPInterrupt>
 800128e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d00c      	beq.n	80012b4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800129a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800129c:	015a      	lsls	r2, r3, #5
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	4413      	add	r3, r2
 80012a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80012a6:	461a      	mov	r2, r3
 80012a8:	2301      	movs	r3, #1
 80012aa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80012ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f000 fd76 	bl	8001da0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00c      	beq.n	80012d8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	015a      	lsls	r2, r3, #5
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	4413      	add	r3, r2
 80012c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80012ca:	461a      	mov	r2, r3
 80012cc:	2308      	movs	r3, #8
 80012ce:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80012d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 fdb2 	bl	8001e3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d008      	beq.n	80012f4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80012e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e4:	015a      	lsls	r2, r3, #5
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	4413      	add	r3, r2
 80012ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80012ee:	461a      	mov	r2, r3
 80012f0:	2310      	movs	r3, #16
 80012f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	f003 0320 	and.w	r3, r3, #32
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d008      	beq.n	8001310 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80012fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001300:	015a      	lsls	r2, r3, #5
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	4413      	add	r3, r2
 8001306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800130a:	461a      	mov	r2, r3
 800130c:	2320      	movs	r3, #32
 800130e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d009      	beq.n	800132e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131c:	015a      	lsls	r2, r3, #5
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	4413      	add	r3, r2
 8001322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001326:	461a      	mov	r2, r3
 8001328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800132c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001330:	3301      	adds	r3, #1
 8001332:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001336:	085b      	lsrs	r3, r3, #1
 8001338:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800133a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800133c:	2b00      	cmp	r3, #0
 800133e:	d199      	bne.n	8001274 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fabd 	bl	80048c4 <USB_ReadInterrupts>
 800134a:	4603      	mov	r3, r0
 800134c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001350:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001354:	f040 808c 	bne.w	8001470 <HAL_PCD_IRQHandler+0x356>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4618      	mov	r0, r3
 800135e:	f003 fade 	bl	800491e <USB_ReadDevAllInEpInterrupt>
 8001362:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001368:	e07e      	b.n	8001468 <HAL_PCD_IRQHandler+0x34e>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800136a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800136c:	f003 0301 	and.w	r3, r3, #1
 8001370:	2b00      	cmp	r3, #0
 8001372:	d073      	beq.n	800145c <HAL_PCD_IRQHandler+0x342>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800137a:	b2d2      	uxtb	r2, r2
 800137c:	4611      	mov	r1, r2
 800137e:	4618      	mov	r0, r3
 8001380:	f003 fb05 	bl	800498e <USB_ReadDevInEPInterrupt>
 8001384:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d020      	beq.n	80013d2 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001392:	f003 030f 	and.w	r3, r3, #15
 8001396:	2201      	movs	r2, #1
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80013a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	69f9      	ldr	r1, [r7, #28]
 80013ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80013b0:	4013      	ands	r3, r2
 80013b2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80013b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b6:	015a      	lsls	r2, r3, #5
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	4413      	add	r3, r2
 80013bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80013c0:	461a      	mov	r2, r3
 80013c2:	2301      	movs	r3, #1
 80013c4:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	4619      	mov	r1, r3
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f005 fb58 	bl	8006a82 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d008      	beq.n	80013ee <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80013dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013de:	015a      	lsls	r2, r3, #5
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	4413      	add	r3, r2
 80013e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80013e8:	461a      	mov	r2, r3
 80013ea:	2308      	movs	r3, #8
 80013ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	f003 0310 	and.w	r3, r3, #16
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d008      	beq.n	800140a <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fa:	015a      	lsls	r2, r3, #5
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	4413      	add	r3, r2
 8001400:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001404:	461a      	mov	r2, r3
 8001406:	2310      	movs	r3, #16
 8001408:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001410:	2b00      	cmp	r3, #0
 8001412:	d008      	beq.n	8001426 <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001416:	015a      	lsls	r2, r3, #5
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	4413      	add	r3, r2
 800141c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001420:	461a      	mov	r2, r3
 8001422:	2340      	movs	r3, #64	; 0x40
 8001424:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d00c      	beq.n	800144a <HAL_PCD_IRQHandler+0x330>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001430:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001432:	6a38      	ldr	r0, [r7, #32]
 8001434:	f002 fb82 	bl	8003b3c <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143a:	015a      	lsls	r2, r3, #5
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	4413      	add	r3, r2
 8001440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001444:	461a      	mov	r2, r3
 8001446:	2302      	movs	r3, #2
 8001448:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <HAL_PCD_IRQHandler+0x342>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001454:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001456:	6878      	ldr	r0, [r7, #4]
 8001458:	f000 fc1a 	bl	8001c90 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145e:	3301      	adds	r3, #1
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001464:	085b      	lsrs	r3, r3, #1
 8001466:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800146a:	2b00      	cmp	r3, #0
 800146c:	f47f af7d 	bne.w	800136a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f003 fa25 	bl	80048c4 <USB_ReadInterrupts>
 800147a:	4603      	mov	r3, r0
 800147c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001480:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001484:	d122      	bne.n	80014cc <HAL_PCD_IRQHandler+0x3b2>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001494:	f023 0301 	bic.w	r3, r3, #1
 8001498:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d108      	bne.n	80014b6 <HAL_PCD_IRQHandler+0x39c>
      {
        hpcd->LPM_State = LPM_L0;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80014ac:	2100      	movs	r1, #0
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f005 fe00 	bl	80070b4 <HAL_PCDEx_LPM_Callback>
 80014b4:	e002      	b.n	80014bc <HAL_PCD_IRQHandler+0x3a2>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f005 fb50 	bl	8006b5c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	695a      	ldr	r2, [r3, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80014ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f003 f9f7 	bl	80048c4 <USB_ReadInterrupts>
 80014d6:	4603      	mov	r3, r0
 80014d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014e0:	d112      	bne.n	8001508 <HAL_PCD_IRQHandler+0x3ee>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d102      	bne.n	80014f8 <HAL_PCD_IRQHandler+0x3de>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f005 fb0c 	bl	8006b10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	695a      	ldr	r2, [r3, #20]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001506:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f003 f9d9 	bl	80048c4 <USB_ReadInterrupts>
 8001512:	4603      	mov	r3, r0
 8001514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001518:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800151c:	d121      	bne.n	8001562 <HAL_PCD_IRQHandler+0x448>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	695a      	ldr	r2, [r3, #20]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800152c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001534:	2b00      	cmp	r3, #0
 8001536:	d111      	bne.n	800155c <HAL_PCD_IRQHandler+0x442>
      {
        hpcd->LPM_State = LPM_L1;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2201      	movs	r2, #1
 800153c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	f003 020f 	and.w	r2, r3, #15
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001552:	2101      	movs	r1, #1
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f005 fdad 	bl	80070b4 <HAL_PCDEx_LPM_Callback>
 800155a:	e002      	b.n	8001562 <HAL_PCD_IRQHandler+0x448>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f005 fad7 	bl	8006b10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f003 f9ac 	bl	80048c4 <USB_ReadInterrupts>
 800156c:	4603      	mov	r3, r0
 800156e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001572:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001576:	f040 80b5 	bne.w	80016e4 <HAL_PCD_IRQHandler+0x5ca>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	69fa      	ldr	r2, [r7, #28]
 8001584:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001588:	f023 0301 	bic.w	r3, r3, #1
 800158c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2110      	movs	r1, #16
 8001594:	4618      	mov	r0, r3
 8001596:	f002 fad1 	bl	8003b3c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800159a:	2300      	movs	r3, #0
 800159c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800159e:	e046      	b.n	800162e <HAL_PCD_IRQHandler+0x514>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80015a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015a2:	015a      	lsls	r2, r3, #5
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	4413      	add	r3, r2
 80015a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80015ac:	461a      	mov	r2, r3
 80015ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80015b2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80015b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015b6:	015a      	lsls	r2, r3, #5
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	4413      	add	r3, r2
 80015bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015c4:	0151      	lsls	r1, r2, #5
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	440a      	add	r2, r1
 80015ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80015ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80015d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80015d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015d6:	015a      	lsls	r2, r3, #5
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	4413      	add	r3, r2
 80015dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015e0:	461a      	mov	r2, r3
 80015e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80015e6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80015e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ea:	015a      	lsls	r2, r3, #5
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	4413      	add	r3, r2
 80015f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f8:	0151      	lsls	r1, r2, #5
 80015fa:	69fa      	ldr	r2, [r7, #28]
 80015fc:	440a      	add	r2, r1
 80015fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001602:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001606:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800160a:	015a      	lsls	r2, r3, #5
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	4413      	add	r3, r2
 8001610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001618:	0151      	lsls	r1, r2, #5
 800161a:	69fa      	ldr	r2, [r7, #28]
 800161c:	440a      	add	r2, r1
 800161e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001622:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001626:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800162a:	3301      	adds	r3, #1
 800162c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001634:	429a      	cmp	r2, r3
 8001636:	d3b3      	bcc.n	80015a0 <HAL_PCD_IRQHandler+0x486>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	69fa      	ldr	r2, [r7, #28]
 8001642:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001646:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800164a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001650:	2b00      	cmp	r3, #0
 8001652:	d016      	beq.n	8001682 <HAL_PCD_IRQHandler+0x568>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800165a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001664:	f043 030b 	orr.w	r3, r3, #11
 8001668:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001674:	69fa      	ldr	r2, [r7, #28]
 8001676:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800167a:	f043 030b 	orr.w	r3, r3, #11
 800167e:	6453      	str	r3, [r2, #68]	; 0x44
 8001680:	e015      	b.n	80016ae <HAL_PCD_IRQHandler+0x594>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001690:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001694:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001698:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016a0:	691b      	ldr	r3, [r3, #16]
 80016a2:	69fa      	ldr	r2, [r7, #28]
 80016a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80016a8:	f043 030b 	orr.w	r3, r3, #11
 80016ac:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	69fa      	ldr	r2, [r7, #28]
 80016b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80016bc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80016c0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80016cc:	4619      	mov	r1, r3
 80016ce:	4610      	mov	r0, r2
 80016d0:	f003 f9bc 	bl	8004a4c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	695a      	ldr	r2, [r3, #20]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80016e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f003 f8eb 	bl	80048c4 <USB_ReadInterrupts>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016f8:	d124      	bne.n	8001744 <HAL_PCD_IRQHandler+0x62a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f003 f981 	bl	8004a06 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f002 fa90 	bl	8003c2e <USB_GetDevSpeed>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681c      	ldr	r4, [r3, #0]
 800171a:	f001 fa47 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 800171e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001724:	b2db      	uxtb	r3, r3
 8001726:	461a      	mov	r2, r3
 8001728:	4620      	mov	r0, r4
 800172a:	f001 ffb1 	bl	8003690 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f005 f9cf 	bl	8006ad2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	695a      	ldr	r2, [r3, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001742:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f003 f8bb 	bl	80048c4 <USB_ReadInterrupts>
 800174e:	4603      	mov	r3, r0
 8001750:	f003 0308 	and.w	r3, r3, #8
 8001754:	2b08      	cmp	r3, #8
 8001756:	d10a      	bne.n	800176e <HAL_PCD_IRQHandler+0x654>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f005 f9ac 	bl	8006ab6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	695a      	ldr	r2, [r3, #20]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f002 0208 	and.w	r2, r2, #8
 800176c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f003 f8a6 	bl	80048c4 <USB_ReadInterrupts>
 8001778:	4603      	mov	r3, r0
 800177a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800177e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001782:	d10f      	bne.n	80017a4 <HAL_PCD_IRQHandler+0x68a>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178a:	b2db      	uxtb	r3, r3
 800178c:	4619      	mov	r1, r3
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f005 fa1e 	bl	8006bd0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695a      	ldr	r2, [r3, #20]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80017a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f003 f88b 	bl	80048c4 <USB_ReadInterrupts>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80017b8:	d10f      	bne.n	80017da <HAL_PCD_IRQHandler+0x6c0>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80017be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4619      	mov	r1, r3
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f005 f9f1 	bl	8006bac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	695a      	ldr	r2, [r3, #20]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80017d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f003 f870 	bl	80048c4 <USB_ReadInterrupts>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80017ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017ee:	d10a      	bne.n	8001806 <HAL_PCD_IRQHandler+0x6ec>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f005 f9ff 	bl	8006bf4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	695a      	ldr	r2, [r3, #20]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001804:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f003 f85a 	bl	80048c4 <USB_ReadInterrupts>
 8001810:	4603      	mov	r3, r0
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b04      	cmp	r3, #4
 8001818:	d115      	bne.n	8001846 <HAL_PCD_IRQHandler+0x72c>
    {
      temp = hpcd->Instance->GOTGINT;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	2b00      	cmp	r3, #0
 800182a:	d002      	beq.n	8001832 <HAL_PCD_IRQHandler+0x718>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f005 f9ef 	bl	8006c10 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	6859      	ldr	r1, [r3, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	430a      	orrs	r2, r1
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	e000      	b.n	8001846 <HAL_PCD_IRQHandler+0x72c>
      return;
 8001844:	bf00      	nop
    }
  }
}
 8001846:	3734      	adds	r7, #52	; 0x34
 8001848:	46bd      	mov	sp, r7
 800184a:	bd90      	pop	{r4, r7, pc}

0800184c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	460b      	mov	r3, r1
 8001856:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800185e:	2b01      	cmp	r3, #1
 8001860:	d101      	bne.n	8001866 <HAL_PCD_SetAddress+0x1a>
 8001862:	2302      	movs	r3, #2
 8001864:	e013      	b.n	800188e <HAL_PCD_SetAddress+0x42>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	78fa      	ldrb	r2, [r7, #3]
 8001872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f002 ffb8 	bl	80047f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	4608      	mov	r0, r1
 80018a0:	4611      	mov	r1, r2
 80018a2:	461a      	mov	r2, r3
 80018a4:	4603      	mov	r3, r0
 80018a6:	70fb      	strb	r3, [r7, #3]
 80018a8:	460b      	mov	r3, r1
 80018aa:	803b      	strh	r3, [r7, #0]
 80018ac:	4613      	mov	r3, r2
 80018ae:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80018b0:	2300      	movs	r3, #0
 80018b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80018b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	da0f      	bge.n	80018dc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018bc:	78fb      	ldrb	r3, [r7, #3]
 80018be:	f003 020f 	and.w	r2, r3, #15
 80018c2:	4613      	mov	r3, r2
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	1a9b      	subs	r3, r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	3338      	adds	r3, #56	; 0x38
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	3304      	adds	r3, #4
 80018d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2201      	movs	r2, #1
 80018d8:	705a      	strb	r2, [r3, #1]
 80018da:	e00f      	b.n	80018fc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018dc:	78fb      	ldrb	r3, [r7, #3]
 80018de:	f003 020f 	and.w	r2, r3, #15
 80018e2:	4613      	mov	r3, r2
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	1a9b      	subs	r3, r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	3304      	adds	r3, #4
 80018f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	2200      	movs	r2, #0
 80018fa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80018fc:	78fb      	ldrb	r3, [r7, #3]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	b2da      	uxtb	r2, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001908:	883a      	ldrh	r2, [r7, #0]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	78ba      	ldrb	r2, [r7, #2]
 8001912:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	785b      	ldrb	r3, [r3, #1]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d004      	beq.n	8001926 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b29a      	uxth	r2, r3
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001926:	78bb      	ldrb	r3, [r7, #2]
 8001928:	2b02      	cmp	r3, #2
 800192a:	d102      	bne.n	8001932 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2200      	movs	r2, #0
 8001930:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_PCD_EP_Open+0xaa>
 800193c:	2302      	movs	r3, #2
 800193e:	e00e      	b.n	800195e <HAL_PCD_EP_Open+0xc8>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	68f9      	ldr	r1, [r7, #12]
 800194e:	4618      	mov	r0, r3
 8001950:	f002 f98c 	bl	8003c6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2200      	movs	r2, #0
 8001958:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800195c:	7afb      	ldrb	r3, [r7, #11]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b084      	sub	sp, #16
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	460b      	mov	r3, r1
 8001970:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001972:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001976:	2b00      	cmp	r3, #0
 8001978:	da0f      	bge.n	800199a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800197a:	78fb      	ldrb	r3, [r7, #3]
 800197c:	f003 020f 	and.w	r2, r3, #15
 8001980:	4613      	mov	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	3338      	adds	r3, #56	; 0x38
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	3304      	adds	r3, #4
 8001990:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2201      	movs	r2, #1
 8001996:	705a      	strb	r2, [r3, #1]
 8001998:	e00f      	b.n	80019ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800199a:	78fb      	ldrb	r3, [r7, #3]
 800199c:	f003 020f 	and.w	r2, r3, #15
 80019a0:	4613      	mov	r3, r2
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80019ac:	687a      	ldr	r2, [r7, #4]
 80019ae:	4413      	add	r3, r2
 80019b0:	3304      	adds	r3, #4
 80019b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	2200      	movs	r2, #0
 80019b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80019ba:	78fb      	ldrb	r3, [r7, #3]
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d101      	bne.n	80019d4 <HAL_PCD_EP_Close+0x6e>
 80019d0:	2302      	movs	r3, #2
 80019d2:	e00e      	b.n	80019f2 <HAL_PCD_EP_Close+0x8c>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68f9      	ldr	r1, [r7, #12]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f002 f9ca 	bl	8003d7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b086      	sub	sp, #24
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	607a      	str	r2, [r7, #4]
 8001a04:	603b      	str	r3, [r7, #0]
 8001a06:	460b      	mov	r3, r1
 8001a08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a0a:	7afb      	ldrb	r3, [r7, #11]
 8001a0c:	f003 020f 	and.w	r2, r3, #15
 8001a10:	4613      	mov	r3, r2
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	1a9b      	subs	r3, r3, r2
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	4413      	add	r3, r2
 8001a20:	3304      	adds	r3, #4
 8001a22:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a3c:	7afb      	ldrb	r3, [r7, #11]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001a48:	7afb      	ldrb	r3, [r7, #11]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d106      	bne.n	8001a60 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6979      	ldr	r1, [r7, #20]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 fc47 	bl	80042ec <USB_EP0StartXfer>
 8001a5e:	e005      	b.n	8001a6c <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6979      	ldr	r1, [r7, #20]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f002 fa64 	bl	8003f34 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a76:	b480      	push	{r7}
 8001a78:	b083      	sub	sp, #12
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
 8001a7e:	460b      	mov	r3, r1
 8001a80:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001a82:	78fb      	ldrb	r3, [r7, #3]
 8001a84:	f003 020f 	and.w	r2, r3, #15
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	00db      	lsls	r3, r3, #3
 8001a8e:	1a9b      	subs	r3, r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	440b      	add	r3, r1
 8001a94:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001a98:	681b      	ldr	r3, [r3, #0]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	607a      	str	r2, [r7, #4]
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ab6:	7afb      	ldrb	r3, [r7, #11]
 8001ab8:	f003 020f 	and.w	r2, r3, #15
 8001abc:	4613      	mov	r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	1a9b      	subs	r3, r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	3338      	adds	r3, #56	; 0x38
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	4413      	add	r3, r2
 8001aca:	3304      	adds	r3, #4
 8001acc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ae6:	7afb      	ldrb	r3, [r7, #11]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	b2da      	uxtb	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001af2:	7afb      	ldrb	r3, [r7, #11]
 8001af4:	f003 030f 	and.w	r3, r3, #15
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d106      	bne.n	8001b0a <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6979      	ldr	r1, [r7, #20]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f002 fbf2 	bl	80042ec <USB_EP0StartXfer>
 8001b08:	e005      	b.n	8001b16 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6979      	ldr	r1, [r7, #20]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f002 fa0f 	bl	8003f34 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b2c:	78fb      	ldrb	r3, [r7, #3]
 8001b2e:	f003 020f 	and.w	r2, r3, #15
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d901      	bls.n	8001b3e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e04e      	b.n	8001bdc <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	da0f      	bge.n	8001b66 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b46:	78fb      	ldrb	r3, [r7, #3]
 8001b48:	f003 020f 	and.w	r2, r3, #15
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	1a9b      	subs	r3, r3, r2
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	3338      	adds	r3, #56	; 0x38
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	2201      	movs	r2, #1
 8001b62:	705a      	strb	r2, [r3, #1]
 8001b64:	e00d      	b.n	8001b82 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001b66:	78fa      	ldrb	r2, [r7, #3]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	4413      	add	r3, r2
 8001b78:	3304      	adds	r3, #4
 8001b7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2201      	movs	r2, #1
 8001b86:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b88:	78fb      	ldrb	r3, [r7, #3]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	b2da      	uxtb	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d101      	bne.n	8001ba2 <HAL_PCD_EP_SetStall+0x82>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e01c      	b.n	8001bdc <HAL_PCD_EP_SetStall+0xbc>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68f9      	ldr	r1, [r7, #12]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f002 fd4b 	bl	800464c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001bb6:	78fb      	ldrb	r3, [r7, #3]
 8001bb8:	f003 030f 	and.w	r3, r3, #15
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d108      	bne.n	8001bd2 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4610      	mov	r0, r2
 8001bce:	f002 ff3d 	bl	8004a4c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	460b      	mov	r3, r1
 8001bee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	f003 020f 	and.w	r2, r3, #15
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d901      	bls.n	8001c02 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e042      	b.n	8001c88 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	da0f      	bge.n	8001c2a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	f003 020f 	and.w	r2, r3, #15
 8001c10:	4613      	mov	r3, r2
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	1a9b      	subs	r3, r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	3338      	adds	r3, #56	; 0x38
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3304      	adds	r3, #4
 8001c20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2201      	movs	r2, #1
 8001c26:	705a      	strb	r2, [r3, #1]
 8001c28:	e00f      	b.n	8001c4a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c2a:	78fb      	ldrb	r3, [r7, #3]
 8001c2c:	f003 020f 	and.w	r2, r3, #15
 8001c30:	4613      	mov	r3, r2
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	1a9b      	subs	r3, r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	4413      	add	r3, r2
 8001c40:	3304      	adds	r3, #4
 8001c42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d101      	bne.n	8001c6a <HAL_PCD_EP_ClrStall+0x86>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e00e      	b.n	8001c88 <HAL_PCD_EP_ClrStall+0xa4>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68f9      	ldr	r1, [r7, #12]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 fd55 	bl	8004728 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001c86:	2300      	movs	r3, #0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	1a9b      	subs	r3, r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	3338      	adds	r3, #56	; 0x38
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d901      	bls.n	8001cc8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e067      	b.n	8001d98 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	695a      	ldr	r2, [r3, #20]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	69fa      	ldr	r2, [r7, #28]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d902      	bls.n	8001ce4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	3303      	adds	r3, #3
 8001ce8:	089b      	lsrs	r3, r3, #2
 8001cea:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001cec:	e026      	b.n	8001d3c <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	695a      	ldr	r2, [r3, #20]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d902      	bls.n	8001d0a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3303      	adds	r3, #3
 8001d0e:	089b      	lsrs	r3, r3, #2
 8001d10:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	68d9      	ldr	r1, [r3, #12]
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	b2da      	uxtb	r2, r3
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	6978      	ldr	r0, [r7, #20]
 8001d20:	f002 fc02 	bl	8004528 <USB_WritePacket>

    ep->xfer_buff  += len;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	441a      	add	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	699a      	ldr	r2, [r3, #24]
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	441a      	add	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	015a      	lsls	r2, r3, #5
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	4413      	add	r3, r2
 8001d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d809      	bhi.n	8001d66 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	699a      	ldr	r2, [r3, #24]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d203      	bcs.n	8001d66 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1c3      	bne.n	8001cee <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	695a      	ldr	r2, [r3, #20]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d811      	bhi.n	8001d96 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	f003 030f 	and.w	r3, r3, #15
 8001d78:	2201      	movs	r2, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	6939      	ldr	r1, [r7, #16]
 8001d8e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001d92:	4013      	ands	r3, r2
 8001d94:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	333c      	adds	r3, #60	; 0x3c
 8001db8:	3304      	adds	r3, #4
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	015a      	lsls	r2, r3, #5
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4a19      	ldr	r2, [pc, #100]	; (8001e38 <PCD_EP_OutXfrComplete_int+0x98>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d124      	bne.n	8001e20 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d00a      	beq.n	8001df6 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	015a      	lsls	r2, r3, #5
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4413      	add	r3, r2
 8001de8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001dec:	461a      	mov	r2, r3
 8001dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df2:	6093      	str	r3, [r2, #8]
 8001df4:	e01a      	b.n	8001e2c <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	f003 0320 	and.w	r3, r3, #32
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d008      	beq.n	8001e12 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	015a      	lsls	r2, r3, #5
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4413      	add	r3, r2
 8001e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	2320      	movs	r3, #32
 8001e10:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	4619      	mov	r1, r3
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f004 fe17 	bl	8006a4c <HAL_PCD_DataOutStageCallback>
 8001e1e:	e005      	b.n	8001e2c <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	4619      	mov	r1, r3
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f004 fe10 	bl	8006a4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	4f54310a 	.word	0x4f54310a

08001e3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	333c      	adds	r3, #60	; 0x3c
 8001e54:	3304      	adds	r3, #4
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	015a      	lsls	r2, r3, #5
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	4413      	add	r3, r2
 8001e62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ea0 <PCD_EP_OutSetupPacket_int+0x64>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d90e      	bls.n	8001e90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d009      	beq.n	8001e90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	015a      	lsls	r2, r3, #5
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4413      	add	r3, r2
 8001e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e88:	461a      	mov	r2, r3
 8001e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f004 fdc9 	bl	8006a28 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	4f54300a 	.word	0x4f54300a

08001ea4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	70fb      	strb	r3, [r7, #3]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8001ebc:	78fb      	ldrb	r3, [r7, #3]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d107      	bne.n	8001ed2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8001ec2:	883b      	ldrh	r3, [r7, #0]
 8001ec4:	0419      	lsls	r1, r3, #16
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	629a      	str	r2, [r3, #40]	; 0x28
 8001ed0:	e028      	b.n	8001f24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed8:	0c1b      	lsrs	r3, r3, #16
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	4413      	add	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	73fb      	strb	r3, [r7, #15]
 8001ee4:	e00d      	b.n	8001f02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	3340      	adds	r3, #64	; 0x40
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	0c1b      	lsrs	r3, r3, #16
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	4413      	add	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	3301      	adds	r3, #1
 8001f00:	73fb      	strb	r3, [r7, #15]
 8001f02:	7bfa      	ldrb	r2, [r7, #15]
 8001f04:	78fb      	ldrb	r3, [r7, #3]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d3ec      	bcc.n	8001ee6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8001f0c:	883b      	ldrh	r3, [r7, #0]
 8001f0e:	0418      	lsls	r0, r3, #16
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6819      	ldr	r1, [r3, #0]
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	4302      	orrs	r2, r0
 8001f1c:	3340      	adds	r3, #64	; 0x40
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3714      	adds	r7, #20
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	887a      	ldrh	r2, [r7, #2]
 8001f44:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f86:	f043 0303 	orr.w	r3, r3, #3
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001fa0:	4b04      	ldr	r3, [pc, #16]	; (8001fb4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40007000 	.word	0x40007000

08001fb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc6:	d130      	bne.n	800202a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fc8:	4b23      	ldr	r3, [pc, #140]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fd4:	d038      	beq.n	8002048 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fd6:	4b20      	ldr	r3, [pc, #128]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fde:	4a1e      	ldr	r2, [pc, #120]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fe0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fe4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001fe6:	4b1d      	ldr	r3, [pc, #116]	; (800205c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2232      	movs	r2, #50	; 0x32
 8001fec:	fb02 f303 	mul.w	r3, r2, r3
 8001ff0:	4a1b      	ldr	r2, [pc, #108]	; (8002060 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff6:	0c9b      	lsrs	r3, r3, #18
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ffc:	e002      	b.n	8002004 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	3b01      	subs	r3, #1
 8002002:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002004:	4b14      	ldr	r3, [pc, #80]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002006:	695b      	ldr	r3, [r3, #20]
 8002008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800200c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002010:	d102      	bne.n	8002018 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1f2      	bne.n	8001ffe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002018:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002024:	d110      	bne.n	8002048 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e00f      	b.n	800204a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800202a:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002036:	d007      	beq.n	8002048 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002038:	4b07      	ldr	r3, [pc, #28]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002040:	4a05      	ldr	r2, [pc, #20]	; (8002058 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002042:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002046:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	40007000 	.word	0x40007000
 800205c:	20000000 	.word	0x20000000
 8002060:	431bde83 	.word	0x431bde83

08002064 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002068:	4b05      	ldr	r3, [pc, #20]	; (8002080 <HAL_PWREx_EnableVddUSB+0x1c>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	4a04      	ldr	r2, [pc, #16]	; (8002080 <HAL_PWREx_EnableVddUSB+0x1c>)
 800206e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002072:	6053      	str	r3, [r2, #4]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	40007000 	.word	0x40007000

08002084 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d102      	bne.n	8002098 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	f000 bc16 	b.w	80028c4 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002098:	4ba0      	ldr	r3, [pc, #640]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 030c 	and.w	r3, r3, #12
 80020a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020a2:	4b9e      	ldr	r3, [pc, #632]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80020a4:	68db      	ldr	r3, [r3, #12]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0310 	and.w	r3, r3, #16
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 80e4 	beq.w	8002282 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d007      	beq.n	80020d0 <HAL_RCC_OscConfig+0x4c>
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	2b0c      	cmp	r3, #12
 80020c4:	f040 808b 	bne.w	80021de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	f040 8087 	bne.w	80021de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020d0:	4b92      	ldr	r3, [pc, #584]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0302 	and.w	r3, r3, #2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_OscConfig+0x64>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d101      	bne.n	80020e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e3ed      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a1a      	ldr	r2, [r3, #32]
 80020ec:	4b8b      	ldr	r3, [pc, #556]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d004      	beq.n	8002102 <HAL_RCC_OscConfig+0x7e>
 80020f8:	4b88      	ldr	r3, [pc, #544]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002100:	e005      	b.n	800210e <HAL_RCC_OscConfig+0x8a>
 8002102:	4b86      	ldr	r3, [pc, #536]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002108:	091b      	lsrs	r3, r3, #4
 800210a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800210e:	4293      	cmp	r3, r2
 8002110:	d223      	bcs.n	800215a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4618      	mov	r0, r3
 8002118:	f000 fd54 	bl	8002bc4 <RCC_SetFlashLatencyFromMSIRange>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e3ce      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002126:	4b7d      	ldr	r3, [pc, #500]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a7c      	ldr	r2, [pc, #496]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800212c:	f043 0308 	orr.w	r3, r3, #8
 8002130:	6013      	str	r3, [r2, #0]
 8002132:	4b7a      	ldr	r3, [pc, #488]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4977      	ldr	r1, [pc, #476]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002140:	4313      	orrs	r3, r2
 8002142:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002144:	4b75      	ldr	r3, [pc, #468]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	4972      	ldr	r1, [pc, #456]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
 8002158:	e025      	b.n	80021a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800215a:	4b70      	ldr	r3, [pc, #448]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a6f      	ldr	r2, [pc, #444]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002160:	f043 0308 	orr.w	r3, r3, #8
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	4b6d      	ldr	r3, [pc, #436]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	496a      	ldr	r1, [pc, #424]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002174:	4313      	orrs	r3, r2
 8002176:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002178:	4b68      	ldr	r3, [pc, #416]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	69db      	ldr	r3, [r3, #28]
 8002184:	021b      	lsls	r3, r3, #8
 8002186:	4965      	ldr	r1, [pc, #404]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002188:	4313      	orrs	r3, r2
 800218a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800218c:	69bb      	ldr	r3, [r7, #24]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d109      	bne.n	80021a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	4618      	mov	r0, r3
 8002198:	f000 fd14 	bl	8002bc4 <RCC_SetFlashLatencyFromMSIRange>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e38e      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021a6:	f000 fc75 	bl	8002a94 <HAL_RCC_GetSysClockFreq>
 80021aa:	4602      	mov	r2, r0
 80021ac:	4b5b      	ldr	r3, [pc, #364]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	091b      	lsrs	r3, r3, #4
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	495a      	ldr	r1, [pc, #360]	; (8002320 <HAL_RCC_OscConfig+0x29c>)
 80021b8:	5ccb      	ldrb	r3, [r1, r3]
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	fa22 f303 	lsr.w	r3, r2, r3
 80021c2:	4a58      	ldr	r2, [pc, #352]	; (8002324 <HAL_RCC_OscConfig+0x2a0>)
 80021c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021c6:	4b58      	ldr	r3, [pc, #352]	; (8002328 <HAL_RCC_OscConfig+0x2a4>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fae4 	bl	8000798 <HAL_InitTick>
 80021d0:	4603      	mov	r3, r0
 80021d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d052      	beq.n	8002280 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	e372      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d032      	beq.n	800224c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80021e6:	4b4d      	ldr	r3, [pc, #308]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a4c      	ldr	r2, [pc, #304]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021f2:	f7fe fb21 	bl	8000838 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021fa:	f7fe fb1d 	bl	8000838 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e35b      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800220c:	4b43      	ldr	r3, [pc, #268]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002218:	4b40      	ldr	r3, [pc, #256]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a3f      	ldr	r2, [pc, #252]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800221e:	f043 0308 	orr.w	r3, r3, #8
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b3d      	ldr	r3, [pc, #244]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6a1b      	ldr	r3, [r3, #32]
 8002230:	493a      	ldr	r1, [pc, #232]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002236:	4b39      	ldr	r3, [pc, #228]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	021b      	lsls	r3, r3, #8
 8002244:	4935      	ldr	r1, [pc, #212]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002246:	4313      	orrs	r3, r2
 8002248:	604b      	str	r3, [r1, #4]
 800224a:	e01a      	b.n	8002282 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800224c:	4b33      	ldr	r3, [pc, #204]	; (800231c <HAL_RCC_OscConfig+0x298>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a32      	ldr	r2, [pc, #200]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002252:	f023 0301 	bic.w	r3, r3, #1
 8002256:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002258:	f7fe faee 	bl	8000838 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002260:	f7fe faea 	bl	8000838 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e328      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002272:	4b2a      	ldr	r3, [pc, #168]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x1dc>
 800227e:	e000      	b.n	8002282 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002280:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b00      	cmp	r3, #0
 800228c:	d073      	beq.n	8002376 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	2b08      	cmp	r3, #8
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_OscConfig+0x21c>
 8002294:	69bb      	ldr	r3, [r7, #24]
 8002296:	2b0c      	cmp	r3, #12
 8002298:	d10e      	bne.n	80022b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	2b03      	cmp	r3, #3
 800229e:	d10b      	bne.n	80022b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a0:	4b1e      	ldr	r3, [pc, #120]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d063      	beq.n	8002374 <HAL_RCC_OscConfig+0x2f0>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d15f      	bne.n	8002374 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e305      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022c0:	d106      	bne.n	80022d0 <HAL_RCC_OscConfig+0x24c>
 80022c2:	4b16      	ldr	r3, [pc, #88]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a15      	ldr	r2, [pc, #84]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e01d      	b.n	800230c <HAL_RCC_OscConfig+0x288>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x270>
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a0f      	ldr	r2, [pc, #60]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	4b0d      	ldr	r3, [pc, #52]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a0c      	ldr	r2, [pc, #48]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f0:	6013      	str	r3, [r2, #0]
 80022f2:	e00b      	b.n	800230c <HAL_RCC_OscConfig+0x288>
 80022f4:	4b09      	ldr	r3, [pc, #36]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a08      	ldr	r2, [pc, #32]	; (800231c <HAL_RCC_OscConfig+0x298>)
 80022fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fe:	6013      	str	r3, [r2, #0]
 8002300:	4b06      	ldr	r3, [pc, #24]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a05      	ldr	r2, [pc, #20]	; (800231c <HAL_RCC_OscConfig+0x298>)
 8002306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800230a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01b      	beq.n	800234c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7fe fa90 	bl	8000838 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800231a:	e010      	b.n	800233e <HAL_RCC_OscConfig+0x2ba>
 800231c:	40021000 	.word	0x40021000
 8002320:	080072b0 	.word	0x080072b0
 8002324:	20000000 	.word	0x20000000
 8002328:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7fe fa84 	bl	8000838 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	; 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e2c2      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800233e:	4baf      	ldr	r3, [pc, #700]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d0f0      	beq.n	800232c <HAL_RCC_OscConfig+0x2a8>
 800234a:	e014      	b.n	8002376 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800234c:	f7fe fa74 	bl	8000838 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7fe fa70 	bl	8000838 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	; 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e2ae      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002366:	4ba5      	ldr	r3, [pc, #660]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1f0      	bne.n	8002354 <HAL_RCC_OscConfig+0x2d0>
 8002372:	e000      	b.n	8002376 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d060      	beq.n	8002444 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	2b04      	cmp	r3, #4
 8002386:	d005      	beq.n	8002394 <HAL_RCC_OscConfig+0x310>
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	2b0c      	cmp	r3, #12
 800238c:	d119      	bne.n	80023c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	2b02      	cmp	r3, #2
 8002392:	d116      	bne.n	80023c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002394:	4b99      	ldr	r3, [pc, #612]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <HAL_RCC_OscConfig+0x328>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e28b      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ac:	4b93      	ldr	r3, [pc, #588]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	061b      	lsls	r3, r3, #24
 80023ba:	4990      	ldr	r1, [pc, #576]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c0:	e040      	b.n	8002444 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d023      	beq.n	8002412 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023ca:	4b8c      	ldr	r3, [pc, #560]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a8b      	ldr	r2, [pc, #556]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d6:	f7fe fa2f 	bl	8000838 <HAL_GetTick>
 80023da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023dc:	e008      	b.n	80023f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023de:	f7fe fa2b 	bl	8000838 <HAL_GetTick>
 80023e2:	4602      	mov	r2, r0
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	1ad3      	subs	r3, r2, r3
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e269      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023f0:	4b82      	ldr	r3, [pc, #520]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0f0      	beq.n	80023de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fc:	4b7f      	ldr	r3, [pc, #508]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	061b      	lsls	r3, r3, #24
 800240a:	497c      	ldr	r1, [pc, #496]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
 8002410:	e018      	b.n	8002444 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002412:	4b7a      	ldr	r3, [pc, #488]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a79      	ldr	r2, [pc, #484]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002418:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800241c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241e:	f7fe fa0b 	bl	8000838 <HAL_GetTick>
 8002422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002424:	e008      	b.n	8002438 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002426:	f7fe fa07 	bl	8000838 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d901      	bls.n	8002438 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002434:	2303      	movs	r3, #3
 8002436:	e245      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002438:	4b70      	ldr	r3, [pc, #448]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1f0      	bne.n	8002426 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0308 	and.w	r3, r3, #8
 800244c:	2b00      	cmp	r3, #0
 800244e:	d03c      	beq.n	80024ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d01c      	beq.n	8002492 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002458:	4b68      	ldr	r3, [pc, #416]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800245a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800245e:	4a67      	ldr	r2, [pc, #412]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002468:	f7fe f9e6 	bl	8000838 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002470:	f7fe f9e2 	bl	8000838 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e220      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002482:	4b5e      	ldr	r3, [pc, #376]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002484:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002488:	f003 0302 	and.w	r3, r3, #2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0ef      	beq.n	8002470 <HAL_RCC_OscConfig+0x3ec>
 8002490:	e01b      	b.n	80024ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002492:	4b5a      	ldr	r3, [pc, #360]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002494:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002498:	4a58      	ldr	r2, [pc, #352]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800249a:	f023 0301 	bic.w	r3, r3, #1
 800249e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a2:	f7fe f9c9 	bl	8000838 <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024aa:	f7fe f9c5 	bl	8000838 <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e203      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024bc:	4b4f      	ldr	r3, [pc, #316]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80024be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1ef      	bne.n	80024aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0304 	and.w	r3, r3, #4
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 80a6 	beq.w	8002624 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024d8:	2300      	movs	r3, #0
 80024da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80024dc:	4b47      	ldr	r3, [pc, #284]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80024de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10d      	bne.n	8002504 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024e8:	4b44      	ldr	r3, [pc, #272]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80024ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ec:	4a43      	ldr	r2, [pc, #268]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80024ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f2:	6593      	str	r3, [r2, #88]	; 0x58
 80024f4:	4b41      	ldr	r3, [pc, #260]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80024f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002500:	2301      	movs	r3, #1
 8002502:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002504:	4b3e      	ldr	r3, [pc, #248]	; (8002600 <HAL_RCC_OscConfig+0x57c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800250c:	2b00      	cmp	r3, #0
 800250e:	d118      	bne.n	8002542 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002510:	4b3b      	ldr	r3, [pc, #236]	; (8002600 <HAL_RCC_OscConfig+0x57c>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a3a      	ldr	r2, [pc, #232]	; (8002600 <HAL_RCC_OscConfig+0x57c>)
 8002516:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800251a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800251c:	f7fe f98c 	bl	8000838 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002524:	f7fe f988 	bl	8000838 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e1c6      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002536:	4b32      	ldr	r3, [pc, #200]	; (8002600 <HAL_RCC_OscConfig+0x57c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0f0      	beq.n	8002524 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d108      	bne.n	800255c <HAL_RCC_OscConfig+0x4d8>
 800254a:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800254c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002550:	4a2a      	ldr	r2, [pc, #168]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800255a:	e024      	b.n	80025a6 <HAL_RCC_OscConfig+0x522>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	2b05      	cmp	r3, #5
 8002562:	d110      	bne.n	8002586 <HAL_RCC_OscConfig+0x502>
 8002564:	4b25      	ldr	r3, [pc, #148]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800256a:	4a24      	ldr	r2, [pc, #144]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800256c:	f043 0304 	orr.w	r3, r3, #4
 8002570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002574:	4b21      	ldr	r3, [pc, #132]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800257a:	4a20      	ldr	r2, [pc, #128]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002584:	e00f      	b.n	80025a6 <HAL_RCC_OscConfig+0x522>
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258c:	4a1b      	ldr	r2, [pc, #108]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800258e:	f023 0301 	bic.w	r3, r3, #1
 8002592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002596:	4b19      	ldr	r3, [pc, #100]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 8002598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259c:	4a17      	ldr	r2, [pc, #92]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 800259e:	f023 0304 	bic.w	r3, r3, #4
 80025a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d016      	beq.n	80025dc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ae:	f7fe f943 	bl	8000838 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025b4:	e00a      	b.n	80025cc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b6:	f7fe f93f 	bl	8000838 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e17b      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_RCC_OscConfig+0x578>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0ed      	beq.n	80025b6 <HAL_RCC_OscConfig+0x532>
 80025da:	e01a      	b.n	8002612 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025dc:	f7fe f92c 	bl	8000838 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025e2:	e00f      	b.n	8002604 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e4:	f7fe f928 	bl	8000838 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d906      	bls.n	8002604 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e164      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002604:	4ba8      	ldr	r3, [pc, #672]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d1e8      	bne.n	80025e4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002612:	7ffb      	ldrb	r3, [r7, #31]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d105      	bne.n	8002624 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002618:	4ba3      	ldr	r3, [pc, #652]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800261a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261c:	4aa2      	ldr	r2, [pc, #648]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800261e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002622:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0320 	and.w	r3, r3, #32
 800262c:	2b00      	cmp	r3, #0
 800262e:	d03c      	beq.n	80026aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002634:	2b00      	cmp	r3, #0
 8002636:	d01c      	beq.n	8002672 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002638:	4b9b      	ldr	r3, [pc, #620]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800263a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800263e:	4a9a      	ldr	r2, [pc, #616]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002640:	f043 0301 	orr.w	r3, r3, #1
 8002644:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002648:	f7fe f8f6 	bl	8000838 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002650:	f7fe f8f2 	bl	8000838 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e130      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002662:	4b91      	ldr	r3, [pc, #580]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002664:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0ef      	beq.n	8002650 <HAL_RCC_OscConfig+0x5cc>
 8002670:	e01b      	b.n	80026aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002672:	4b8d      	ldr	r3, [pc, #564]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002674:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002678:	4a8b      	ldr	r2, [pc, #556]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800267a:	f023 0301 	bic.w	r3, r3, #1
 800267e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002682:	f7fe f8d9 	bl	8000838 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800268a:	f7fe f8d5 	bl	8000838 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e113      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800269c:	4b82      	ldr	r3, [pc, #520]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800269e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026a2:	f003 0302 	and.w	r3, r3, #2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1ef      	bne.n	800268a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 8107 	beq.w	80028c2 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	f040 80cb 	bne.w	8002854 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026be:	4b7a      	ldr	r3, [pc, #488]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f003 0203 	and.w	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d12c      	bne.n	800272c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026dc:	3b01      	subs	r3, #1
 80026de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d123      	bne.n	800272c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d11b      	bne.n	800272c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002700:	429a      	cmp	r2, r3
 8002702:	d113      	bne.n	800272c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270e:	085b      	lsrs	r3, r3, #1
 8002710:	3b01      	subs	r3, #1
 8002712:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d109      	bne.n	800272c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	085b      	lsrs	r3, r3, #1
 8002724:	3b01      	subs	r3, #1
 8002726:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d06d      	beq.n	8002808 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800272c:	69bb      	ldr	r3, [r7, #24]
 800272e:	2b0c      	cmp	r3, #12
 8002730:	d068      	beq.n	8002804 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002732:	4b5d      	ldr	r3, [pc, #372]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d105      	bne.n	800274a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800273e:	4b5a      	ldr	r3, [pc, #360]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e0ba      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800274e:	4b56      	ldr	r3, [pc, #344]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a55      	ldr	r2, [pc, #340]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002754:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002758:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800275a:	f7fe f86d 	bl	8000838 <HAL_GetTick>
 800275e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002760:	e008      	b.n	8002774 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002762:	f7fe f869 	bl	8000838 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d901      	bls.n	8002774 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e0a7      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002774:	4b4c      	ldr	r3, [pc, #304]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1f0      	bne.n	8002762 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002780:	4b49      	ldr	r3, [pc, #292]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002782:	68da      	ldr	r2, [r3, #12]
 8002784:	4b49      	ldr	r3, [pc, #292]	; (80028ac <HAL_RCC_OscConfig+0x828>)
 8002786:	4013      	ands	r3, r2
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002790:	3a01      	subs	r2, #1
 8002792:	0112      	lsls	r2, r2, #4
 8002794:	4311      	orrs	r1, r2
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800279a:	0212      	lsls	r2, r2, #8
 800279c:	4311      	orrs	r1, r2
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027a2:	0852      	lsrs	r2, r2, #1
 80027a4:	3a01      	subs	r2, #1
 80027a6:	0552      	lsls	r2, r2, #21
 80027a8:	4311      	orrs	r1, r2
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027ae:	0852      	lsrs	r2, r2, #1
 80027b0:	3a01      	subs	r2, #1
 80027b2:	0652      	lsls	r2, r2, #25
 80027b4:	4311      	orrs	r1, r2
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027ba:	06d2      	lsls	r2, r2, #27
 80027bc:	430a      	orrs	r2, r1
 80027be:	493a      	ldr	r1, [pc, #232]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027c4:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a37      	ldr	r2, [pc, #220]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d0:	4b35      	ldr	r3, [pc, #212]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	4a34      	ldr	r2, [pc, #208]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027dc:	f7fe f82c 	bl	8000838 <HAL_GetTick>
 80027e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e2:	e008      	b.n	80027f6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e4:	f7fe f828 	bl	8000838 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e066      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027f6:	4b2c      	ldr	r3, [pc, #176]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d0f0      	beq.n	80027e4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002802:	e05e      	b.n	80028c2 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e05d      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002808:	4b27      	ldr	r3, [pc, #156]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d156      	bne.n	80028c2 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002814:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a23      	ldr	r2, [pc, #140]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800281a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800281e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002820:	4b21      	ldr	r3, [pc, #132]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	4a20      	ldr	r2, [pc, #128]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800282a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800282c:	f7fe f804 	bl	8000838 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002834:	f7fe f800 	bl	8000838 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e03e      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002846:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d0f0      	beq.n	8002834 <HAL_RCC_OscConfig+0x7b0>
 8002852:	e036      	b.n	80028c2 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	2b0c      	cmp	r3, #12
 8002858:	d031      	beq.n	80028be <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800285a:	4b13      	ldr	r3, [pc, #76]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a12      	ldr	r2, [pc, #72]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002860:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002864:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002866:	4b10      	ldr	r3, [pc, #64]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d105      	bne.n	800287e <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002872:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	4a0c      	ldr	r2, [pc, #48]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002878:	f023 0303 	bic.w	r3, r3, #3
 800287c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	4a09      	ldr	r2, [pc, #36]	; (80028a8 <HAL_RCC_OscConfig+0x824>)
 8002884:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002888:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800288c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288e:	f7fd ffd3 	bl	8000838 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002894:	e00c      	b.n	80028b0 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002896:	f7fd ffcf 	bl	8000838 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d905      	bls.n	80028b0 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e00d      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
 80028a8:	40021000 	.word	0x40021000
 80028ac:	019d808c 	.word	0x019d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b0:	4b06      	ldr	r3, [pc, #24]	; (80028cc <HAL_RCC_OscConfig+0x848>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1ec      	bne.n	8002896 <HAL_RCC_OscConfig+0x812>
 80028bc:	e001      	b.n	80028c2 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e000      	b.n	80028c4 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40021000 	.word	0x40021000

080028d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e0c8      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028e4:	4b66      	ldr	r3, [pc, #408]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 0307 	and.w	r3, r3, #7
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d910      	bls.n	8002914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b63      	ldr	r3, [pc, #396]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 0207 	bic.w	r2, r3, #7
 80028fa:	4961      	ldr	r1, [pc, #388]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002902:	4b5f      	ldr	r3, [pc, #380]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	683a      	ldr	r2, [r7, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	d001      	beq.n	8002914 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0b0      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b00      	cmp	r3, #0
 800291e:	d04c      	beq.n	80029ba <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	2b03      	cmp	r3, #3
 8002926:	d107      	bne.n	8002938 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002928:	4b56      	ldr	r3, [pc, #344]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d121      	bne.n	8002978 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e09e      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	2b02      	cmp	r3, #2
 800293e:	d107      	bne.n	8002950 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002940:	4b50      	ldr	r3, [pc, #320]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d115      	bne.n	8002978 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e092      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d107      	bne.n	8002968 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002958:	4b4a      	ldr	r3, [pc, #296]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d109      	bne.n	8002978 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e086      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002968:	4b46      	ldr	r3, [pc, #280]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07e      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002978:	4b42      	ldr	r3, [pc, #264]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f023 0203 	bic.w	r2, r3, #3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	493f      	ldr	r1, [pc, #252]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002986:	4313      	orrs	r3, r2
 8002988:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800298a:	f7fd ff55 	bl	8000838 <HAL_GetTick>
 800298e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002990:	e00a      	b.n	80029a8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002992:	f7fd ff51 	bl	8000838 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d901      	bls.n	80029a8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80029a4:	2303      	movs	r3, #3
 80029a6:	e066      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a8:	4b36      	ldr	r3, [pc, #216]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 020c 	and.w	r2, r3, #12
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d1eb      	bne.n	8002992 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d008      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029c6:	4b2f      	ldr	r3, [pc, #188]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	492c      	ldr	r1, [pc, #176]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029d8:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d210      	bcs.n	8002a08 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e6:	4b26      	ldr	r3, [pc, #152]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 0207 	bic.w	r2, r3, #7
 80029ee:	4924      	ldr	r1, [pc, #144]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029f6:	4b22      	ldr	r3, [pc, #136]	; (8002a80 <HAL_RCC_ClockConfig+0x1b0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d001      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e036      	b.n	8002a76 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d008      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	4918      	ldr	r1, [pc, #96]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002a22:	4313      	orrs	r3, r2
 8002a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d009      	beq.n	8002a46 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4910      	ldr	r1, [pc, #64]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a46:	f000 f825 	bl	8002a94 <HAL_RCC_GetSysClockFreq>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	4b0d      	ldr	r3, [pc, #52]	; (8002a84 <HAL_RCC_ClockConfig+0x1b4>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	091b      	lsrs	r3, r3, #4
 8002a52:	f003 030f 	and.w	r3, r3, #15
 8002a56:	490c      	ldr	r1, [pc, #48]	; (8002a88 <HAL_RCC_ClockConfig+0x1b8>)
 8002a58:	5ccb      	ldrb	r3, [r1, r3]
 8002a5a:	f003 031f 	and.w	r3, r3, #31
 8002a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a62:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <HAL_RCC_ClockConfig+0x1bc>)
 8002a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <HAL_RCC_ClockConfig+0x1c0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fd fe94 	bl	8000798 <HAL_InitTick>
 8002a70:	4603      	mov	r3, r0
 8002a72:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a74:	7afb      	ldrb	r3, [r7, #11]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40022000 	.word	0x40022000
 8002a84:	40021000 	.word	0x40021000
 8002a88:	080072b0 	.word	0x080072b0
 8002a8c:	20000000 	.word	0x20000000
 8002a90:	20000004 	.word	0x20000004

08002a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b089      	sub	sp, #36	; 0x24
 8002a98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aa2:	4b3e      	ldr	r3, [pc, #248]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aac:	4b3b      	ldr	r3, [pc, #236]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x34>
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	2b0c      	cmp	r3, #12
 8002ac0:	d121      	bne.n	8002b06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d11e      	bne.n	8002b06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ac8:	4b34      	ldr	r3, [pc, #208]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d107      	bne.n	8002ae4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ad4:	4b31      	ldr	r3, [pc, #196]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	f003 030f 	and.w	r3, r3, #15
 8002ae0:	61fb      	str	r3, [r7, #28]
 8002ae2:	e005      	b.n	8002af0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ae4:	4b2d      	ldr	r3, [pc, #180]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	091b      	lsrs	r3, r3, #4
 8002aea:	f003 030f 	and.w	r3, r3, #15
 8002aee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002af0:	4a2b      	ldr	r2, [pc, #172]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002af8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d10d      	bne.n	8002b1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b04:	e00a      	b.n	8002b1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	2b04      	cmp	r3, #4
 8002b0a:	d102      	bne.n	8002b12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b0c:	4b25      	ldr	r3, [pc, #148]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b0e:	61bb      	str	r3, [r7, #24]
 8002b10:	e004      	b.n	8002b1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b18:	4b23      	ldr	r3, [pc, #140]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	2b0c      	cmp	r3, #12
 8002b20:	d134      	bne.n	8002b8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b22:	4b1e      	ldr	r3, [pc, #120]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d003      	beq.n	8002b3a <HAL_RCC_GetSysClockFreq+0xa6>
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d003      	beq.n	8002b40 <HAL_RCC_GetSysClockFreq+0xac>
 8002b38:	e005      	b.n	8002b46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b3c:	617b      	str	r3, [r7, #20]
      break;
 8002b3e:	e005      	b.n	8002b4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b40:	4b19      	ldr	r3, [pc, #100]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b42:	617b      	str	r3, [r7, #20]
      break;
 8002b44:	e002      	b.n	8002b4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	617b      	str	r3, [r7, #20]
      break;
 8002b4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b4c:	4b13      	ldr	r3, [pc, #76]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	3301      	adds	r3, #1
 8002b58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b5a:	4b10      	ldr	r3, [pc, #64]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	0a1b      	lsrs	r3, r3, #8
 8002b60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	fb02 f203 	mul.w	r2, r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b72:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	0e5b      	lsrs	r3, r3, #25
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b8c:	69bb      	ldr	r3, [r7, #24]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3724      	adds	r7, #36	; 0x24
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	080072c0 	.word	0x080072c0
 8002ba4:	00f42400 	.word	0x00f42400
 8002ba8:	007a1200 	.word	0x007a1200

08002bac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	20000000 	.word	0x20000000

08002bc4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b086      	sub	sp, #24
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bcc:	2300      	movs	r3, #0
 8002bce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002bd0:	4b2a      	ldr	r3, [pc, #168]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d003      	beq.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002bdc:	f7ff f9de 	bl	8001f9c <HAL_PWREx_GetVoltageRange>
 8002be0:	6178      	str	r0, [r7, #20]
 8002be2:	e014      	b.n	8002c0e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002be4:	4b25      	ldr	r3, [pc, #148]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be8:	4a24      	ldr	r2, [pc, #144]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bee:	6593      	str	r3, [r2, #88]	; 0x58
 8002bf0:	4b22      	ldr	r3, [pc, #136]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	60fb      	str	r3, [r7, #12]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002bfc:	f7ff f9ce 	bl	8001f9c <HAL_PWREx_GetVoltageRange>
 8002c00:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c02:	4b1e      	ldr	r3, [pc, #120]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c06:	4a1d      	ldr	r2, [pc, #116]	; (8002c7c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c14:	d10b      	bne.n	8002c2e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b80      	cmp	r3, #128	; 0x80
 8002c1a:	d919      	bls.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2ba0      	cmp	r3, #160	; 0xa0
 8002c20:	d902      	bls.n	8002c28 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c22:	2302      	movs	r3, #2
 8002c24:	613b      	str	r3, [r7, #16]
 8002c26:	e013      	b.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c28:	2301      	movs	r3, #1
 8002c2a:	613b      	str	r3, [r7, #16]
 8002c2c:	e010      	b.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2b80      	cmp	r3, #128	; 0x80
 8002c32:	d902      	bls.n	8002c3a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c34:	2303      	movs	r3, #3
 8002c36:	613b      	str	r3, [r7, #16]
 8002c38:	e00a      	b.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b80      	cmp	r3, #128	; 0x80
 8002c3e:	d102      	bne.n	8002c46 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c40:	2302      	movs	r3, #2
 8002c42:	613b      	str	r3, [r7, #16]
 8002c44:	e004      	b.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b70      	cmp	r3, #112	; 0x70
 8002c4a:	d101      	bne.n	8002c50 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f023 0207 	bic.w	r2, r3, #7
 8002c58:	4909      	ldr	r1, [pc, #36]	; (8002c80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c60:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d001      	beq.n	8002c72 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3718      	adds	r7, #24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40022000 	.word	0x40022000

08002c84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c90:	2300      	movs	r3, #0
 8002c92:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d041      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ca4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ca8:	d02a      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002caa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cae:	d824      	bhi.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cb0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cb4:	d008      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002cb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cba:	d81e      	bhi.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00a      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cc0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cc4:	d010      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cc6:	e018      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cc8:	4b86      	ldr	r3, [pc, #536]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	4a85      	ldr	r2, [pc, #532]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002cd4:	e015      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	2100      	movs	r1, #0
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f000 fadd 	bl	800329c <RCCEx_PLLSAI1_Config>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ce6:	e00c      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3320      	adds	r3, #32
 8002cec:	2100      	movs	r1, #0
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f000 fbc6 	bl	8003480 <RCCEx_PLLSAI2_Config>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002cf8:	e003      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	74fb      	strb	r3, [r7, #19]
      break;
 8002cfe:	e000      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d02:	7cfb      	ldrb	r3, [r7, #19]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10b      	bne.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d08:	4b76      	ldr	r3, [pc, #472]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d16:	4973      	ldr	r1, [pc, #460]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d1e:	e001      	b.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d20:	7cfb      	ldrb	r3, [r7, #19]
 8002d22:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d041      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d34:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d38:	d02a      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d3a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d3e:	d824      	bhi.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d44:	d008      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002d4a:	d81e      	bhi.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00a      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d54:	d010      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d56:	e018      	b.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d58:	4b62      	ldr	r3, [pc, #392]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	4a61      	ldr	r2, [pc, #388]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d62:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d64:	e015      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3304      	adds	r3, #4
 8002d6a:	2100      	movs	r1, #0
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f000 fa95 	bl	800329c <RCCEx_PLLSAI1_Config>
 8002d72:	4603      	mov	r3, r0
 8002d74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d76:	e00c      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3320      	adds	r3, #32
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 fb7e 	bl	8003480 <RCCEx_PLLSAI2_Config>
 8002d84:	4603      	mov	r3, r0
 8002d86:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d88:	e003      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d8e:	e000      	b.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002d90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d92:	7cfb      	ldrb	r3, [r7, #19]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10b      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d98:	4b52      	ldr	r3, [pc, #328]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d9e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002da6:	494f      	ldr	r1, [pc, #316]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002dae:	e001      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db0:	7cfb      	ldrb	r3, [r7, #19]
 8002db2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80a0 	beq.w	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002dc6:	4b47      	ldr	r3, [pc, #284]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e000      	b.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00d      	beq.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ddc:	4b41      	ldr	r3, [pc, #260]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de0:	4a40      	ldr	r2, [pc, #256]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002de2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de6:	6593      	str	r3, [r2, #88]	; 0x58
 8002de8:	4b3e      	ldr	r3, [pc, #248]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df0:	60bb      	str	r3, [r7, #8]
 8002df2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002df4:	2301      	movs	r3, #1
 8002df6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002df8:	4b3b      	ldr	r3, [pc, #236]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a3a      	ldr	r2, [pc, #232]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e04:	f7fd fd18 	bl	8000838 <HAL_GetTick>
 8002e08:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e0a:	e009      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e0c:	f7fd fd14 	bl	8000838 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d902      	bls.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	74fb      	strb	r3, [r7, #19]
        break;
 8002e1e:	e005      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e20:	4b31      	ldr	r3, [pc, #196]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0ef      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e2c:	7cfb      	ldrb	r3, [r7, #19]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d15c      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e32:	4b2c      	ldr	r3, [pc, #176]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e3c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d01f      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d019      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e50:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e5c:	4b21      	ldr	r3, [pc, #132]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e62:	4a20      	ldr	r2, [pc, #128]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e72:	4a1c      	ldr	r2, [pc, #112]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e7c:	4a19      	ldr	r2, [pc, #100]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d016      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8e:	f7fd fcd3 	bl	8000838 <HAL_GetTick>
 8002e92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e94:	e00b      	b.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fd fccf 	bl	8000838 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d902      	bls.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	74fb      	strb	r3, [r7, #19]
            break;
 8002eac:	e006      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eae:	4b0d      	ldr	r3, [pc, #52]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0ec      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002ebc:	7cfb      	ldrb	r3, [r7, #19]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10c      	bne.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ec2:	4b08      	ldr	r3, [pc, #32]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed2:	4904      	ldr	r1, [pc, #16]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002eda:	e009      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002edc:	7cfb      	ldrb	r3, [r7, #19]
 8002ede:	74bb      	strb	r3, [r7, #18]
 8002ee0:	e006      	b.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ee2:	bf00      	nop
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eec:	7cfb      	ldrb	r3, [r7, #19]
 8002eee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ef0:	7c7b      	ldrb	r3, [r7, #17]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d105      	bne.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef6:	4ba6      	ldr	r3, [pc, #664]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002efa:	4aa5      	ldr	r2, [pc, #660]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002efc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f00:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00a      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f0e:	4ba0      	ldr	r3, [pc, #640]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f14:	f023 0203 	bic.w	r2, r3, #3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f1c:	499c      	ldr	r1, [pc, #624]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00a      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f30:	4b97      	ldr	r3, [pc, #604]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f36:	f023 020c 	bic.w	r2, r3, #12
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f3e:	4994      	ldr	r1, [pc, #592]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00a      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f52:	4b8f      	ldr	r3, [pc, #572]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f60:	498b      	ldr	r1, [pc, #556]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f74:	4b86      	ldr	r3, [pc, #536]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f82:	4983      	ldr	r1, [pc, #524]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0310 	and.w	r3, r3, #16
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00a      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f96:	4b7e      	ldr	r3, [pc, #504]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa4:	497a      	ldr	r1, [pc, #488]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0320 	and.w	r3, r3, #32
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00a      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fb8:	4b75      	ldr	r3, [pc, #468]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fc6:	4972      	ldr	r1, [pc, #456]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00a      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fda:	4b6d      	ldr	r3, [pc, #436]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fe8:	4969      	ldr	r1, [pc, #420]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d00a      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ffc:	4b64      	ldr	r3, [pc, #400]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003002:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800300a:	4961      	ldr	r1, [pc, #388]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00a      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800301e:	4b5c      	ldr	r3, [pc, #368]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003024:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800302c:	4958      	ldr	r1, [pc, #352]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00a      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003040:	4b53      	ldr	r3, [pc, #332]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003046:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800304e:	4950      	ldr	r1, [pc, #320]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00a      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003062:	4b4b      	ldr	r3, [pc, #300]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003068:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003070:	4947      	ldr	r1, [pc, #284]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003072:	4313      	orrs	r3, r2
 8003074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d00a      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003084:	4b42      	ldr	r3, [pc, #264]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003086:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800308a:	f023 0203 	bic.w	r2, r3, #3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003092:	493f      	ldr	r1, [pc, #252]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003094:	4313      	orrs	r3, r2
 8003096:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d028      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030a6:	4b3a      	ldr	r3, [pc, #232]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b4:	4936      	ldr	r1, [pc, #216]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030c4:	d106      	bne.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030c6:	4b32      	ldr	r3, [pc, #200]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	4a31      	ldr	r2, [pc, #196]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80030cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030d0:	60d3      	str	r3, [r2, #12]
 80030d2:	e011      	b.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030dc:	d10c      	bne.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	3304      	adds	r3, #4
 80030e2:	2101      	movs	r1, #1
 80030e4:	4618      	mov	r0, r3
 80030e6:	f000 f8d9 	bl	800329c <RCCEx_PLLSAI1_Config>
 80030ea:	4603      	mov	r3, r0
 80030ec:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030ee:	7cfb      	ldrb	r3, [r7, #19]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80030f4:	7cfb      	ldrb	r3, [r7, #19]
 80030f6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d028      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003104:	4b22      	ldr	r3, [pc, #136]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800310a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003112:	491f      	ldr	r1, [pc, #124]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003114:	4313      	orrs	r3, r2
 8003116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800311e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003122:	d106      	bne.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003124:	4b1a      	ldr	r3, [pc, #104]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	4a19      	ldr	r2, [pc, #100]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800312a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800312e:	60d3      	str	r3, [r2, #12]
 8003130:	e011      	b.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003136:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800313a:	d10c      	bne.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3304      	adds	r3, #4
 8003140:	2101      	movs	r1, #1
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f8aa 	bl	800329c <RCCEx_PLLSAI1_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800314c:	7cfb      	ldrb	r3, [r7, #19]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003152:	7cfb      	ldrb	r3, [r7, #19]
 8003154:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d02a      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003162:	4b0b      	ldr	r3, [pc, #44]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003168:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003170:	4907      	ldr	r1, [pc, #28]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800317c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003180:	d108      	bne.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003182:	4b03      	ldr	r3, [pc, #12]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	4a02      	ldr	r2, [pc, #8]	; (8003190 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800318c:	60d3      	str	r3, [r2, #12]
 800318e:	e013      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003190:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003198:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800319c:	d10c      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3304      	adds	r3, #4
 80031a2:	2101      	movs	r1, #1
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 f879 	bl	800329c <RCCEx_PLLSAI1_Config>
 80031aa:	4603      	mov	r3, r0
 80031ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031ae:	7cfb      	ldrb	r3, [r7, #19]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80031b4:	7cfb      	ldrb	r3, [r7, #19]
 80031b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d02f      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031c4:	4b2c      	ldr	r3, [pc, #176]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031d2:	4929      	ldr	r1, [pc, #164]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80031e2:	d10d      	bne.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	3304      	adds	r3, #4
 80031e8:	2102      	movs	r1, #2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 f856 	bl	800329c <RCCEx_PLLSAI1_Config>
 80031f0:	4603      	mov	r3, r0
 80031f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031f4:	7cfb      	ldrb	r3, [r7, #19]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d014      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80031fa:	7cfb      	ldrb	r3, [r7, #19]
 80031fc:	74bb      	strb	r3, [r7, #18]
 80031fe:	e011      	b.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003204:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003208:	d10c      	bne.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3320      	adds	r3, #32
 800320e:	2102      	movs	r1, #2
 8003210:	4618      	mov	r0, r3
 8003212:	f000 f935 	bl	8003480 <RCCEx_PLLSAI2_Config>
 8003216:	4603      	mov	r3, r0
 8003218:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800321a:	7cfb      	ldrb	r3, [r7, #19]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d001      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00b      	beq.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003230:	4b11      	ldr	r3, [pc, #68]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003236:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003240:	490d      	ldr	r1, [pc, #52]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00b      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800325a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003264:	4904      	ldr	r1, [pc, #16]	; (8003278 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800326c:	7cbb      	ldrb	r3, [r7, #18]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40021000 	.word	0x40021000

0800327c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003280:	4b05      	ldr	r3, [pc, #20]	; (8003298 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a04      	ldr	r2, [pc, #16]	; (8003298 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003286:	f043 0304 	orr.w	r3, r3, #4
 800328a:	6013      	str	r3, [r2, #0]
}
 800328c:	bf00      	nop
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	40021000 	.word	0x40021000

0800329c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032aa:	4b74      	ldr	r3, [pc, #464]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d018      	beq.n	80032e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032b6:	4b71      	ldr	r3, [pc, #452]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	f003 0203 	and.w	r2, r3, #3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d10d      	bne.n	80032e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
       ||
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d009      	beq.n	80032e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032ce:	4b6b      	ldr	r3, [pc, #428]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	091b      	lsrs	r3, r3, #4
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
       ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d047      	beq.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	73fb      	strb	r3, [r7, #15]
 80032e6:	e044      	b.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d018      	beq.n	8003322 <RCCEx_PLLSAI1_Config+0x86>
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d825      	bhi.n	8003340 <RCCEx_PLLSAI1_Config+0xa4>
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d002      	beq.n	80032fe <RCCEx_PLLSAI1_Config+0x62>
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d009      	beq.n	8003310 <RCCEx_PLLSAI1_Config+0x74>
 80032fc:	e020      	b.n	8003340 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032fe:	4b5f      	ldr	r3, [pc, #380]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d11d      	bne.n	8003346 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330e:	e01a      	b.n	8003346 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003310:	4b5a      	ldr	r3, [pc, #360]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d116      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003320:	e013      	b.n	800334a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003322:	4b56      	ldr	r3, [pc, #344]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10f      	bne.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800332e:	4b53      	ldr	r3, [pc, #332]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800333e:	e006      	b.n	800334e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      break;
 8003344:	e004      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003346:	bf00      	nop
 8003348:	e002      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800334a:	bf00      	nop
 800334c:	e000      	b.n	8003350 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800334e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10d      	bne.n	8003372 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003356:	4b49      	ldr	r3, [pc, #292]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6819      	ldr	r1, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	3b01      	subs	r3, #1
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	430b      	orrs	r3, r1
 800336c:	4943      	ldr	r1, [pc, #268]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 800336e:	4313      	orrs	r3, r2
 8003370:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d17c      	bne.n	8003472 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003378:	4b40      	ldr	r3, [pc, #256]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a3f      	ldr	r2, [pc, #252]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 800337e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003384:	f7fd fa58 	bl	8000838 <HAL_GetTick>
 8003388:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800338a:	e009      	b.n	80033a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800338c:	f7fd fa54 	bl	8000838 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d902      	bls.n	80033a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	73fb      	strb	r3, [r7, #15]
        break;
 800339e:	e005      	b.n	80033ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033a0:	4b36      	ldr	r3, [pc, #216]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1ef      	bne.n	800338c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d15f      	bne.n	8003472 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d110      	bne.n	80033da <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033b8:	4b30      	ldr	r3, [pc, #192]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80033c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6892      	ldr	r2, [r2, #8]
 80033c8:	0211      	lsls	r1, r2, #8
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68d2      	ldr	r2, [r2, #12]
 80033ce:	06d2      	lsls	r2, r2, #27
 80033d0:	430a      	orrs	r2, r1
 80033d2:	492a      	ldr	r1, [pc, #168]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	610b      	str	r3, [r1, #16]
 80033d8:	e027      	b.n	800342a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d112      	bne.n	8003406 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033e0:	4b26      	ldr	r3, [pc, #152]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80033e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	6892      	ldr	r2, [r2, #8]
 80033f0:	0211      	lsls	r1, r2, #8
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6912      	ldr	r2, [r2, #16]
 80033f6:	0852      	lsrs	r2, r2, #1
 80033f8:	3a01      	subs	r2, #1
 80033fa:	0552      	lsls	r2, r2, #21
 80033fc:	430a      	orrs	r2, r1
 80033fe:	491f      	ldr	r1, [pc, #124]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003400:	4313      	orrs	r3, r2
 8003402:	610b      	str	r3, [r1, #16]
 8003404:	e011      	b.n	800342a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003406:	4b1d      	ldr	r3, [pc, #116]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800340e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6892      	ldr	r2, [r2, #8]
 8003416:	0211      	lsls	r1, r2, #8
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6952      	ldr	r2, [r2, #20]
 800341c:	0852      	lsrs	r2, r2, #1
 800341e:	3a01      	subs	r2, #1
 8003420:	0652      	lsls	r2, r2, #25
 8003422:	430a      	orrs	r2, r1
 8003424:	4915      	ldr	r1, [pc, #84]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003426:	4313      	orrs	r3, r2
 8003428:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800342a:	4b14      	ldr	r3, [pc, #80]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a13      	ldr	r2, [pc, #76]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003430:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003434:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003436:	f7fd f9ff 	bl	8000838 <HAL_GetTick>
 800343a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800343c:	e009      	b.n	8003452 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800343e:	f7fd f9fb 	bl	8000838 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d902      	bls.n	8003452 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	73fb      	strb	r3, [r7, #15]
          break;
 8003450:	e005      	b.n	800345e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003452:	4b0a      	ldr	r3, [pc, #40]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0ef      	beq.n	800343e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800345e:	7bfb      	ldrb	r3, [r7, #15]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d106      	bne.n	8003472 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003464:	4b05      	ldr	r3, [pc, #20]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	4903      	ldr	r1, [pc, #12]	; (800347c <RCCEx_PLLSAI1_Config+0x1e0>)
 800346e:	4313      	orrs	r3, r2
 8003470:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003472:	7bfb      	ldrb	r3, [r7, #15]
}
 8003474:	4618      	mov	r0, r3
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40021000 	.word	0x40021000

08003480 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800348a:	2300      	movs	r3, #0
 800348c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800348e:	4b69      	ldr	r3, [pc, #420]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f003 0303 	and.w	r3, r3, #3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d018      	beq.n	80034cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800349a:	4b66      	ldr	r3, [pc, #408]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f003 0203 	and.w	r2, r3, #3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d10d      	bne.n	80034c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
       ||
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d009      	beq.n	80034c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034b2:	4b60      	ldr	r3, [pc, #384]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
       ||
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d047      	beq.n	8003556 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	73fb      	strb	r3, [r7, #15]
 80034ca:	e044      	b.n	8003556 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d018      	beq.n	8003506 <RCCEx_PLLSAI2_Config+0x86>
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d825      	bhi.n	8003524 <RCCEx_PLLSAI2_Config+0xa4>
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d002      	beq.n	80034e2 <RCCEx_PLLSAI2_Config+0x62>
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d009      	beq.n	80034f4 <RCCEx_PLLSAI2_Config+0x74>
 80034e0:	e020      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034e2:	4b54      	ldr	r3, [pc, #336]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d11d      	bne.n	800352a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f2:	e01a      	b.n	800352a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034f4:	4b4f      	ldr	r3, [pc, #316]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d116      	bne.n	800352e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003504:	e013      	b.n	800352e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003506:	4b4b      	ldr	r3, [pc, #300]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10f      	bne.n	8003532 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003512:	4b48      	ldr	r3, [pc, #288]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003522:	e006      	b.n	8003532 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	73fb      	strb	r3, [r7, #15]
      break;
 8003528:	e004      	b.n	8003534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800352a:	bf00      	nop
 800352c:	e002      	b.n	8003534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800352e:	bf00      	nop
 8003530:	e000      	b.n	8003534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003532:	bf00      	nop
    }

    if(status == HAL_OK)
 8003534:	7bfb      	ldrb	r3, [r7, #15]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d10d      	bne.n	8003556 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800353a:	4b3e      	ldr	r3, [pc, #248]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6819      	ldr	r1, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	3b01      	subs	r3, #1
 800354c:	011b      	lsls	r3, r3, #4
 800354e:	430b      	orrs	r3, r1
 8003550:	4938      	ldr	r1, [pc, #224]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003552:	4313      	orrs	r3, r2
 8003554:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003556:	7bfb      	ldrb	r3, [r7, #15]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d166      	bne.n	800362a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800355c:	4b35      	ldr	r3, [pc, #212]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a34      	ldr	r2, [pc, #208]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003568:	f7fd f966 	bl	8000838 <HAL_GetTick>
 800356c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800356e:	e009      	b.n	8003584 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003570:	f7fd f962 	bl	8000838 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d902      	bls.n	8003584 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	73fb      	strb	r3, [r7, #15]
        break;
 8003582:	e005      	b.n	8003590 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003584:	4b2b      	ldr	r3, [pc, #172]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1ef      	bne.n	8003570 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d149      	bne.n	800362a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d110      	bne.n	80035be <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800359c:	4b25      	ldr	r3, [pc, #148]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80035a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6892      	ldr	r2, [r2, #8]
 80035ac:	0211      	lsls	r1, r2, #8
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	68d2      	ldr	r2, [r2, #12]
 80035b2:	06d2      	lsls	r2, r2, #27
 80035b4:	430a      	orrs	r2, r1
 80035b6:	491f      	ldr	r1, [pc, #124]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	614b      	str	r3, [r1, #20]
 80035bc:	e011      	b.n	80035e2 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035be:	4b1d      	ldr	r3, [pc, #116]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6892      	ldr	r2, [r2, #8]
 80035ce:	0211      	lsls	r1, r2, #8
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6912      	ldr	r2, [r2, #16]
 80035d4:	0852      	lsrs	r2, r2, #1
 80035d6:	3a01      	subs	r2, #1
 80035d8:	0652      	lsls	r2, r2, #25
 80035da:	430a      	orrs	r2, r1
 80035dc:	4915      	ldr	r1, [pc, #84]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a13      	ldr	r2, [pc, #76]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 80035e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ee:	f7fd f923 	bl	8000838 <HAL_GetTick>
 80035f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035f4:	e009      	b.n	800360a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035f6:	f7fd f91f 	bl	8000838 <HAL_GetTick>
 80035fa:	4602      	mov	r2, r0
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	1ad3      	subs	r3, r2, r3
 8003600:	2b02      	cmp	r3, #2
 8003602:	d902      	bls.n	800360a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	73fb      	strb	r3, [r7, #15]
          break;
 8003608:	e005      	b.n	8003616 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800360a:	4b0a      	ldr	r3, [pc, #40]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0ef      	beq.n	80035f6 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d106      	bne.n	800362a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800361c:	4b05      	ldr	r3, [pc, #20]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	4903      	ldr	r1, [pc, #12]	; (8003634 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003626:	4313      	orrs	r3, r2
 8003628:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800362a:	7bfb      	ldrb	r3, [r7, #15]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000

08003638 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003638:	b084      	sub	sp, #16
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
 8003642:	f107 001c 	add.w	r0, r7, #28
 8003646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f001 fa40 	bl	8004adc <USB_CoreReset>
 800365c:	4603      	mov	r3, r0
 800365e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003660:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	639a      	str	r2, [r3, #56]	; 0x38
 8003672:	e005      	b.n	8003680 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003678:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8003680:	7bfb      	ldrb	r3, [r7, #15]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800368c:	b004      	add	sp, #16
 800368e:	4770      	bx	lr

08003690 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003690:	b480      	push	{r7}
 8003692:	b087      	sub	sp, #28
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	4613      	mov	r3, r2
 800369c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d165      	bne.n	8003770 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	4a3e      	ldr	r2, [pc, #248]	; (80037a0 <USB_SetTurnaroundTime+0x110>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d906      	bls.n	80036ba <USB_SetTurnaroundTime+0x2a>
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4a3d      	ldr	r2, [pc, #244]	; (80037a4 <USB_SetTurnaroundTime+0x114>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d202      	bcs.n	80036ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80036b4:	230f      	movs	r3, #15
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	e05c      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4a39      	ldr	r2, [pc, #228]	; (80037a4 <USB_SetTurnaroundTime+0x114>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d306      	bcc.n	80036d0 <USB_SetTurnaroundTime+0x40>
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	4a38      	ldr	r2, [pc, #224]	; (80037a8 <USB_SetTurnaroundTime+0x118>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d202      	bcs.n	80036d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80036ca:	230e      	movs	r3, #14
 80036cc:	617b      	str	r3, [r7, #20]
 80036ce:	e051      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4a35      	ldr	r2, [pc, #212]	; (80037a8 <USB_SetTurnaroundTime+0x118>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d306      	bcc.n	80036e6 <USB_SetTurnaroundTime+0x56>
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	4a34      	ldr	r2, [pc, #208]	; (80037ac <USB_SetTurnaroundTime+0x11c>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d202      	bcs.n	80036e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80036e0:	230d      	movs	r3, #13
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	e046      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4a30      	ldr	r2, [pc, #192]	; (80037ac <USB_SetTurnaroundTime+0x11c>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d306      	bcc.n	80036fc <USB_SetTurnaroundTime+0x6c>
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4a2f      	ldr	r2, [pc, #188]	; (80037b0 <USB_SetTurnaroundTime+0x120>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d802      	bhi.n	80036fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80036f6:	230c      	movs	r3, #12
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	e03b      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	4a2c      	ldr	r2, [pc, #176]	; (80037b0 <USB_SetTurnaroundTime+0x120>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d906      	bls.n	8003712 <USB_SetTurnaroundTime+0x82>
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4a2b      	ldr	r2, [pc, #172]	; (80037b4 <USB_SetTurnaroundTime+0x124>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d802      	bhi.n	8003712 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800370c:	230b      	movs	r3, #11
 800370e:	617b      	str	r3, [r7, #20]
 8003710:	e030      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	4a27      	ldr	r2, [pc, #156]	; (80037b4 <USB_SetTurnaroundTime+0x124>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d906      	bls.n	8003728 <USB_SetTurnaroundTime+0x98>
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	4a26      	ldr	r2, [pc, #152]	; (80037b8 <USB_SetTurnaroundTime+0x128>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d802      	bhi.n	8003728 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003722:	230a      	movs	r3, #10
 8003724:	617b      	str	r3, [r7, #20]
 8003726:	e025      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	4a23      	ldr	r2, [pc, #140]	; (80037b8 <USB_SetTurnaroundTime+0x128>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d906      	bls.n	800373e <USB_SetTurnaroundTime+0xae>
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4a22      	ldr	r2, [pc, #136]	; (80037bc <USB_SetTurnaroundTime+0x12c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d202      	bcs.n	800373e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003738:	2309      	movs	r3, #9
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	e01a      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	4a1e      	ldr	r2, [pc, #120]	; (80037bc <USB_SetTurnaroundTime+0x12c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d306      	bcc.n	8003754 <USB_SetTurnaroundTime+0xc4>
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	4a1d      	ldr	r2, [pc, #116]	; (80037c0 <USB_SetTurnaroundTime+0x130>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d802      	bhi.n	8003754 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800374e:	2308      	movs	r3, #8
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	e00f      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	4a1a      	ldr	r2, [pc, #104]	; (80037c0 <USB_SetTurnaroundTime+0x130>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d906      	bls.n	800376a <USB_SetTurnaroundTime+0xda>
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	4a19      	ldr	r2, [pc, #100]	; (80037c4 <USB_SetTurnaroundTime+0x134>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d202      	bcs.n	800376a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003764:	2307      	movs	r3, #7
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	e004      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800376a:	2306      	movs	r3, #6
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	e001      	b.n	8003774 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003770:	2309      	movs	r3, #9
 8003772:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	029b      	lsls	r3, r3, #10
 8003788:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800378c:	431a      	orrs	r2, r3
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	371c      	adds	r7, #28
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	00d8acbf 	.word	0x00d8acbf
 80037a4:	00e4e1c0 	.word	0x00e4e1c0
 80037a8:	00f42400 	.word	0x00f42400
 80037ac:	01067380 	.word	0x01067380
 80037b0:	011a499f 	.word	0x011a499f
 80037b4:	01312cff 	.word	0x01312cff
 80037b8:	014ca43f 	.word	0x014ca43f
 80037bc:	016e3600 	.word	0x016e3600
 80037c0:	01a6ab1f 	.word	0x01a6ab1f
 80037c4:	01e84800 	.word	0x01e84800

080037c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f043 0201 	orr.w	r2, r3, #1
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f023 0201 	bic.w	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr

0800380c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003828:	78fb      	ldrb	r3, [r7, #3]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d115      	bne.n	800385a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800383a:	2001      	movs	r0, #1
 800383c:	f7fd f808 	bl	8000850 <HAL_Delay>
      ms++;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	3301      	adds	r3, #1
 8003844:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f001 f8cf 	bl	80049ea <USB_GetMode>
 800384c:	4603      	mov	r3, r0
 800384e:	2b01      	cmp	r3, #1
 8003850:	d01e      	beq.n	8003890 <USB_SetCurrentMode+0x84>
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b31      	cmp	r3, #49	; 0x31
 8003856:	d9f0      	bls.n	800383a <USB_SetCurrentMode+0x2e>
 8003858:	e01a      	b.n	8003890 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800385a:	78fb      	ldrb	r3, [r7, #3]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d115      	bne.n	800388c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800386c:	2001      	movs	r0, #1
 800386e:	f7fc ffef 	bl	8000850 <HAL_Delay>
      ms++;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	3301      	adds	r3, #1
 8003876:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f001 f8b6 	bl	80049ea <USB_GetMode>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d005      	beq.n	8003890 <USB_SetCurrentMode+0x84>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2b31      	cmp	r3, #49	; 0x31
 8003888:	d9f0      	bls.n	800386c <USB_SetCurrentMode+0x60>
 800388a:	e001      	b.n	8003890 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e005      	b.n	800389c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2b32      	cmp	r3, #50	; 0x32
 8003894:	d101      	bne.n	800389a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}

080038a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80038a4:	b084      	sub	sp, #16
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b086      	sub	sp, #24
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80038b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80038be:	2300      	movs	r3, #0
 80038c0:	613b      	str	r3, [r7, #16]
 80038c2:	e009      	b.n	80038d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	3340      	adds	r3, #64	; 0x40
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	2200      	movs	r2, #0
 80038d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	3301      	adds	r3, #1
 80038d6:	613b      	str	r3, [r7, #16]
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	2b0e      	cmp	r3, #14
 80038dc:	d9f2      	bls.n	80038c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80038de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d11c      	bne.n	800391e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038f2:	f043 0302 	orr.w	r3, r3, #2
 80038f6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038fc:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	e005      	b.n	800392a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003922:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003930:	461a      	mov	r2, r3
 8003932:	2300      	movs	r3, #0
 8003934:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800393c:	4619      	mov	r1, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003944:	461a      	mov	r2, r3
 8003946:	680b      	ldr	r3, [r1, #0]
 8003948:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800394a:	2103      	movs	r1, #3
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f955 	bl	8003bfc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003952:	2110      	movs	r1, #16
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 f8f1 	bl	8003b3c <USB_FlushTxFifo>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f91b 	bl	8003ba0 <USB_FlushRxFifo>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800397a:	461a      	mov	r2, r3
 800397c:	2300      	movs	r3, #0
 800397e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003986:	461a      	mov	r2, r3
 8003988:	2300      	movs	r3, #0
 800398a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003992:	461a      	mov	r2, r3
 8003994:	2300      	movs	r3, #0
 8003996:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003998:	2300      	movs	r3, #0
 800399a:	613b      	str	r3, [r7, #16]
 800399c:	e043      	b.n	8003a26 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	015a      	lsls	r2, r3, #5
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	4413      	add	r3, r2
 80039a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80039b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80039b4:	d118      	bne.n	80039e8 <USB_DevInit+0x144>
    {
      if (i == 0U)
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10a      	bne.n	80039d2 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	015a      	lsls	r2, r3, #5
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4413      	add	r3, r2
 80039c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039c8:	461a      	mov	r2, r3
 80039ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80039ce:	6013      	str	r3, [r2, #0]
 80039d0:	e013      	b.n	80039fa <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	015a      	lsls	r2, r3, #5
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4413      	add	r3, r2
 80039da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039de:	461a      	mov	r2, r3
 80039e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	e008      	b.n	80039fa <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	015a      	lsls	r2, r3, #5
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	4413      	add	r3, r2
 80039f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039f4:	461a      	mov	r2, r3
 80039f6:	2300      	movs	r3, #0
 80039f8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	015a      	lsls	r2, r3, #5
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4413      	add	r3, r2
 8003a02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a06:	461a      	mov	r2, r3
 8003a08:	2300      	movs	r3, #0
 8003a0a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	015a      	lsls	r2, r3, #5
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	4413      	add	r3, r2
 8003a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a18:	461a      	mov	r2, r3
 8003a1a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003a1e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	3301      	adds	r3, #1
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d3b7      	bcc.n	800399e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	e043      	b.n	8003abc <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	015a      	lsls	r2, r3, #5
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a4a:	d118      	bne.n	8003a7e <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d10a      	bne.n	8003a68 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	015a      	lsls	r2, r3, #5
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a5e:	461a      	mov	r2, r3
 8003a60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	e013      	b.n	8003a90 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a74:	461a      	mov	r2, r3
 8003a76:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	e008      	b.n	8003a90 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	015a      	lsls	r2, r3, #5
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	4413      	add	r3, r2
 8003a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	015a      	lsls	r2, r3, #5
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4413      	add	r3, r2
 8003a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	015a      	lsls	r2, r3, #5
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aae:	461a      	mov	r2, r3
 8003ab0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003ab4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d3b7      	bcc.n	8003a34 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ad2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ad6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003ae4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	699b      	ldr	r3, [r3, #24]
 8003aea:	f043 0210 	orr.w	r2, r3, #16
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699a      	ldr	r2, [r3, #24]
 8003af6:	4b10      	ldr	r3, [pc, #64]	; (8003b38 <USB_DevInit+0x294>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003afe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d005      	beq.n	8003b10 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	f043 0208 	orr.w	r2, r3, #8
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003b10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d107      	bne.n	8003b26 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003b1e:	f043 0304 	orr.w	r3, r3, #4
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3718      	adds	r7, #24
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b32:	b004      	add	sp, #16
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	803c3800 	.word	0x803c3800

08003b3c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	4a12      	ldr	r2, [pc, #72]	; (8003b9c <USB_FlushTxFifo+0x60>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e01a      	b.n	8003b90 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	daf3      	bge.n	8003b4a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	019b      	lsls	r3, r3, #6
 8003b6a:	f043 0220 	orr.w	r2, r3, #32
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	3301      	adds	r3, #1
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	4a08      	ldr	r2, [pc, #32]	; (8003b9c <USB_FlushTxFifo+0x60>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d901      	bls.n	8003b82 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e006      	b.n	8003b90 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	f003 0320 	and.w	r3, r3, #32
 8003b8a:	2b20      	cmp	r3, #32
 8003b8c:	d0f1      	beq.n	8003b72 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8003b8e:	2300      	movs	r3, #0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	00030d40 	.word	0x00030d40

08003ba0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	4a11      	ldr	r2, [pc, #68]	; (8003bf8 <USB_FlushRxFifo+0x58>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d901      	bls.n	8003bbc <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e017      	b.n	8003bec <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	daf3      	bge.n	8003bac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2210      	movs	r2, #16
 8003bcc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
 8003bd4:	4a08      	ldr	r2, [pc, #32]	; (8003bf8 <USB_FlushRxFifo+0x58>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e006      	b.n	8003bec <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b10      	cmp	r3, #16
 8003be8:	d0f1      	beq.n	8003bce <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3714      	adds	r7, #20
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr
 8003bf8:	00030d40 	.word	0x00030d40

08003bfc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	78fb      	ldrb	r3, [r7, #3]
 8003c16:	68f9      	ldr	r1, [r7, #12]
 8003c18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003c20:	2300      	movs	r3, #0
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b087      	sub	sp, #28
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f003 0306 	and.w	r3, r3, #6
 8003c46:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d002      	beq.n	8003c54 <USB_GetDevSpeed+0x26>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2b06      	cmp	r3, #6
 8003c52:	d102      	bne.n	8003c5a <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003c54:	2302      	movs	r3, #2
 8003c56:	75fb      	strb	r3, [r7, #23]
 8003c58:	e001      	b.n	8003c5e <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8003c5a:	230f      	movs	r3, #15
 8003c5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	371c      	adds	r7, #28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	785b      	ldrb	r3, [r3, #1]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d13a      	bne.n	8003cfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c8e:	69da      	ldr	r2, [r3, #28]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	f003 030f 	and.w	r3, r3, #15
 8003c98:	2101      	movs	r1, #1
 8003c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	68f9      	ldr	r1, [r7, #12]
 8003ca2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	015a      	lsls	r2, r3, #5
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d155      	bne.n	8003d6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	78db      	ldrb	r3, [r3, #3]
 8003cda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003cdc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	059b      	lsls	r3, r3, #22
 8003ce2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	0151      	lsls	r1, r2, #5
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	440a      	add	r2, r1
 8003cee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	e036      	b.n	8003d6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d04:	69da      	ldr	r2, [r3, #28]
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	2101      	movs	r1, #1
 8003d10:	fa01 f303 	lsl.w	r3, r1, r3
 8003d14:	041b      	lsls	r3, r3, #16
 8003d16:	68f9      	ldr	r1, [r7, #12]
 8003d18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	015a      	lsls	r2, r3, #5
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4413      	add	r3, r2
 8003d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d11a      	bne.n	8003d6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	78db      	ldrb	r3, [r3, #3]
 8003d50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003d52:	430b      	orrs	r3, r1
 8003d54:	4313      	orrs	r3, r2
 8003d56:	68ba      	ldr	r2, [r7, #8]
 8003d58:	0151      	lsls	r1, r2, #5
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	440a      	add	r2, r1
 8003d5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
	...

08003d7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	785b      	ldrb	r3, [r3, #1]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d161      	bne.n	8003e5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	015a      	lsls	r2, r3, #5
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4413      	add	r3, r2
 8003da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003daa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003dae:	d11f      	bne.n	8003df0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	0151      	lsls	r1, r2, #5
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	440a      	add	r2, r1
 8003dc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003dce:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	015a      	lsls	r2, r3, #5
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	0151      	lsls	r1, r2, #5
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	440a      	add	r2, r1
 8003de6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003dee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003df6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	2101      	movs	r1, #1
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	68f9      	ldr	r1, [r7, #12]
 8003e0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e10:	4013      	ands	r3, r2
 8003e12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e1a:	69da      	ldr	r2, [r3, #28]
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	f003 030f 	and.w	r3, r3, #15
 8003e24:	2101      	movs	r1, #1
 8003e26:	fa01 f303 	lsl.w	r3, r1, r3
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	43db      	mvns	r3, r3
 8003e2e:	68f9      	ldr	r1, [r7, #12]
 8003e30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e34:	4013      	ands	r3, r2
 8003e36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	015a      	lsls	r2, r3, #5
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4413      	add	r3, r2
 8003e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	0159      	lsls	r1, r3, #5
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	440b      	add	r3, r1
 8003e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e52:	4619      	mov	r1, r3
 8003e54:	4b35      	ldr	r3, [pc, #212]	; (8003f2c <USB_DeactivateEndpoint+0x1b0>)
 8003e56:	4013      	ands	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]
 8003e5a:	e060      	b.n	8003f1e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	015a      	lsls	r2, r3, #5
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4413      	add	r3, r2
 8003e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e72:	d11f      	bne.n	8003eb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	0151      	lsls	r1, r2, #5
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	440a      	add	r2, r1
 8003e8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003e8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003e92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	0151      	lsls	r1, r2, #5
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	440a      	add	r2, r1
 8003eaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003eae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003eb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	f003 030f 	and.w	r3, r3, #15
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	041b      	lsls	r3, r3, #16
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	68f9      	ldr	r1, [r7, #12]
 8003ed0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	f003 030f 	and.w	r3, r3, #15
 8003ee8:	2101      	movs	r1, #1
 8003eea:	fa01 f303 	lsl.w	r3, r1, r3
 8003eee:	041b      	lsls	r3, r3, #16
 8003ef0:	43db      	mvns	r3, r3
 8003ef2:	68f9      	ldr	r1, [r7, #12]
 8003ef4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	015a      	lsls	r2, r3, #5
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4413      	add	r3, r2
 8003f04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	0159      	lsls	r1, r3, #5
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	440b      	add	r3, r1
 8003f12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f16:	4619      	mov	r1, r3
 8003f18:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <USB_DeactivateEndpoint+0x1b4>)
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3714      	adds	r7, #20
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr
 8003f2c:	ec337800 	.word	0xec337800
 8003f30:	eff37800 	.word	0xeff37800

08003f34 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	785b      	ldrb	r3, [r3, #1]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	f040 810a 	bne.w	8004166 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d132      	bne.n	8003fc0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	015a      	lsls	r2, r3, #5
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	4413      	add	r3, r2
 8003f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	0151      	lsls	r1, r2, #5
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	440a      	add	r2, r1
 8003f70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003f78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003f7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	015a      	lsls	r2, r3, #5
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	4413      	add	r3, r2
 8003f86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f8a:	691b      	ldr	r3, [r3, #16]
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	0151      	lsls	r1, r2, #5
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	440a      	add	r2, r1
 8003f94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003f9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	015a      	lsls	r2, r3, #5
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	0151      	lsls	r1, r2, #5
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	440a      	add	r2, r1
 8003fb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fb8:	0cdb      	lsrs	r3, r3, #19
 8003fba:	04db      	lsls	r3, r3, #19
 8003fbc:	6113      	str	r3, [r2, #16]
 8003fbe:	e074      	b.n	80040aa <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	0151      	lsls	r1, r2, #5
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	440a      	add	r2, r1
 8003fd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fda:	0cdb      	lsrs	r3, r3, #19
 8003fdc:	04db      	lsls	r3, r3, #19
 8003fde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	015a      	lsls	r2, r3, #5
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	0151      	lsls	r1, r2, #5
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	440a      	add	r2, r1
 8003ff6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ffa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003ffe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004002:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	015a      	lsls	r2, r3, #5
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004010:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	6959      	ldr	r1, [r3, #20]
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	440b      	add	r3, r1
 800401c:	1e59      	subs	r1, r3, #1
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	fbb1 f3f3 	udiv	r3, r1, r3
 8004026:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004028:	4baf      	ldr	r3, [pc, #700]	; (80042e8 <USB_EPStartXfer+0x3b4>)
 800402a:	400b      	ands	r3, r1
 800402c:	6939      	ldr	r1, [r7, #16]
 800402e:	0148      	lsls	r0, r1, #5
 8004030:	6979      	ldr	r1, [r7, #20]
 8004032:	4401      	add	r1, r0
 8004034:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004038:	4313      	orrs	r3, r2
 800403a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	4413      	add	r3, r2
 8004044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004048:	691a      	ldr	r2, [r3, #16]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004052:	6939      	ldr	r1, [r7, #16]
 8004054:	0148      	lsls	r0, r1, #5
 8004056:	6979      	ldr	r1, [r7, #20]
 8004058:	4401      	add	r1, r0
 800405a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800405e:	4313      	orrs	r3, r2
 8004060:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	78db      	ldrb	r3, [r3, #3]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d11f      	bne.n	80040aa <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	015a      	lsls	r2, r3, #5
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	4413      	add	r3, r2
 8004072:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	0151      	lsls	r1, r2, #5
 800407c:	697a      	ldr	r2, [r7, #20]
 800407e:	440a      	add	r2, r1
 8004080:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004084:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004088:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	4413      	add	r3, r2
 8004092:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	0151      	lsls	r1, r2, #5
 800409c:	697a      	ldr	r2, [r7, #20]
 800409e:	440a      	add	r2, r1
 80040a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80040a8:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	015a      	lsls	r2, r3, #5
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	4413      	add	r3, r2
 80040b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	0151      	lsls	r1, r2, #5
 80040bc:	697a      	ldr	r2, [r7, #20]
 80040be:	440a      	add	r2, r1
 80040c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80040c8:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	78db      	ldrb	r3, [r3, #3]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d015      	beq.n	80040fe <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8100 	beq.w	80042dc <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	f003 030f 	and.w	r3, r3, #15
 80040ec:	2101      	movs	r1, #1
 80040ee:	fa01 f303 	lsl.w	r3, r1, r3
 80040f2:	6979      	ldr	r1, [r7, #20]
 80040f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80040f8:	4313      	orrs	r3, r2
 80040fa:	634b      	str	r3, [r1, #52]	; 0x34
 80040fc:	e0ee      	b.n	80042dc <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410a:	2b00      	cmp	r3, #0
 800410c:	d110      	bne.n	8004130 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	015a      	lsls	r2, r3, #5
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	4413      	add	r3, r2
 8004116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	0151      	lsls	r1, r2, #5
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	440a      	add	r2, r1
 8004124:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004128:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	e00f      	b.n	8004150 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	015a      	lsls	r2, r3, #5
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	4413      	add	r3, r2
 8004138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	693a      	ldr	r2, [r7, #16]
 8004140:	0151      	lsls	r1, r2, #5
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	440a      	add	r2, r1
 8004146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800414a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800414e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	68d9      	ldr	r1, [r3, #12]
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	781a      	ldrb	r2, [r3, #0]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	b29b      	uxth	r3, r3
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f9e2 	bl	8004528 <USB_WritePacket>
 8004164:	e0ba      	b.n	80042dc <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	015a      	lsls	r2, r3, #5
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	4413      	add	r3, r2
 800416e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	0151      	lsls	r1, r2, #5
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	440a      	add	r2, r1
 800417c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004180:	0cdb      	lsrs	r3, r3, #19
 8004182:	04db      	lsls	r3, r3, #19
 8004184:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	015a      	lsls	r2, r3, #5
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	4413      	add	r3, r2
 800418e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004192:	691b      	ldr	r3, [r3, #16]
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	0151      	lsls	r1, r2, #5
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	440a      	add	r2, r1
 800419c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80041a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80041a8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d123      	bne.n	80041fa <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	015a      	lsls	r2, r3, #5
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	4413      	add	r3, r2
 80041ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041be:	691a      	ldr	r2, [r3, #16]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041c8:	6939      	ldr	r1, [r7, #16]
 80041ca:	0148      	lsls	r0, r1, #5
 80041cc:	6979      	ldr	r1, [r7, #20]
 80041ce:	4401      	add	r1, r0
 80041d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80041d4:	4313      	orrs	r3, r2
 80041d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	015a      	lsls	r2, r3, #5
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	4413      	add	r3, r2
 80041e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	0151      	lsls	r1, r2, #5
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	440a      	add	r2, r1
 80041ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80041f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80041f6:	6113      	str	r3, [r2, #16]
 80041f8:	e033      	b.n	8004262 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	695a      	ldr	r2, [r3, #20]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	4413      	add	r3, r2
 8004204:	1e5a      	subs	r2, r3, #1
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	fbb2 f3f3 	udiv	r3, r2, r3
 800420e:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	015a      	lsls	r2, r3, #5
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	4413      	add	r3, r2
 8004218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800421c:	691a      	ldr	r2, [r3, #16]
 800421e:	89fb      	ldrh	r3, [r7, #14]
 8004220:	04d9      	lsls	r1, r3, #19
 8004222:	4b31      	ldr	r3, [pc, #196]	; (80042e8 <USB_EPStartXfer+0x3b4>)
 8004224:	400b      	ands	r3, r1
 8004226:	6939      	ldr	r1, [r7, #16]
 8004228:	0148      	lsls	r0, r1, #5
 800422a:	6979      	ldr	r1, [r7, #20]
 800422c:	4401      	add	r1, r0
 800422e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004232:	4313      	orrs	r3, r2
 8004234:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	015a      	lsls	r2, r3, #5
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	4413      	add	r3, r2
 800423e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004242:	691a      	ldr	r2, [r3, #16]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	89f9      	ldrh	r1, [r7, #14]
 800424a:	fb01 f303 	mul.w	r3, r1, r3
 800424e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004252:	6939      	ldr	r1, [r7, #16]
 8004254:	0148      	lsls	r0, r1, #5
 8004256:	6979      	ldr	r1, [r7, #20]
 8004258:	4401      	add	r1, r0
 800425a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800425e:	4313      	orrs	r3, r2
 8004260:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	78db      	ldrb	r3, [r3, #3]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d128      	bne.n	80042bc <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004276:	2b00      	cmp	r3, #0
 8004278:	d110      	bne.n	800429c <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	0151      	lsls	r1, r2, #5
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	440a      	add	r2, r1
 8004290:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004294:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	e00f      	b.n	80042bc <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	0151      	lsls	r1, r2, #5
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	440a      	add	r2, r1
 80042b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80042b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ba:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	015a      	lsls	r2, r3, #5
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	4413      	add	r3, r2
 80042c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	0151      	lsls	r1, r2, #5
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	440a      	add	r2, r1
 80042d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80042d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3718      	adds	r7, #24
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	1ff80000 	.word	0x1ff80000

080042ec <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	785b      	ldrb	r3, [r3, #1]
 8004304:	2b01      	cmp	r3, #1
 8004306:	f040 80ab 	bne.w	8004460 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d132      	bne.n	8004378 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	015a      	lsls	r2, r3, #5
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	4413      	add	r3, r2
 800431a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	0151      	lsls	r1, r2, #5
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	440a      	add	r2, r1
 8004328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800432c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004330:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004334:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	4413      	add	r3, r2
 800433e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	0151      	lsls	r1, r2, #5
 8004348:	68fa      	ldr	r2, [r7, #12]
 800434a:	440a      	add	r2, r1
 800434c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004350:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004354:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	015a      	lsls	r2, r3, #5
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	4413      	add	r3, r2
 800435e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	0151      	lsls	r1, r2, #5
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	440a      	add	r2, r1
 800436c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004370:	0cdb      	lsrs	r3, r3, #19
 8004372:	04db      	lsls	r3, r3, #19
 8004374:	6113      	str	r3, [r2, #16]
 8004376:	e04e      	b.n	8004416 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	015a      	lsls	r2, r3, #5
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4413      	add	r3, r2
 8004380:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	0151      	lsls	r1, r2, #5
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	440a      	add	r2, r1
 800438e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004392:	0cdb      	lsrs	r3, r3, #19
 8004394:	04db      	lsls	r3, r3, #19
 8004396:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	015a      	lsls	r2, r3, #5
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4413      	add	r3, r2
 80043a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	68ba      	ldr	r2, [r7, #8]
 80043a8:	0151      	lsls	r1, r2, #5
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	440a      	add	r2, r1
 80043ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80043b2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80043b6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80043ba:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	695a      	ldr	r2, [r3, #20]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d903      	bls.n	80043d0 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	689a      	ldr	r2, [r3, #8]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	015a      	lsls	r2, r3, #5
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4413      	add	r3, r2
 80043d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	0151      	lsls	r1, r2, #5
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	440a      	add	r2, r1
 80043e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80043ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80043ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	015a      	lsls	r2, r3, #5
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043fc:	691a      	ldr	r2, [r3, #16]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	0148      	lsls	r0, r1, #5
 800440a:	68f9      	ldr	r1, [r7, #12]
 800440c:	4401      	add	r1, r0
 800440e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004412:	4313      	orrs	r3, r2
 8004414:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	015a      	lsls	r2, r3, #5
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4413      	add	r3, r2
 800441e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	0151      	lsls	r1, r2, #5
 8004428:	68fa      	ldr	r2, [r7, #12]
 800442a:	440a      	add	r2, r1
 800442c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004430:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004434:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d06d      	beq.n	800451a <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004444:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	2101      	movs	r1, #1
 8004450:	fa01 f303 	lsl.w	r3, r1, r3
 8004454:	68f9      	ldr	r1, [r7, #12]
 8004456:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800445a:	4313      	orrs	r3, r2
 800445c:	634b      	str	r3, [r1, #52]	; 0x34
 800445e:	e05c      	b.n	800451a <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	68ba      	ldr	r2, [r7, #8]
 8004470:	0151      	lsls	r1, r2, #5
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	440a      	add	r2, r1
 8004476:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800447a:	0cdb      	lsrs	r3, r3, #19
 800447c:	04db      	lsls	r3, r3, #19
 800447e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	0151      	lsls	r1, r2, #5
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	440a      	add	r2, r1
 8004496:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800449a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800449e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80044a2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	015a      	lsls	r2, r3, #5
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4413      	add	r3, r2
 80044bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	0151      	lsls	r1, r2, #5
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	440a      	add	r2, r1
 80044ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80044d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	015a      	lsls	r2, r3, #5
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4413      	add	r3, r2
 80044dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044e0:	691a      	ldr	r2, [r3, #16]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044ea:	68b9      	ldr	r1, [r7, #8]
 80044ec:	0148      	lsls	r0, r1, #5
 80044ee:	68f9      	ldr	r1, [r7, #12]
 80044f0:	4401      	add	r1, r0
 80044f2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80044f6:	4313      	orrs	r3, r2
 80044f8:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	015a      	lsls	r2, r3, #5
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	0151      	lsls	r1, r2, #5
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	440a      	add	r2, r1
 8004510:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004514:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004518:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004528:	b480      	push	{r7}
 800452a:	b089      	sub	sp, #36	; 0x24
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	4611      	mov	r1, r2
 8004534:	461a      	mov	r2, r3
 8004536:	460b      	mov	r3, r1
 8004538:	71fb      	strb	r3, [r7, #7]
 800453a:	4613      	mov	r3, r2
 800453c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004546:	88bb      	ldrh	r3, [r7, #4]
 8004548:	3303      	adds	r3, #3
 800454a:	089b      	lsrs	r3, r3, #2
 800454c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800454e:	2300      	movs	r3, #0
 8004550:	61bb      	str	r3, [r7, #24]
 8004552:	e018      	b.n	8004586 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	031a      	lsls	r2, r3, #12
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	4413      	add	r3, r2
 800455c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004560:	461a      	mov	r2, r3
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	3301      	adds	r3, #1
 800456c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	3301      	adds	r3, #1
 8004572:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	3301      	adds	r3, #1
 8004578:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	3301      	adds	r3, #1
 800457e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	3301      	adds	r3, #1
 8004584:	61bb      	str	r3, [r7, #24]
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	429a      	cmp	r2, r3
 800458c:	d3e2      	bcc.n	8004554 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800458e:	2300      	movs	r3, #0
}
 8004590:	4618      	mov	r0, r3
 8004592:	3724      	adds	r7, #36	; 0x24
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800459c:	b480      	push	{r7}
 800459e:	b08b      	sub	sp, #44	; 0x2c
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	4613      	mov	r3, r2
 80045a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	089b      	lsrs	r3, r3, #2
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80045ba:	88fb      	ldrh	r3, [r7, #6]
 80045bc:	f003 0303 	and.w	r3, r3, #3
 80045c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80045c2:	2300      	movs	r3, #0
 80045c4:	623b      	str	r3, [r7, #32]
 80045c6:	e014      	b.n	80045f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80045d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d6:	3301      	adds	r3, #1
 80045d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045dc:	3301      	adds	r3, #1
 80045de:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e2:	3301      	adds	r3, #1
 80045e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e8:	3301      	adds	r3, #1
 80045ea:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	3301      	adds	r3, #1
 80045f0:	623b      	str	r3, [r7, #32]
 80045f2:	6a3a      	ldr	r2, [r7, #32]
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d3e6      	bcc.n	80045c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80045fa:	8bfb      	ldrh	r3, [r7, #30]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d01e      	beq.n	800463e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800460a:	461a      	mov	r2, r3
 800460c:	f107 0310 	add.w	r3, r7, #16
 8004610:	6812      	ldr	r2, [r2, #0]
 8004612:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	00db      	lsls	r3, r3, #3
 800461c:	fa22 f303 	lsr.w	r3, r2, r3
 8004620:	b2da      	uxtb	r2, r3
 8004622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004624:	701a      	strb	r2, [r3, #0]
      i++;
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	3301      	adds	r3, #1
 800462a:	623b      	str	r3, [r7, #32]
      pDest++;
 800462c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462e:	3301      	adds	r3, #1
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004632:	8bfb      	ldrh	r3, [r7, #30]
 8004634:	3b01      	subs	r3, #1
 8004636:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004638:	8bfb      	ldrh	r3, [r7, #30]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1ea      	bne.n	8004614 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800463e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004640:	4618      	mov	r0, r3
 8004642:	372c      	adds	r7, #44	; 0x2c
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	785b      	ldrb	r3, [r3, #1]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d12c      	bne.n	80046c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4413      	add	r3, r2
 8004670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2b00      	cmp	r3, #0
 8004678:	db12      	blt.n	80046a0 <USB_EPSetStall+0x54>
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00f      	beq.n	80046a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	015a      	lsls	r2, r3, #5
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	0151      	lsls	r1, r2, #5
 8004692:	68fa      	ldr	r2, [r7, #12]
 8004694:	440a      	add	r2, r1
 8004696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800469a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800469e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	0151      	lsls	r1, r2, #5
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	440a      	add	r2, r1
 80046b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	e02b      	b.n	800471a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	db12      	blt.n	80046fa <USB_EPSetStall+0xae>
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00f      	beq.n	80046fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	015a      	lsls	r2, r3, #5
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	4413      	add	r3, r2
 80046e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	0151      	lsls	r1, r2, #5
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	440a      	add	r2, r1
 80046f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80046f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	015a      	lsls	r2, r3, #5
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	4413      	add	r3, r2
 8004702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	0151      	lsls	r1, r2, #5
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	440a      	add	r2, r1
 8004710:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004714:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004718:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3714      	adds	r7, #20
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	781b      	ldrb	r3, [r3, #0]
 800473a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	785b      	ldrb	r3, [r3, #1]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d128      	bne.n	8004796 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	015a      	lsls	r2, r3, #5
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4413      	add	r3, r2
 800474c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	0151      	lsls	r1, r2, #5
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	440a      	add	r2, r1
 800475a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800475e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004762:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	78db      	ldrb	r3, [r3, #3]
 8004768:	2b03      	cmp	r3, #3
 800476a:	d003      	beq.n	8004774 <USB_EPClearStall+0x4c>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	78db      	ldrb	r3, [r3, #3]
 8004770:	2b02      	cmp	r3, #2
 8004772:	d138      	bne.n	80047e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	015a      	lsls	r2, r3, #5
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	4413      	add	r3, r2
 800477c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	0151      	lsls	r1, r2, #5
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	440a      	add	r2, r1
 800478a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800478e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004792:	6013      	str	r3, [r2, #0]
 8004794:	e027      	b.n	80047e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	015a      	lsls	r2, r3, #5
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4413      	add	r3, r2
 800479e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	0151      	lsls	r1, r2, #5
 80047a8:	68fa      	ldr	r2, [r7, #12]
 80047aa:	440a      	add	r2, r1
 80047ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047b0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80047b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	78db      	ldrb	r3, [r3, #3]
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d003      	beq.n	80047c6 <USB_EPClearStall+0x9e>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	78db      	ldrb	r3, [r3, #3]
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d10f      	bne.n	80047e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	015a      	lsls	r2, r3, #5
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4413      	add	r3, r2
 80047ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	0151      	lsls	r1, r2, #5
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	440a      	add	r2, r1
 80047dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	460b      	mov	r3, r1
 80047fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68fa      	ldr	r2, [r7, #12]
 800480e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004812:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004816:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004828:	68f9      	ldr	r1, [r7, #12]
 800482a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	68fa      	ldr	r2, [r7, #12]
 8004856:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800485a:	f023 0303 	bic.w	r3, r3, #3
 800485e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800486e:	f023 0302 	bic.w	r3, r3, #2
 8004872:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004882:	b480      	push	{r7}
 8004884:	b085      	sub	sp, #20
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800489c:	f023 0303 	bic.w	r3, r3, #3
 80048a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048b0:	f043 0302 	orr.w	r3, r3, #2
 80048b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	4013      	ands	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80048dc:	68fb      	ldr	r3, [r7, #12]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3714      	adds	r7, #20
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b085      	sub	sp, #20
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004906:	69db      	ldr	r3, [r3, #28]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	4013      	ands	r3, r2
 800490c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	0c1b      	lsrs	r3, r3, #16
}
 8004912:	4618      	mov	r0, r3
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr

0800491e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800491e:	b480      	push	{r7}
 8004920:	b085      	sub	sp, #20
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	4013      	ands	r3, r2
 8004940:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	b29b      	uxth	r3, r3
}
 8004946:	4618      	mov	r0, r3
 8004948:	3714      	adds	r7, #20
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004952:	b480      	push	{r7}
 8004954:	b085      	sub	sp, #20
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	460b      	mov	r3, r1
 800495c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004962:	78fb      	ldrb	r3, [r7, #3]
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4413      	add	r3, r2
 800496a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	68ba      	ldr	r2, [r7, #8]
 800497c:	4013      	ands	r3, r2
 800497e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004980:	68bb      	ldr	r3, [r7, #8]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800498e:	b480      	push	{r7}
 8004990:	b087      	sub	sp, #28
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
 8004996:	460b      	mov	r3, r1
 8004998:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	fa22 f303 	lsr.w	r3, r2, r3
 80049be:	01db      	lsls	r3, r3, #7
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80049c8:	78fb      	ldrb	r3, [r7, #3]
 80049ca:	015a      	lsls	r2, r3, #5
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	4413      	add	r3, r2
 80049d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	4013      	ands	r3, r2
 80049da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80049dc:	68bb      	ldr	r3, [r7, #8]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	371c      	adds	r7, #28
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	f003 0301 	and.w	r3, r3, #1
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b085      	sub	sp, #20
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a20:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004a24:	f023 0307 	bic.w	r3, r3, #7
 8004a28:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a3c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3714      	adds	r7, #20
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	333c      	adds	r3, #60	; 0x3c
 8004a5e:	3304      	adds	r3, #4
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4a1c      	ldr	r2, [pc, #112]	; (8004ad8 <USB_EP0_OutStart+0x8c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d90a      	bls.n	8004a82 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a7c:	d101      	bne.n	8004a82 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	e024      	b.n	8004acc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a88:	461a      	mov	r2, r3
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004aa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ab0:	f043 0318 	orr.w	r3, r3, #24
 8004ab4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ac4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8004ac8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3714      	adds	r7, #20
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	4f54300a 	.word	0x4f54300a

08004adc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b085      	sub	sp, #20
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3301      	adds	r3, #1
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	4a13      	ldr	r2, [pc, #76]	; (8004b3c <USB_CoreReset+0x60>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d901      	bls.n	8004af8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e01a      	b.n	8004b2e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	daf3      	bge.n	8004ae8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004b00:	2300      	movs	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f043 0201 	orr.w	r2, r3, #1
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	3301      	adds	r3, #1
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	4a09      	ldr	r2, [pc, #36]	; (8004b3c <USB_CoreReset+0x60>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d901      	bls.n	8004b20 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e006      	b.n	8004b2e <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d0f1      	beq.n	8004b10 <USB_CoreReset+0x34>

  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3714      	adds	r7, #20
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	00030d40 	.word	0x00030d40

08004b40 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	460b      	mov	r3, r1
 8004b4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004b4c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004b50:	f002 fafe 	bl	8007150 <USBD_static_malloc>
 8004b54:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d105      	bne.n	8004b68 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8004b64:	2302      	movs	r3, #2
 8004b66:	e066      	b.n	8004c36 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	7c1b      	ldrb	r3, [r3, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d119      	bne.n	8004bac <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004b78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b7c:	2202      	movs	r2, #2
 8004b7e:	2181      	movs	r1, #129	; 0x81
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f002 f8d1 	bl	8006d28 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004b8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b90:	2202      	movs	r2, #2
 8004b92:	2101      	movs	r1, #1
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f002 f8c7 	bl	8006d28 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2210      	movs	r2, #16
 8004ba6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8004baa:	e016      	b.n	8004bda <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004bac:	2340      	movs	r3, #64	; 0x40
 8004bae:	2202      	movs	r2, #2
 8004bb0:	2181      	movs	r1, #129	; 0x81
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f002 f8b8 	bl	8006d28 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004bbe:	2340      	movs	r3, #64	; 0x40
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f002 f8af 	bl	8006d28 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2210      	movs	r2, #16
 8004bd6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004bda:	2308      	movs	r3, #8
 8004bdc:	2203      	movs	r2, #3
 8004bde:	2182      	movs	r1, #130	; 0x82
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f002 f8a1 	bl	8006d28 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	7c1b      	ldrb	r3, [r3, #16]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d109      	bne.n	8004c24 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004c16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f002 f9fd 	bl	800701c <USBD_LL_PrepareReceive>
 8004c22:	e007      	b.n	8004c34 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004c2a:	2340      	movs	r3, #64	; 0x40
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f002 f9f4 	bl	800701c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	460b      	mov	r3, r1
 8004c48:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004c4a:	2181      	movs	r1, #129	; 0x81
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f002 f8a9 	bl	8006da4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8004c58:	2101      	movs	r1, #1
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f002 f8a2 	bl	8006da4 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004c68:	2182      	movs	r1, #130	; 0x82
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f002 f89a 	bl	8006da4 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d00e      	beq.n	8004ca8 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f002 fa66 	bl	800716c <USBD_static_free>
    pdev->pClassData = NULL;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3708      	adds	r7, #8
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	bd80      	pop	{r7, pc}
	...

08004cb4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004cc4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e0af      	b.n	8004e3c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d03f      	beq.n	8004d68 <USBD_CDC_Setup+0xb4>
 8004ce8:	2b20      	cmp	r3, #32
 8004cea:	f040 809f 	bne.w	8004e2c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	88db      	ldrh	r3, [r3, #6]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d02e      	beq.n	8004d54 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	781b      	ldrb	r3, [r3, #0]
 8004cfa:	b25b      	sxtb	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	da16      	bge.n	8004d2e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8004d0c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004d0e:	683a      	ldr	r2, [r7, #0]
 8004d10:	88d2      	ldrh	r2, [r2, #6]
 8004d12:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	88db      	ldrh	r3, [r3, #6]
 8004d18:	2b07      	cmp	r3, #7
 8004d1a:	bf28      	it	cs
 8004d1c:	2307      	movcs	r3, #7
 8004d1e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	89fa      	ldrh	r2, [r7, #14]
 8004d24:	4619      	mov	r1, r3
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f001 fb43 	bl	80063b2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8004d2c:	e085      	b.n	8004e3a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	785a      	ldrb	r2, [r3, #1]
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	88db      	ldrh	r3, [r3, #6]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8004d44:	6939      	ldr	r1, [r7, #16]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	88db      	ldrh	r3, [r3, #6]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f001 fb5c 	bl	800640a <USBD_CtlPrepareRx>
      break;
 8004d52:	e072      	b.n	8004e3a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	7850      	ldrb	r0, [r2, #1]
 8004d60:	2200      	movs	r2, #0
 8004d62:	6839      	ldr	r1, [r7, #0]
 8004d64:	4798      	blx	r3
      break;
 8004d66:	e068      	b.n	8004e3a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	785b      	ldrb	r3, [r3, #1]
 8004d6c:	2b0b      	cmp	r3, #11
 8004d6e:	d852      	bhi.n	8004e16 <USBD_CDC_Setup+0x162>
 8004d70:	a201      	add	r2, pc, #4	; (adr r2, 8004d78 <USBD_CDC_Setup+0xc4>)
 8004d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d76:	bf00      	nop
 8004d78:	08004da9 	.word	0x08004da9
 8004d7c:	08004e25 	.word	0x08004e25
 8004d80:	08004e17 	.word	0x08004e17
 8004d84:	08004e17 	.word	0x08004e17
 8004d88:	08004e17 	.word	0x08004e17
 8004d8c:	08004e17 	.word	0x08004e17
 8004d90:	08004e17 	.word	0x08004e17
 8004d94:	08004e17 	.word	0x08004e17
 8004d98:	08004e17 	.word	0x08004e17
 8004d9c:	08004e17 	.word	0x08004e17
 8004da0:	08004dd3 	.word	0x08004dd3
 8004da4:	08004dfd 	.word	0x08004dfd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b03      	cmp	r3, #3
 8004db2:	d107      	bne.n	8004dc4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8004db4:	f107 030a 	add.w	r3, r7, #10
 8004db8:	2202      	movs	r2, #2
 8004dba:	4619      	mov	r1, r3
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f001 faf8 	bl	80063b2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004dc2:	e032      	b.n	8004e2a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8004dc4:	6839      	ldr	r1, [r7, #0]
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f001 fa82 	bl	80062d0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	75fb      	strb	r3, [r7, #23]
          break;
 8004dd0:	e02b      	b.n	8004e2a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d107      	bne.n	8004dee <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8004dde:	f107 030d 	add.w	r3, r7, #13
 8004de2:	2201      	movs	r2, #1
 8004de4:	4619      	mov	r1, r3
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f001 fae3 	bl	80063b2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004dec:	e01d      	b.n	8004e2a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8004dee:	6839      	ldr	r1, [r7, #0]
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f001 fa6d 	bl	80062d0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004df6:	2303      	movs	r3, #3
 8004df8:	75fb      	strb	r3, [r7, #23]
          break;
 8004dfa:	e016      	b.n	8004e2a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d00f      	beq.n	8004e28 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8004e08:	6839      	ldr	r1, [r7, #0]
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f001 fa60 	bl	80062d0 <USBD_CtlError>
            ret = USBD_FAIL;
 8004e10:	2303      	movs	r3, #3
 8004e12:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004e14:	e008      	b.n	8004e28 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f001 fa59 	bl	80062d0 <USBD_CtlError>
          ret = USBD_FAIL;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	75fb      	strb	r3, [r7, #23]
          break;
 8004e22:	e002      	b.n	8004e2a <USBD_CDC_Setup+0x176>
          break;
 8004e24:	bf00      	nop
 8004e26:	e008      	b.n	8004e3a <USBD_CDC_Setup+0x186>
          break;
 8004e28:	bf00      	nop
      }
      break;
 8004e2a:	e006      	b.n	8004e3a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8004e2c:	6839      	ldr	r1, [r7, #0]
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f001 fa4e 	bl	80062d0 <USBD_CtlError>
      ret = USBD_FAIL;
 8004e34:	2303      	movs	r3, #3
 8004e36:	75fb      	strb	r3, [r7, #23]
      break;
 8004e38:	bf00      	nop
  }

  return (uint8_t)ret;
 8004e3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8004e56:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e04f      	b.n	8004f06 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004e6c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4413      	add	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	3318      	adds	r3, #24
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d029      	beq.n	8004ed8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	4413      	add	r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	3318      	adds	r3, #24
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	78f9      	ldrb	r1, [r7, #3]
 8004e98:	68f8      	ldr	r0, [r7, #12]
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	1a5b      	subs	r3, r3, r1
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4403      	add	r3, r0
 8004ea4:	3344      	adds	r3, #68	; 0x44
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	fbb2 f1f3 	udiv	r1, r2, r3
 8004eac:	fb03 f301 	mul.w	r3, r3, r1
 8004eb0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d110      	bne.n	8004ed8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8004eb6:	78fa      	ldrb	r2, [r7, #3]
 8004eb8:	6879      	ldr	r1, [r7, #4]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4413      	add	r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	440b      	add	r3, r1
 8004ec4:	3318      	adds	r3, #24
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004eca:	78f9      	ldrb	r1, [r7, #3]
 8004ecc:	2300      	movs	r3, #0
 8004ece:	2200      	movs	r2, #0
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f002 f86b 	bl	8006fac <USBD_LL_Transmit>
 8004ed6:	e015      	b.n	8004f04 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00b      	beq.n	8004f04 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8004efa:	68ba      	ldr	r2, [r7, #8]
 8004efc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8004f00:	78fa      	ldrb	r2, [r7, #3]
 8004f02:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	460b      	mov	r3, r1
 8004f18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004f20:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d101      	bne.n	8004f30 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e015      	b.n	8004f5c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004f30:	78fb      	ldrb	r3, [r7, #3]
 8004f32:	4619      	mov	r1, r3
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f002 f8a9 	bl	800708c <USBD_LL_GetRxDataSize>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004f50:	68fa      	ldr	r2, [r7, #12]
 8004f52:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004f56:	4611      	mov	r1, r2
 8004f58:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3710      	adds	r7, #16
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004f72:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8004f7a:	2303      	movs	r3, #3
 8004f7c:	e01b      	b.n	8004fb6 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d015      	beq.n	8004fb4 <USBD_CDC_EP0_RxReady+0x50>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004f8e:	2bff      	cmp	r3, #255	; 0xff
 8004f90:	d010      	beq.n	8004fb4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8004fa0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004fa8:	b292      	uxth	r2, r2
 8004faa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	22ff      	movs	r2, #255	; 0xff
 8004fb0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
	...

08004fc0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2243      	movs	r2, #67	; 0x43
 8004fcc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8004fce:	4b03      	ldr	r3, [pc, #12]	; (8004fdc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	370c      	adds	r7, #12
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr
 8004fdc:	20000094 	.word	0x20000094

08004fe0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2243      	movs	r2, #67	; 0x43
 8004fec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8004fee:	4b03      	ldr	r3, [pc, #12]	; (8004ffc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	20000050 	.word	0x20000050

08005000 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2243      	movs	r2, #67	; 0x43
 800500c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800500e:	4b03      	ldr	r3, [pc, #12]	; (800501c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	200000d8 	.word	0x200000d8

08005020 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	220a      	movs	r2, #10
 800502c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800502e:	4b03      	ldr	r3, [pc, #12]	; (800503c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005030:	4618      	mov	r0, r3
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	2000000c 	.word	0x2000000c

08005040 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005050:	2303      	movs	r3, #3
 8005052:	e004      	b.n	800505e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800506a:	b480      	push	{r7}
 800506c:	b087      	sub	sp, #28
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800507c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005084:	2303      	movs	r3, #3
 8005086:	e008      	b.n	800509a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr

080050a6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b085      	sub	sp, #20
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
 80050ae:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80050b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80050be:	2303      	movs	r3, #3
 80050c0:	e004      	b.n	80050cc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80050e6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e01a      	b.n	8005130 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005100:	2b00      	cmp	r3, #0
 8005102:	d114      	bne.n	800512e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2201      	movs	r2, #1
 8005108:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005122:	2181      	movs	r1, #129	; 0x81
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f001 ff41 	bl	8006fac <USBD_LL_Transmit>

    ret = USBD_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800512e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005130:	4618      	mov	r0, r3
 8005132:	3710      	adds	r7, #16
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005146:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005152:	2303      	movs	r3, #3
 8005154:	e016      	b.n	8005184 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	7c1b      	ldrb	r3, [r3, #16]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d109      	bne.n	8005172 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005168:	2101      	movs	r1, #1
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f001 ff56 	bl	800701c <USBD_LL_PrepareReceive>
 8005170:	e007      	b.n	8005182 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005178:	2340      	movs	r3, #64	; 0x40
 800517a:	2101      	movs	r1, #1
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f001 ff4d 	bl	800701c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	4613      	mov	r3, r2
 8005198:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80051a0:	2303      	movs	r3, #3
 80051a2:	e01f      	b.n	80051e4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	79fa      	ldrb	r2, [r7, #7]
 80051d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f001 fd27 	bl	8006c2c <USBD_LL_Init>
 80051de:	4603      	mov	r3, r0
 80051e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80051e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80051f6:	2300      	movs	r3, #0
 80051f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005200:	2303      	movs	r3, #3
 8005202:	e016      	b.n	8005232 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00b      	beq.n	8005230 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800521e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005220:	f107 020e 	add.w	r2, r7, #14
 8005224:	4610      	mov	r0, r2
 8005226:	4798      	blx	r3
 8005228:	4602      	mov	r2, r0
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b082      	sub	sp, #8
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f001 fd3e 	bl	8006cc4 <USBD_LL_Start>
 8005248:	4603      	mov	r3, r0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800525a:	2300      	movs	r3, #0
}
 800525c:	4618      	mov	r0, r3
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005274:	2303      	movs	r3, #3
 8005276:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800527e:	2b00      	cmp	r3, #0
 8005280:	d009      	beq.n	8005296 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	78fa      	ldrb	r2, [r7, #3]
 800528c:	4611      	mov	r1, r2
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	4798      	blx	r3
 8005292:	4603      	mov	r3, r0
 8005294:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005296:	7bfb      	ldrb	r3, [r7, #15]
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}

080052a0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	78fa      	ldrb	r2, [r7, #3]
 80052c0:	4611      	mov	r1, r2
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	4798      	blx	r3
  }

  return USBD_OK;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3708      	adds	r7, #8
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80052e0:	6839      	ldr	r1, [r7, #0]
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 ffba 	bl	800625c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80052f6:	461a      	mov	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005304:	f003 031f 	and.w	r3, r3, #31
 8005308:	2b02      	cmp	r3, #2
 800530a:	d01a      	beq.n	8005342 <USBD_LL_SetupStage+0x72>
 800530c:	2b02      	cmp	r3, #2
 800530e:	d822      	bhi.n	8005356 <USBD_LL_SetupStage+0x86>
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <USBD_LL_SetupStage+0x4a>
 8005314:	2b01      	cmp	r3, #1
 8005316:	d00a      	beq.n	800532e <USBD_LL_SetupStage+0x5e>
 8005318:	e01d      	b.n	8005356 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005320:	4619      	mov	r1, r3
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fa62 	bl	80057ec <USBD_StdDevReq>
 8005328:	4603      	mov	r3, r0
 800532a:	73fb      	strb	r3, [r7, #15]
      break;
 800532c:	e020      	b.n	8005370 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005334:	4619      	mov	r1, r3
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fac6 	bl	80058c8 <USBD_StdItfReq>
 800533c:	4603      	mov	r3, r0
 800533e:	73fb      	strb	r3, [r7, #15]
      break;
 8005340:	e016      	b.n	8005370 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005348:	4619      	mov	r1, r3
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 fb05 	bl	800595a <USBD_StdEPReq>
 8005350:	4603      	mov	r3, r0
 8005352:	73fb      	strb	r3, [r7, #15]
      break;
 8005354:	e00c      	b.n	8005370 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800535c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005360:	b2db      	uxtb	r3, r3
 8005362:	4619      	mov	r1, r3
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f001 fd53 	bl	8006e10 <USBD_LL_StallEP>
 800536a:	4603      	mov	r3, r0
 800536c:	73fb      	strb	r3, [r7, #15]
      break;
 800536e:	bf00      	nop
  }

  return ret;
 8005370:	7bfb      	ldrb	r3, [r7, #15]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b086      	sub	sp, #24
 800537e:	af00      	add	r7, sp, #0
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	460b      	mov	r3, r1
 8005384:	607a      	str	r2, [r7, #4]
 8005386:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005388:	7afb      	ldrb	r3, [r7, #11]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d138      	bne.n	8005400 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005394:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800539c:	2b03      	cmp	r3, #3
 800539e:	d14a      	bne.n	8005436 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	689a      	ldr	r2, [r3, #8]
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d913      	bls.n	80053d4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	1ad2      	subs	r2, r2, r3
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	68da      	ldr	r2, [r3, #12]
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	4293      	cmp	r3, r2
 80053c4:	bf28      	it	cs
 80053c6:	4613      	movcs	r3, r2
 80053c8:	461a      	mov	r2, r3
 80053ca:	6879      	ldr	r1, [r7, #4]
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f001 f839 	bl	8006444 <USBD_CtlContinueRx>
 80053d2:	e030      	b.n	8005436 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2b03      	cmp	r3, #3
 80053de:	d10b      	bne.n	80053f8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d005      	beq.n	80053f8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f001 f834 	bl	8006466 <USBD_CtlSendStatus>
 80053fe:	e01a      	b.n	8005436 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b03      	cmp	r3, #3
 800540a:	d114      	bne.n	8005436 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005412:	699b      	ldr	r3, [r3, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00e      	beq.n	8005436 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	7afa      	ldrb	r2, [r7, #11]
 8005422:	4611      	mov	r1, r2
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	4798      	blx	r3
 8005428:	4603      	mov	r3, r0
 800542a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800542c:	7dfb      	ldrb	r3, [r7, #23]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005432:	7dfb      	ldrb	r3, [r7, #23]
 8005434:	e000      	b.n	8005438 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3718      	adds	r7, #24
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	460b      	mov	r3, r1
 800544a:	607a      	str	r2, [r7, #4]
 800544c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800544e:	7afb      	ldrb	r3, [r7, #11]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d16b      	bne.n	800552c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3314      	adds	r3, #20
 8005458:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005460:	2b02      	cmp	r3, #2
 8005462:	d156      	bne.n	8005512 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	689a      	ldr	r2, [r3, #8]
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	429a      	cmp	r2, r3
 800546e:	d914      	bls.n	800549a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	1ad2      	subs	r2, r2, r3
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	461a      	mov	r2, r3
 8005484:	6879      	ldr	r1, [r7, #4]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 ffae 	bl	80063e8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800548c:	2300      	movs	r3, #0
 800548e:	2200      	movs	r2, #0
 8005490:	2100      	movs	r1, #0
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f001 fdc2 	bl	800701c <USBD_LL_PrepareReceive>
 8005498:	e03b      	b.n	8005512 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	68da      	ldr	r2, [r3, #12]
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d11c      	bne.n	80054e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d316      	bcc.n	80054e0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	685a      	ldr	r2, [r3, #4]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80054bc:	429a      	cmp	r2, r3
 80054be:	d20f      	bcs.n	80054e0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80054c0:	2200      	movs	r2, #0
 80054c2:	2100      	movs	r1, #0
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 ff8f 	bl	80063e8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80054d2:	2300      	movs	r3, #0
 80054d4:	2200      	movs	r2, #0
 80054d6:	2100      	movs	r1, #0
 80054d8:	68f8      	ldr	r0, [r7, #12]
 80054da:	f001 fd9f 	bl	800701c <USBD_LL_PrepareReceive>
 80054de:	e018      	b.n	8005512 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	2b03      	cmp	r3, #3
 80054ea:	d10b      	bne.n	8005504 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d005      	beq.n	8005504 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005504:	2180      	movs	r1, #128	; 0x80
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f001 fc82 	bl	8006e10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f000 ffbd 	bl	800648c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005518:	2b01      	cmp	r3, #1
 800551a:	d122      	bne.n	8005562 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f7ff fe98 	bl	8005252 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800552a:	e01a      	b.n	8005562 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b03      	cmp	r3, #3
 8005536:	d114      	bne.n	8005562 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00e      	beq.n	8005562 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	7afa      	ldrb	r2, [r7, #11]
 800554e:	4611      	mov	r1, r2
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	4798      	blx	r3
 8005554:	4603      	mov	r3, r0
 8005556:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005558:	7dfb      	ldrb	r3, [r7, #23]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800555e:	7dfb      	ldrb	r3, [r7, #23]
 8005560:	e000      	b.n	8005564 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b082      	sub	sp, #8
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800559c:	2303      	movs	r3, #3
 800559e:	e02f      	b.n	8005600 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00f      	beq.n	80055ca <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d009      	beq.n	80055ca <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6852      	ldr	r2, [r2, #4]
 80055c2:	b2d2      	uxtb	r2, r2
 80055c4:	4611      	mov	r1, r2
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80055ca:	2340      	movs	r3, #64	; 0x40
 80055cc:	2200      	movs	r2, #0
 80055ce:	2100      	movs	r1, #0
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f001 fba9 	bl	8006d28 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2240      	movs	r2, #64	; 0x40
 80055e2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80055e6:	2340      	movs	r3, #64	; 0x40
 80055e8:	2200      	movs	r2, #0
 80055ea:	2180      	movs	r1, #128	; 0x80
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f001 fb9b 	bl	8006d28 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2240      	movs	r2, #64	; 0x40
 80055fc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	460b      	mov	r3, r1
 8005612:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	78fa      	ldrb	r2, [r7, #3]
 8005618:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005636:	b2da      	uxtb	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2204      	movs	r2, #4
 8005642:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b04      	cmp	r3, #4
 8005666:	d106      	bne.n	8005676 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800566e:	b2da      	uxtb	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	4618      	mov	r0, r3
 800567a:	370c      	adds	r7, #12
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005692:	2b00      	cmp	r3, #0
 8005694:	d101      	bne.n	800569a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8005696:	2303      	movs	r3, #3
 8005698:	e012      	b.n	80056c0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d10b      	bne.n	80056be <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056ac:	69db      	ldr	r3, [r3, #28]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d005      	beq.n	80056be <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3708      	adds	r7, #8
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b082      	sub	sp, #8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	460b      	mov	r3, r1
 80056d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d101      	bne.n	80056e2 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80056de:	2303      	movs	r3, #3
 80056e0:	e014      	b.n	800570c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d10d      	bne.n	800570a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d007      	beq.n	800570a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	78fa      	ldrb	r2, [r7, #3]
 8005704:	4611      	mov	r1, r2
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	460b      	mov	r3, r1
 800571e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800572a:	2303      	movs	r3, #3
 800572c:	e014      	b.n	8005758 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b03      	cmp	r3, #3
 8005738:	d10d      	bne.n	8005756 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	2b00      	cmp	r3, #0
 8005744:	d007      	beq.n	8005756 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	78fa      	ldrb	r2, [r7, #3]
 8005750:	4611      	mov	r1, r2
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	370c      	adds	r7, #12
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr

08005776 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005776:	b580      	push	{r7, lr}
 8005778:	b082      	sub	sp, #8
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800578c:	2b00      	cmp	r3, #0
 800578e:	d009      	beq.n	80057a4 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6852      	ldr	r2, [r2, #4]
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	4611      	mov	r1, r2
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	4798      	blx	r3
  }

  return USBD_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80057ae:	b480      	push	{r7}
 80057b0:	b087      	sub	sp, #28
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	781b      	ldrb	r3, [r3, #0]
 80057be:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	3301      	adds	r3, #1
 80057c4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80057cc:	8a3b      	ldrh	r3, [r7, #16]
 80057ce:	021b      	lsls	r3, r3, #8
 80057d0:	b21a      	sxth	r2, r3
 80057d2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	b21b      	sxth	r3, r3
 80057da:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80057dc:	89fb      	ldrh	r3, [r7, #14]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	371c      	adds	r7, #28
 80057e2:	46bd      	mov	sp, r7
 80057e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e8:	4770      	bx	lr
	...

080057ec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005802:	2b40      	cmp	r3, #64	; 0x40
 8005804:	d005      	beq.n	8005812 <USBD_StdDevReq+0x26>
 8005806:	2b40      	cmp	r3, #64	; 0x40
 8005808:	d853      	bhi.n	80058b2 <USBD_StdDevReq+0xc6>
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00b      	beq.n	8005826 <USBD_StdDevReq+0x3a>
 800580e:	2b20      	cmp	r3, #32
 8005810:	d14f      	bne.n	80058b2 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	6839      	ldr	r1, [r7, #0]
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	4798      	blx	r3
 8005820:	4603      	mov	r3, r0
 8005822:	73fb      	strb	r3, [r7, #15]
      break;
 8005824:	e04a      	b.n	80058bc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	785b      	ldrb	r3, [r3, #1]
 800582a:	2b09      	cmp	r3, #9
 800582c:	d83b      	bhi.n	80058a6 <USBD_StdDevReq+0xba>
 800582e:	a201      	add	r2, pc, #4	; (adr r2, 8005834 <USBD_StdDevReq+0x48>)
 8005830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005834:	08005889 	.word	0x08005889
 8005838:	0800589d 	.word	0x0800589d
 800583c:	080058a7 	.word	0x080058a7
 8005840:	08005893 	.word	0x08005893
 8005844:	080058a7 	.word	0x080058a7
 8005848:	08005867 	.word	0x08005867
 800584c:	0800585d 	.word	0x0800585d
 8005850:	080058a7 	.word	0x080058a7
 8005854:	0800587f 	.word	0x0800587f
 8005858:	08005871 	.word	0x08005871
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800585c:	6839      	ldr	r1, [r7, #0]
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9de 	bl	8005c20 <USBD_GetDescriptor>
          break;
 8005864:	e024      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005866:	6839      	ldr	r1, [r7, #0]
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fb6d 	bl	8005f48 <USBD_SetAddress>
          break;
 800586e:	e01f      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8005870:	6839      	ldr	r1, [r7, #0]
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 fbac 	bl	8005fd0 <USBD_SetConfig>
 8005878:	4603      	mov	r3, r0
 800587a:	73fb      	strb	r3, [r7, #15]
          break;
 800587c:	e018      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800587e:	6839      	ldr	r1, [r7, #0]
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 fc4b 	bl	800611c <USBD_GetConfig>
          break;
 8005886:	e013      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005888:	6839      	ldr	r1, [r7, #0]
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fc7c 	bl	8006188 <USBD_GetStatus>
          break;
 8005890:	e00e      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005892:	6839      	ldr	r1, [r7, #0]
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 fcab 	bl	80061f0 <USBD_SetFeature>
          break;
 800589a:	e009      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800589c:	6839      	ldr	r1, [r7, #0]
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 fcba 	bl	8006218 <USBD_ClrFeature>
          break;
 80058a4:	e004      	b.n	80058b0 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80058a6:	6839      	ldr	r1, [r7, #0]
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 fd11 	bl	80062d0 <USBD_CtlError>
          break;
 80058ae:	bf00      	nop
      }
      break;
 80058b0:	e004      	b.n	80058bc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80058b2:	6839      	ldr	r1, [r7, #0]
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 fd0b 	bl	80062d0 <USBD_CtlError>
      break;
 80058ba:	bf00      	nop
  }

  return ret;
 80058bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3710      	adds	r7, #16
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop

080058c8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80058d2:	2300      	movs	r3, #0
 80058d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80058de:	2b40      	cmp	r3, #64	; 0x40
 80058e0:	d005      	beq.n	80058ee <USBD_StdItfReq+0x26>
 80058e2:	2b40      	cmp	r3, #64	; 0x40
 80058e4:	d82f      	bhi.n	8005946 <USBD_StdItfReq+0x7e>
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <USBD_StdItfReq+0x26>
 80058ea:	2b20      	cmp	r3, #32
 80058ec:	d12b      	bne.n	8005946 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d81d      	bhi.n	8005938 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	889b      	ldrh	r3, [r3, #4]
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b01      	cmp	r3, #1
 8005904:	d813      	bhi.n	800592e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	6839      	ldr	r1, [r7, #0]
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	4798      	blx	r3
 8005914:	4603      	mov	r3, r0
 8005916:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	88db      	ldrh	r3, [r3, #6]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d110      	bne.n	8005942 <USBD_StdItfReq+0x7a>
 8005920:	7bfb      	ldrb	r3, [r7, #15]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10d      	bne.n	8005942 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 fd9d 	bl	8006466 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800592c:	e009      	b.n	8005942 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800592e:	6839      	ldr	r1, [r7, #0]
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 fccd 	bl	80062d0 <USBD_CtlError>
          break;
 8005936:	e004      	b.n	8005942 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8005938:	6839      	ldr	r1, [r7, #0]
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fcc8 	bl	80062d0 <USBD_CtlError>
          break;
 8005940:	e000      	b.n	8005944 <USBD_StdItfReq+0x7c>
          break;
 8005942:	bf00      	nop
      }
      break;
 8005944:	e004      	b.n	8005950 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8005946:	6839      	ldr	r1, [r7, #0]
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 fcc1 	bl	80062d0 <USBD_CtlError>
      break;
 800594e:	bf00      	nop
  }

  return ret;
 8005950:	7bfb      	ldrb	r3, [r7, #15]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800595a:	b580      	push	{r7, lr}
 800595c:	b084      	sub	sp, #16
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	889b      	ldrh	r3, [r3, #4]
 800596c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005976:	2b40      	cmp	r3, #64	; 0x40
 8005978:	d007      	beq.n	800598a <USBD_StdEPReq+0x30>
 800597a:	2b40      	cmp	r3, #64	; 0x40
 800597c:	f200 8145 	bhi.w	8005c0a <USBD_StdEPReq+0x2b0>
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00c      	beq.n	800599e <USBD_StdEPReq+0x44>
 8005984:	2b20      	cmp	r3, #32
 8005986:	f040 8140 	bne.w	8005c0a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	6839      	ldr	r1, [r7, #0]
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	4798      	blx	r3
 8005998:	4603      	mov	r3, r0
 800599a:	73fb      	strb	r3, [r7, #15]
      break;
 800599c:	e13a      	b.n	8005c14 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	785b      	ldrb	r3, [r3, #1]
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d007      	beq.n	80059b6 <USBD_StdEPReq+0x5c>
 80059a6:	2b03      	cmp	r3, #3
 80059a8:	f300 8129 	bgt.w	8005bfe <USBD_StdEPReq+0x2a4>
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d07f      	beq.n	8005ab0 <USBD_StdEPReq+0x156>
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d03c      	beq.n	8005a2e <USBD_StdEPReq+0xd4>
 80059b4:	e123      	b.n	8005bfe <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d002      	beq.n	80059c8 <USBD_StdEPReq+0x6e>
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	d016      	beq.n	80059f4 <USBD_StdEPReq+0x9a>
 80059c6:	e02c      	b.n	8005a22 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80059c8:	7bbb      	ldrb	r3, [r7, #14]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00d      	beq.n	80059ea <USBD_StdEPReq+0x90>
 80059ce:	7bbb      	ldrb	r3, [r7, #14]
 80059d0:	2b80      	cmp	r3, #128	; 0x80
 80059d2:	d00a      	beq.n	80059ea <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80059d4:	7bbb      	ldrb	r3, [r7, #14]
 80059d6:	4619      	mov	r1, r3
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f001 fa19 	bl	8006e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80059de:	2180      	movs	r1, #128	; 0x80
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f001 fa15 	bl	8006e10 <USBD_LL_StallEP>
 80059e6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80059e8:	e020      	b.n	8005a2c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80059ea:	6839      	ldr	r1, [r7, #0]
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fc6f 	bl	80062d0 <USBD_CtlError>
              break;
 80059f2:	e01b      	b.n	8005a2c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	885b      	ldrh	r3, [r3, #2]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10e      	bne.n	8005a1a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80059fc:	7bbb      	ldrb	r3, [r7, #14]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00b      	beq.n	8005a1a <USBD_StdEPReq+0xc0>
 8005a02:	7bbb      	ldrb	r3, [r7, #14]
 8005a04:	2b80      	cmp	r3, #128	; 0x80
 8005a06:	d008      	beq.n	8005a1a <USBD_StdEPReq+0xc0>
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	88db      	ldrh	r3, [r3, #6]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d104      	bne.n	8005a1a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	4619      	mov	r1, r3
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f001 f9fb 	bl	8006e10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fd23 	bl	8006466 <USBD_CtlSendStatus>

              break;
 8005a20:	e004      	b.n	8005a2c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8005a22:	6839      	ldr	r1, [r7, #0]
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fc53 	bl	80062d0 <USBD_CtlError>
              break;
 8005a2a:	bf00      	nop
          }
          break;
 8005a2c:	e0ec      	b.n	8005c08 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	2b02      	cmp	r3, #2
 8005a38:	d002      	beq.n	8005a40 <USBD_StdEPReq+0xe6>
 8005a3a:	2b03      	cmp	r3, #3
 8005a3c:	d016      	beq.n	8005a6c <USBD_StdEPReq+0x112>
 8005a3e:	e030      	b.n	8005aa2 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005a40:	7bbb      	ldrb	r3, [r7, #14]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00d      	beq.n	8005a62 <USBD_StdEPReq+0x108>
 8005a46:	7bbb      	ldrb	r3, [r7, #14]
 8005a48:	2b80      	cmp	r3, #128	; 0x80
 8005a4a:	d00a      	beq.n	8005a62 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005a4c:	7bbb      	ldrb	r3, [r7, #14]
 8005a4e:	4619      	mov	r1, r3
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f001 f9dd 	bl	8006e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005a56:	2180      	movs	r1, #128	; 0x80
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f001 f9d9 	bl	8006e10 <USBD_LL_StallEP>
 8005a5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005a60:	e025      	b.n	8005aae <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8005a62:	6839      	ldr	r1, [r7, #0]
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 fc33 	bl	80062d0 <USBD_CtlError>
              break;
 8005a6a:	e020      	b.n	8005aae <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	885b      	ldrh	r3, [r3, #2]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d11b      	bne.n	8005aac <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005a74:	7bbb      	ldrb	r3, [r7, #14]
 8005a76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d004      	beq.n	8005a88 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8005a7e:	7bbb      	ldrb	r3, [r7, #14]
 8005a80:	4619      	mov	r1, r3
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f001 f9fa 	bl	8006e7c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fcec 	bl	8006466 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	6839      	ldr	r1, [r7, #0]
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	4798      	blx	r3
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8005aa0:	e004      	b.n	8005aac <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8005aa2:	6839      	ldr	r1, [r7, #0]
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 fc13 	bl	80062d0 <USBD_CtlError>
              break;
 8005aaa:	e000      	b.n	8005aae <USBD_StdEPReq+0x154>
              break;
 8005aac:	bf00      	nop
          }
          break;
 8005aae:	e0ab      	b.n	8005c08 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d002      	beq.n	8005ac2 <USBD_StdEPReq+0x168>
 8005abc:	2b03      	cmp	r3, #3
 8005abe:	d032      	beq.n	8005b26 <USBD_StdEPReq+0x1cc>
 8005ac0:	e097      	b.n	8005bf2 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005ac2:	7bbb      	ldrb	r3, [r7, #14]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d007      	beq.n	8005ad8 <USBD_StdEPReq+0x17e>
 8005ac8:	7bbb      	ldrb	r3, [r7, #14]
 8005aca:	2b80      	cmp	r3, #128	; 0x80
 8005acc:	d004      	beq.n	8005ad8 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8005ace:	6839      	ldr	r1, [r7, #0]
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fbfd 	bl	80062d0 <USBD_CtlError>
                break;
 8005ad6:	e091      	b.n	8005bfc <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ad8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	da0b      	bge.n	8005af8 <USBD_StdEPReq+0x19e>
 8005ae0:	7bbb      	ldrb	r3, [r7, #14]
 8005ae2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	3310      	adds	r3, #16
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4413      	add	r3, r2
 8005af4:	3304      	adds	r3, #4
 8005af6:	e00b      	b.n	8005b10 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005af8:	7bbb      	ldrb	r3, [r7, #14]
 8005afa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005afe:	4613      	mov	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4413      	add	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	3304      	adds	r3, #4
 8005b10:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	2200      	movs	r2, #0
 8005b16:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 fc47 	bl	80063b2 <USBD_CtlSendData>
              break;
 8005b24:	e06a      	b.n	8005bfc <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005b26:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	da11      	bge.n	8005b52 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005b2e:	7bbb      	ldrb	r3, [r7, #14]
 8005b30:	f003 020f 	and.w	r2, r3, #15
 8005b34:	6879      	ldr	r1, [r7, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4413      	add	r3, r2
 8005b3c:	009b      	lsls	r3, r3, #2
 8005b3e:	440b      	add	r3, r1
 8005b40:	3324      	adds	r3, #36	; 0x24
 8005b42:	881b      	ldrh	r3, [r3, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d117      	bne.n	8005b78 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8005b48:	6839      	ldr	r1, [r7, #0]
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fbc0 	bl	80062d0 <USBD_CtlError>
                  break;
 8005b50:	e054      	b.n	8005bfc <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005b52:	7bbb      	ldrb	r3, [r7, #14]
 8005b54:	f003 020f 	and.w	r2, r3, #15
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	4413      	add	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	440b      	add	r3, r1
 8005b64:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005b68:	881b      	ldrh	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d104      	bne.n	8005b78 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8005b6e:	6839      	ldr	r1, [r7, #0]
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 fbad 	bl	80062d0 <USBD_CtlError>
                  break;
 8005b76:	e041      	b.n	8005bfc <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005b78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	da0b      	bge.n	8005b98 <USBD_StdEPReq+0x23e>
 8005b80:	7bbb      	ldrb	r3, [r7, #14]
 8005b82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005b86:	4613      	mov	r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	4413      	add	r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	3310      	adds	r3, #16
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	4413      	add	r3, r2
 8005b94:	3304      	adds	r3, #4
 8005b96:	e00b      	b.n	8005bb0 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005b98:	7bbb      	ldrb	r3, [r7, #14]
 8005b9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	4413      	add	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	4413      	add	r3, r2
 8005bae:	3304      	adds	r3, #4
 8005bb0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005bb2:	7bbb      	ldrb	r3, [r7, #14]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <USBD_StdEPReq+0x264>
 8005bb8:	7bbb      	ldrb	r3, [r7, #14]
 8005bba:	2b80      	cmp	r3, #128	; 0x80
 8005bbc:	d103      	bne.n	8005bc6 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	e00e      	b.n	8005be4 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8005bc6:	7bbb      	ldrb	r3, [r7, #14]
 8005bc8:	4619      	mov	r1, r3
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f001 f98c 	bl	8006ee8 <USBD_LL_IsStallEP>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d003      	beq.n	8005bde <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	2201      	movs	r2, #1
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	e002      	b.n	8005be4 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2200      	movs	r2, #0
 8005be2:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2202      	movs	r2, #2
 8005be8:	4619      	mov	r1, r3
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 fbe1 	bl	80063b2 <USBD_CtlSendData>
              break;
 8005bf0:	e004      	b.n	8005bfc <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8005bf2:	6839      	ldr	r1, [r7, #0]
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fb6b 	bl	80062d0 <USBD_CtlError>
              break;
 8005bfa:	bf00      	nop
          }
          break;
 8005bfc:	e004      	b.n	8005c08 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8005bfe:	6839      	ldr	r1, [r7, #0]
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 fb65 	bl	80062d0 <USBD_CtlError>
          break;
 8005c06:	bf00      	nop
      }
      break;
 8005c08:	e004      	b.n	8005c14 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8005c0a:	6839      	ldr	r1, [r7, #0]
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 fb5f 	bl	80062d0 <USBD_CtlError>
      break;
 8005c12:	bf00      	nop
  }

  return ret;
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
	...

08005c20 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	885b      	ldrh	r3, [r3, #2]
 8005c3a:	0a1b      	lsrs	r3, r3, #8
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	2b0e      	cmp	r3, #14
 8005c42:	f200 8152 	bhi.w	8005eea <USBD_GetDescriptor+0x2ca>
 8005c46:	a201      	add	r2, pc, #4	; (adr r2, 8005c4c <USBD_GetDescriptor+0x2c>)
 8005c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4c:	08005cbd 	.word	0x08005cbd
 8005c50:	08005cd5 	.word	0x08005cd5
 8005c54:	08005d15 	.word	0x08005d15
 8005c58:	08005eeb 	.word	0x08005eeb
 8005c5c:	08005eeb 	.word	0x08005eeb
 8005c60:	08005e8b 	.word	0x08005e8b
 8005c64:	08005eb7 	.word	0x08005eb7
 8005c68:	08005eeb 	.word	0x08005eeb
 8005c6c:	08005eeb 	.word	0x08005eeb
 8005c70:	08005eeb 	.word	0x08005eeb
 8005c74:	08005eeb 	.word	0x08005eeb
 8005c78:	08005eeb 	.word	0x08005eeb
 8005c7c:	08005eeb 	.word	0x08005eeb
 8005c80:	08005eeb 	.word	0x08005eeb
 8005c84:	08005c89 	.word	0x08005c89
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c8e:	69db      	ldr	r3, [r3, #28]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00b      	beq.n	8005cac <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c9a:	69db      	ldr	r3, [r3, #28]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	7c12      	ldrb	r2, [r2, #16]
 8005ca0:	f107 0108 	add.w	r1, r7, #8
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	4798      	blx	r3
 8005ca8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005caa:	e126      	b.n	8005efa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8005cac:	6839      	ldr	r1, [r7, #0]
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f000 fb0e 	bl	80062d0 <USBD_CtlError>
        err++;
 8005cb4:	7afb      	ldrb	r3, [r7, #11]
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	72fb      	strb	r3, [r7, #11]
      break;
 8005cba:	e11e      	b.n	8005efa <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	7c12      	ldrb	r2, [r2, #16]
 8005cc8:	f107 0108 	add.w	r1, r7, #8
 8005ccc:	4610      	mov	r0, r2
 8005cce:	4798      	blx	r3
 8005cd0:	60f8      	str	r0, [r7, #12]
      break;
 8005cd2:	e112      	b.n	8005efa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	7c1b      	ldrb	r3, [r3, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10d      	bne.n	8005cf8 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce4:	f107 0208 	add.w	r2, r7, #8
 8005ce8:	4610      	mov	r0, r2
 8005cea:	4798      	blx	r3
 8005cec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005cf6:	e100      	b.n	8005efa <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d00:	f107 0208 	add.w	r2, r7, #8
 8005d04:	4610      	mov	r0, r2
 8005d06:	4798      	blx	r3
 8005d08:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	2202      	movs	r2, #2
 8005d10:	701a      	strb	r2, [r3, #0]
      break;
 8005d12:	e0f2      	b.n	8005efa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	885b      	ldrh	r3, [r3, #2]
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	2b05      	cmp	r3, #5
 8005d1c:	f200 80ac 	bhi.w	8005e78 <USBD_GetDescriptor+0x258>
 8005d20:	a201      	add	r2, pc, #4	; (adr r2, 8005d28 <USBD_GetDescriptor+0x108>)
 8005d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d26:	bf00      	nop
 8005d28:	08005d41 	.word	0x08005d41
 8005d2c:	08005d75 	.word	0x08005d75
 8005d30:	08005da9 	.word	0x08005da9
 8005d34:	08005ddd 	.word	0x08005ddd
 8005d38:	08005e11 	.word	0x08005e11
 8005d3c:	08005e45 	.word	0x08005e45
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00b      	beq.n	8005d64 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	7c12      	ldrb	r2, [r2, #16]
 8005d58:	f107 0108 	add.w	r1, r7, #8
 8005d5c:	4610      	mov	r0, r2
 8005d5e:	4798      	blx	r3
 8005d60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005d62:	e091      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005d64:	6839      	ldr	r1, [r7, #0]
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fab2 	bl	80062d0 <USBD_CtlError>
            err++;
 8005d6c:	7afb      	ldrb	r3, [r7, #11]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	72fb      	strb	r3, [r7, #11]
          break;
 8005d72:	e089      	b.n	8005e88 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d00b      	beq.n	8005d98 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	7c12      	ldrb	r2, [r2, #16]
 8005d8c:	f107 0108 	add.w	r1, r7, #8
 8005d90:	4610      	mov	r0, r2
 8005d92:	4798      	blx	r3
 8005d94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005d96:	e077      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005d98:	6839      	ldr	r1, [r7, #0]
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 fa98 	bl	80062d0 <USBD_CtlError>
            err++;
 8005da0:	7afb      	ldrb	r3, [r7, #11]
 8005da2:	3301      	adds	r3, #1
 8005da4:	72fb      	strb	r3, [r7, #11]
          break;
 8005da6:	e06f      	b.n	8005e88 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00b      	beq.n	8005dcc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	7c12      	ldrb	r2, [r2, #16]
 8005dc0:	f107 0108 	add.w	r1, r7, #8
 8005dc4:	4610      	mov	r0, r2
 8005dc6:	4798      	blx	r3
 8005dc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005dca:	e05d      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005dcc:	6839      	ldr	r1, [r7, #0]
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fa7e 	bl	80062d0 <USBD_CtlError>
            err++;
 8005dd4:	7afb      	ldrb	r3, [r7, #11]
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	72fb      	strb	r3, [r7, #11]
          break;
 8005dda:	e055      	b.n	8005e88 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00b      	beq.n	8005e00 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	7c12      	ldrb	r2, [r2, #16]
 8005df4:	f107 0108 	add.w	r1, r7, #8
 8005df8:	4610      	mov	r0, r2
 8005dfa:	4798      	blx	r3
 8005dfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005dfe:	e043      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005e00:	6839      	ldr	r1, [r7, #0]
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fa64 	bl	80062d0 <USBD_CtlError>
            err++;
 8005e08:	7afb      	ldrb	r3, [r7, #11]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	72fb      	strb	r3, [r7, #11]
          break;
 8005e0e:	e03b      	b.n	8005e88 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e16:	695b      	ldr	r3, [r3, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00b      	beq.n	8005e34 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e22:	695b      	ldr	r3, [r3, #20]
 8005e24:	687a      	ldr	r2, [r7, #4]
 8005e26:	7c12      	ldrb	r2, [r2, #16]
 8005e28:	f107 0108 	add.w	r1, r7, #8
 8005e2c:	4610      	mov	r0, r2
 8005e2e:	4798      	blx	r3
 8005e30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005e32:	e029      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005e34:	6839      	ldr	r1, [r7, #0]
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 fa4a 	bl	80062d0 <USBD_CtlError>
            err++;
 8005e3c:	7afb      	ldrb	r3, [r7, #11]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	72fb      	strb	r3, [r7, #11]
          break;
 8005e42:	e021      	b.n	8005e88 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00b      	beq.n	8005e68 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	7c12      	ldrb	r2, [r2, #16]
 8005e5c:	f107 0108 	add.w	r1, r7, #8
 8005e60:	4610      	mov	r0, r2
 8005e62:	4798      	blx	r3
 8005e64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005e66:	e00f      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8005e68:	6839      	ldr	r1, [r7, #0]
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fa30 	bl	80062d0 <USBD_CtlError>
            err++;
 8005e70:	7afb      	ldrb	r3, [r7, #11]
 8005e72:	3301      	adds	r3, #1
 8005e74:	72fb      	strb	r3, [r7, #11]
          break;
 8005e76:	e007      	b.n	8005e88 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8005e78:	6839      	ldr	r1, [r7, #0]
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa28 	bl	80062d0 <USBD_CtlError>
          err++;
 8005e80:	7afb      	ldrb	r3, [r7, #11]
 8005e82:	3301      	adds	r3, #1
 8005e84:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8005e86:	bf00      	nop
      }
      break;
 8005e88:	e037      	b.n	8005efa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	7c1b      	ldrb	r3, [r3, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d109      	bne.n	8005ea6 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9a:	f107 0208 	add.w	r2, r7, #8
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	4798      	blx	r3
 8005ea2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005ea4:	e029      	b.n	8005efa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8005ea6:	6839      	ldr	r1, [r7, #0]
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 fa11 	bl	80062d0 <USBD_CtlError>
        err++;
 8005eae:	7afb      	ldrb	r3, [r7, #11]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	72fb      	strb	r3, [r7, #11]
      break;
 8005eb4:	e021      	b.n	8005efa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	7c1b      	ldrb	r3, [r3, #16]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d10d      	bne.n	8005eda <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ec6:	f107 0208 	add.w	r2, r7, #8
 8005eca:	4610      	mov	r0, r2
 8005ecc:	4798      	blx	r3
 8005ece:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	2207      	movs	r2, #7
 8005ed6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005ed8:	e00f      	b.n	8005efa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8005eda:	6839      	ldr	r1, [r7, #0]
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f9f7 	bl	80062d0 <USBD_CtlError>
        err++;
 8005ee2:	7afb      	ldrb	r3, [r7, #11]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	72fb      	strb	r3, [r7, #11]
      break;
 8005ee8:	e007      	b.n	8005efa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8005eea:	6839      	ldr	r1, [r7, #0]
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 f9ef 	bl	80062d0 <USBD_CtlError>
      err++;
 8005ef2:	7afb      	ldrb	r3, [r7, #11]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	72fb      	strb	r3, [r7, #11]
      break;
 8005ef8:	bf00      	nop
  }

  if (err != 0U)
 8005efa:	7afb      	ldrb	r3, [r7, #11]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d11e      	bne.n	8005f3e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	88db      	ldrh	r3, [r3, #6]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d016      	beq.n	8005f36 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8005f08:	893b      	ldrh	r3, [r7, #8]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00e      	beq.n	8005f2c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	88da      	ldrh	r2, [r3, #6]
 8005f12:	893b      	ldrh	r3, [r7, #8]
 8005f14:	4293      	cmp	r3, r2
 8005f16:	bf28      	it	cs
 8005f18:	4613      	movcs	r3, r2
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005f1e:	893b      	ldrh	r3, [r7, #8]
 8005f20:	461a      	mov	r2, r3
 8005f22:	68f9      	ldr	r1, [r7, #12]
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 fa44 	bl	80063b2 <USBD_CtlSendData>
 8005f2a:	e009      	b.n	8005f40 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8005f2c:	6839      	ldr	r1, [r7, #0]
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f9ce 	bl	80062d0 <USBD_CtlError>
 8005f34:	e004      	b.n	8005f40 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 fa95 	bl	8006466 <USBD_CtlSendStatus>
 8005f3c:	e000      	b.n	8005f40 <USBD_GetDescriptor+0x320>
    return;
 8005f3e:	bf00      	nop
  }
}
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop

08005f48 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	889b      	ldrh	r3, [r3, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d131      	bne.n	8005fbe <USBD_SetAddress+0x76>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	88db      	ldrh	r3, [r3, #6]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d12d      	bne.n	8005fbe <USBD_SetAddress+0x76>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	885b      	ldrh	r3, [r3, #2]
 8005f66:	2b7f      	cmp	r3, #127	; 0x7f
 8005f68:	d829      	bhi.n	8005fbe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	885b      	ldrh	r3, [r3, #2]
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f74:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f7c:	b2db      	uxtb	r3, r3
 8005f7e:	2b03      	cmp	r3, #3
 8005f80:	d104      	bne.n	8005f8c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8005f82:	6839      	ldr	r1, [r7, #0]
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 f9a3 	bl	80062d0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f8a:	e01d      	b.n	8005fc8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	7bfa      	ldrb	r2, [r7, #15]
 8005f90:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	4619      	mov	r1, r3
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 ffd1 	bl	8006f40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fa61 	bl	8006466 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005fa4:	7bfb      	ldrb	r3, [r7, #15]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d004      	beq.n	8005fb4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2202      	movs	r2, #2
 8005fae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fb2:	e009      	b.n	8005fc8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fbc:	e004      	b.n	8005fc8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 f985 	bl	80062d0 <USBD_CtlError>
  }
}
 8005fc6:	bf00      	nop
 8005fc8:	bf00      	nop
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	885b      	ldrh	r3, [r3, #2]
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	4b4c      	ldr	r3, [pc, #304]	; (8006118 <USBD_SetConfig+0x148>)
 8005fe6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005fe8:	4b4b      	ldr	r3, [pc, #300]	; (8006118 <USBD_SetConfig+0x148>)
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d905      	bls.n	8005ffc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8005ff0:	6839      	ldr	r1, [r7, #0]
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f96c 	bl	80062d0 <USBD_CtlError>
    return USBD_FAIL;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e088      	b.n	800610e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d002      	beq.n	800600e <USBD_SetConfig+0x3e>
 8006008:	2b03      	cmp	r3, #3
 800600a:	d025      	beq.n	8006058 <USBD_SetConfig+0x88>
 800600c:	e071      	b.n	80060f2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800600e:	4b42      	ldr	r3, [pc, #264]	; (8006118 <USBD_SetConfig+0x148>)
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d01c      	beq.n	8006050 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006016:	4b40      	ldr	r3, [pc, #256]	; (8006118 <USBD_SetConfig+0x148>)
 8006018:	781b      	ldrb	r3, [r3, #0]
 800601a:	461a      	mov	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006020:	4b3d      	ldr	r3, [pc, #244]	; (8006118 <USBD_SetConfig+0x148>)
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	4619      	mov	r1, r3
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff f91e 	bl	8005268 <USBD_SetClassConfig>
 800602c:	4603      	mov	r3, r0
 800602e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006030:	7bfb      	ldrb	r3, [r7, #15]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d004      	beq.n	8006040 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006036:	6839      	ldr	r1, [r7, #0]
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f949 	bl	80062d0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800603e:	e065      	b.n	800610c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fa10 	bl	8006466 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2203      	movs	r2, #3
 800604a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800604e:	e05d      	b.n	800610c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 fa08 	bl	8006466 <USBD_CtlSendStatus>
      break;
 8006056:	e059      	b.n	800610c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006058:	4b2f      	ldr	r3, [pc, #188]	; (8006118 <USBD_SetConfig+0x148>)
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d112      	bne.n	8006086 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006068:	4b2b      	ldr	r3, [pc, #172]	; (8006118 <USBD_SetConfig+0x148>)
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006072:	4b29      	ldr	r3, [pc, #164]	; (8006118 <USBD_SetConfig+0x148>)
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	4619      	mov	r1, r3
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f7ff f911 	bl	80052a0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f9f1 	bl	8006466 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006084:	e042      	b.n	800610c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006086:	4b24      	ldr	r3, [pc, #144]	; (8006118 <USBD_SetConfig+0x148>)
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	461a      	mov	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	429a      	cmp	r2, r3
 8006092:	d02a      	beq.n	80060ea <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	b2db      	uxtb	r3, r3
 800609a:	4619      	mov	r1, r3
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f7ff f8ff 	bl	80052a0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80060a2:	4b1d      	ldr	r3, [pc, #116]	; (8006118 <USBD_SetConfig+0x148>)
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	461a      	mov	r2, r3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80060ac:	4b1a      	ldr	r3, [pc, #104]	; (8006118 <USBD_SetConfig+0x148>)
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	4619      	mov	r1, r3
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f7ff f8d8 	bl	8005268 <USBD_SetClassConfig>
 80060b8:	4603      	mov	r3, r0
 80060ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80060bc:	7bfb      	ldrb	r3, [r7, #15]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00f      	beq.n	80060e2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80060c2:	6839      	ldr	r1, [r7, #0]
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f903 	bl	80062d0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	4619      	mov	r1, r3
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7ff f8e4 	bl	80052a0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80060e0:	e014      	b.n	800610c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f9bf 	bl	8006466 <USBD_CtlSendStatus>
      break;
 80060e8:	e010      	b.n	800610c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 f9bb 	bl	8006466 <USBD_CtlSendStatus>
      break;
 80060f0:	e00c      	b.n	800610c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80060f2:	6839      	ldr	r1, [r7, #0]
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 f8eb 	bl	80062d0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80060fa:	4b07      	ldr	r3, [pc, #28]	; (8006118 <USBD_SetConfig+0x148>)
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	4619      	mov	r1, r3
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7ff f8cd 	bl	80052a0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006106:	2303      	movs	r3, #3
 8006108:	73fb      	strb	r3, [r7, #15]
      break;
 800610a:	bf00      	nop
  }

  return ret;
 800610c:	7bfb      	ldrb	r3, [r7, #15]
}
 800610e:	4618      	mov	r0, r3
 8006110:	3710      	adds	r7, #16
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	200001f4 	.word	0x200001f4

0800611c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	88db      	ldrh	r3, [r3, #6]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d004      	beq.n	8006138 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800612e:	6839      	ldr	r1, [r7, #0]
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f8cd 	bl	80062d0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006136:	e023      	b.n	8006180 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	dc02      	bgt.n	800614a <USBD_GetConfig+0x2e>
 8006144:	2b00      	cmp	r3, #0
 8006146:	dc03      	bgt.n	8006150 <USBD_GetConfig+0x34>
 8006148:	e015      	b.n	8006176 <USBD_GetConfig+0x5a>
 800614a:	2b03      	cmp	r3, #3
 800614c:	d00b      	beq.n	8006166 <USBD_GetConfig+0x4a>
 800614e:	e012      	b.n	8006176 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	3308      	adds	r3, #8
 800615a:	2201      	movs	r2, #1
 800615c:	4619      	mov	r1, r3
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f927 	bl	80063b2 <USBD_CtlSendData>
        break;
 8006164:	e00c      	b.n	8006180 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	3304      	adds	r3, #4
 800616a:	2201      	movs	r2, #1
 800616c:	4619      	mov	r1, r3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f91f 	bl	80063b2 <USBD_CtlSendData>
        break;
 8006174:	e004      	b.n	8006180 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006176:	6839      	ldr	r1, [r7, #0]
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f8a9 	bl	80062d0 <USBD_CtlError>
        break;
 800617e:	bf00      	nop
}
 8006180:	bf00      	nop
 8006182:	3708      	adds	r7, #8
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006198:	b2db      	uxtb	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	2b02      	cmp	r3, #2
 800619e:	d81e      	bhi.n	80061de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	88db      	ldrh	r3, [r3, #6]
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d004      	beq.n	80061b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80061a8:	6839      	ldr	r1, [r7, #0]
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f890 	bl	80062d0 <USBD_CtlError>
        break;
 80061b0:	e01a      	b.n	80061e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d005      	beq.n	80061ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	f043 0202 	orr.w	r2, r3, #2
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	330c      	adds	r3, #12
 80061d2:	2202      	movs	r2, #2
 80061d4:	4619      	mov	r1, r3
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f8eb 	bl	80063b2 <USBD_CtlSendData>
      break;
 80061dc:	e004      	b.n	80061e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80061de:	6839      	ldr	r1, [r7, #0]
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 f875 	bl	80062d0 <USBD_CtlError>
      break;
 80061e6:	bf00      	nop
  }
}
 80061e8:	bf00      	nop
 80061ea:	3708      	adds	r7, #8
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b082      	sub	sp, #8
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	885b      	ldrh	r3, [r3, #2]
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d106      	bne.n	8006210 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f92b 	bl	8006466 <USBD_CtlSendStatus>
  }
}
 8006210:	bf00      	nop
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006228:	b2db      	uxtb	r3, r3
 800622a:	3b01      	subs	r3, #1
 800622c:	2b02      	cmp	r3, #2
 800622e:	d80b      	bhi.n	8006248 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	885b      	ldrh	r3, [r3, #2]
 8006234:	2b01      	cmp	r3, #1
 8006236:	d10c      	bne.n	8006252 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 f910 	bl	8006466 <USBD_CtlSendStatus>
      }
      break;
 8006246:	e004      	b.n	8006252 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006248:	6839      	ldr	r1, [r7, #0]
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f840 	bl	80062d0 <USBD_CtlError>
      break;
 8006250:	e000      	b.n	8006254 <USBD_ClrFeature+0x3c>
      break;
 8006252:	bf00      	nop
  }
}
 8006254:	bf00      	nop
 8006256:	3708      	adds	r7, #8
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	781a      	ldrb	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3301      	adds	r3, #1
 8006276:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	781a      	ldrb	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	3301      	adds	r3, #1
 8006284:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f7ff fa91 	bl	80057ae <SWAPBYTE>
 800628c:	4603      	mov	r3, r0
 800628e:	461a      	mov	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	3301      	adds	r3, #1
 8006298:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3301      	adds	r3, #1
 800629e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f7ff fa84 	bl	80057ae <SWAPBYTE>
 80062a6:	4603      	mov	r3, r0
 80062a8:	461a      	mov	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	3301      	adds	r3, #1
 80062b2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	3301      	adds	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f7ff fa77 	bl	80057ae <SWAPBYTE>
 80062c0:	4603      	mov	r3, r0
 80062c2:	461a      	mov	r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	80da      	strh	r2, [r3, #6]
}
 80062c8:	bf00      	nop
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80062da:	2180      	movs	r1, #128	; 0x80
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fd97 	bl	8006e10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80062e2:	2100      	movs	r1, #0
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 fd93 	bl	8006e10 <USBD_LL_StallEP>
}
 80062ea:	bf00      	nop
 80062ec:	3708      	adds	r7, #8
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b086      	sub	sp, #24
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80062fe:	2300      	movs	r3, #0
 8006300:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d036      	beq.n	8006376 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800630c:	6938      	ldr	r0, [r7, #16]
 800630e:	f000 f836 	bl	800637e <USBD_GetLen>
 8006312:	4603      	mov	r3, r0
 8006314:	3301      	adds	r3, #1
 8006316:	b29b      	uxth	r3, r3
 8006318:	005b      	lsls	r3, r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006320:	7dfb      	ldrb	r3, [r7, #23]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	4413      	add	r3, r2
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	7812      	ldrb	r2, [r2, #0]
 800632a:	701a      	strb	r2, [r3, #0]
  idx++;
 800632c:	7dfb      	ldrb	r3, [r7, #23]
 800632e:	3301      	adds	r3, #1
 8006330:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006332:	7dfb      	ldrb	r3, [r7, #23]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	4413      	add	r3, r2
 8006338:	2203      	movs	r2, #3
 800633a:	701a      	strb	r2, [r3, #0]
  idx++;
 800633c:	7dfb      	ldrb	r3, [r7, #23]
 800633e:	3301      	adds	r3, #1
 8006340:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006342:	e013      	b.n	800636c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006344:	7dfb      	ldrb	r3, [r7, #23]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	4413      	add	r3, r2
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	7812      	ldrb	r2, [r2, #0]
 800634e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	3301      	adds	r3, #1
 8006354:	613b      	str	r3, [r7, #16]
    idx++;
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	3301      	adds	r3, #1
 800635a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800635c:	7dfb      	ldrb	r3, [r7, #23]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	4413      	add	r3, r2
 8006362:	2200      	movs	r2, #0
 8006364:	701a      	strb	r2, [r3, #0]
    idx++;
 8006366:	7dfb      	ldrb	r3, [r7, #23]
 8006368:	3301      	adds	r3, #1
 800636a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1e7      	bne.n	8006344 <USBD_GetString+0x52>
 8006374:	e000      	b.n	8006378 <USBD_GetString+0x86>
    return;
 8006376:	bf00      	nop
  }
}
 8006378:	3718      	adds	r7, #24
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800637e:	b480      	push	{r7}
 8006380:	b085      	sub	sp, #20
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800638e:	e005      	b.n	800639c <USBD_GetLen+0x1e>
  {
    len++;
 8006390:	7bfb      	ldrb	r3, [r7, #15]
 8006392:	3301      	adds	r3, #1
 8006394:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	3301      	adds	r3, #1
 800639a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1f5      	bne.n	8006390 <USBD_GetLen+0x12>
  }

  return len;
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	60f8      	str	r0, [r7, #12]
 80063ba:	60b9      	str	r1, [r7, #8]
 80063bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2202      	movs	r2, #2
 80063c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	2100      	movs	r1, #0
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	f000 fde7 	bl	8006fac <USBD_LL_Transmit>

  return USBD_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	68ba      	ldr	r2, [r7, #8]
 80063f8:	2100      	movs	r1, #0
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 fdd6 	bl	8006fac <USBD_LL_Transmit>

  return USBD_OK;
 8006400:	2300      	movs	r3, #0
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	60f8      	str	r0, [r7, #12]
 8006412:	60b9      	str	r1, [r7, #8]
 8006414:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2203      	movs	r2, #3
 800641a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	2100      	movs	r1, #0
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 fdf1 	bl	800701c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	2100      	movs	r1, #0
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f000 fde0 	bl	800701c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b082      	sub	sp, #8
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2204      	movs	r2, #4
 8006472:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006476:	2300      	movs	r3, #0
 8006478:	2200      	movs	r2, #0
 800647a:	2100      	movs	r1, #0
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 fd95 	bl	8006fac <USBD_LL_Transmit>

  return USBD_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3708      	adds	r7, #8
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2205      	movs	r2, #5
 8006498:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800649c:	2300      	movs	r3, #0
 800649e:	2200      	movs	r2, #0
 80064a0:	2100      	movs	r1, #0
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 fdba 	bl	800701c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80064b8:	2200      	movs	r2, #0
 80064ba:	4912      	ldr	r1, [pc, #72]	; (8006504 <MX_USB_DEVICE_Init+0x50>)
 80064bc:	4812      	ldr	r0, [pc, #72]	; (8006508 <MX_USB_DEVICE_Init+0x54>)
 80064be:	f7fe fe65 	bl	800518c <USBD_Init>
 80064c2:	4603      	mov	r3, r0
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d001      	beq.n	80064cc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80064c8:	f7fa f8ad 	bl	8000626 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80064cc:	490f      	ldr	r1, [pc, #60]	; (800650c <MX_USB_DEVICE_Init+0x58>)
 80064ce:	480e      	ldr	r0, [pc, #56]	; (8006508 <MX_USB_DEVICE_Init+0x54>)
 80064d0:	f7fe fe8c 	bl	80051ec <USBD_RegisterClass>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80064da:	f7fa f8a4 	bl	8000626 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80064de:	490c      	ldr	r1, [pc, #48]	; (8006510 <MX_USB_DEVICE_Init+0x5c>)
 80064e0:	4809      	ldr	r0, [pc, #36]	; (8006508 <MX_USB_DEVICE_Init+0x54>)
 80064e2:	f7fe fdad 	bl	8005040 <USBD_CDC_RegisterInterface>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d001      	beq.n	80064f0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80064ec:	f7fa f89b 	bl	8000626 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80064f0:	4805      	ldr	r0, [pc, #20]	; (8006508 <MX_USB_DEVICE_Init+0x54>)
 80064f2:	f7fe fea2 	bl	800523a <USBD_Start>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d001      	beq.n	8006500 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80064fc:	f7fa f893 	bl	8000626 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006500:	bf00      	nop
 8006502:	bd80      	pop	{r7, pc}
 8006504:	20000130 	.word	0x20000130
 8006508:	20000460 	.word	0x20000460
 800650c:	20000018 	.word	0x20000018
 8006510:	2000011c 	.word	0x2000011c

08006514 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006518:	2200      	movs	r2, #0
 800651a:	4905      	ldr	r1, [pc, #20]	; (8006530 <CDC_Init_FS+0x1c>)
 800651c:	4805      	ldr	r0, [pc, #20]	; (8006534 <CDC_Init_FS+0x20>)
 800651e:	f7fe fda4 	bl	800506a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006522:	4905      	ldr	r1, [pc, #20]	; (8006538 <CDC_Init_FS+0x24>)
 8006524:	4803      	ldr	r0, [pc, #12]	; (8006534 <CDC_Init_FS+0x20>)
 8006526:	f7fe fdbe 	bl	80050a6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800652a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800652c:	4618      	mov	r0, r3
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20000f30 	.word	0x20000f30
 8006534:	20000460 	.word	0x20000460
 8006538:	20000730 	.word	0x20000730

0800653c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006540:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006542:	4618      	mov	r0, r3
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	4603      	mov	r3, r0
 8006554:	6039      	str	r1, [r7, #0]
 8006556:	71fb      	strb	r3, [r7, #7]
 8006558:	4613      	mov	r3, r2
 800655a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	2b23      	cmp	r3, #35	; 0x23
 8006560:	d84a      	bhi.n	80065f8 <CDC_Control_FS+0xac>
 8006562:	a201      	add	r2, pc, #4	; (adr r2, 8006568 <CDC_Control_FS+0x1c>)
 8006564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006568:	080065f9 	.word	0x080065f9
 800656c:	080065f9 	.word	0x080065f9
 8006570:	080065f9 	.word	0x080065f9
 8006574:	080065f9 	.word	0x080065f9
 8006578:	080065f9 	.word	0x080065f9
 800657c:	080065f9 	.word	0x080065f9
 8006580:	080065f9 	.word	0x080065f9
 8006584:	080065f9 	.word	0x080065f9
 8006588:	080065f9 	.word	0x080065f9
 800658c:	080065f9 	.word	0x080065f9
 8006590:	080065f9 	.word	0x080065f9
 8006594:	080065f9 	.word	0x080065f9
 8006598:	080065f9 	.word	0x080065f9
 800659c:	080065f9 	.word	0x080065f9
 80065a0:	080065f9 	.word	0x080065f9
 80065a4:	080065f9 	.word	0x080065f9
 80065a8:	080065f9 	.word	0x080065f9
 80065ac:	080065f9 	.word	0x080065f9
 80065b0:	080065f9 	.word	0x080065f9
 80065b4:	080065f9 	.word	0x080065f9
 80065b8:	080065f9 	.word	0x080065f9
 80065bc:	080065f9 	.word	0x080065f9
 80065c0:	080065f9 	.word	0x080065f9
 80065c4:	080065f9 	.word	0x080065f9
 80065c8:	080065f9 	.word	0x080065f9
 80065cc:	080065f9 	.word	0x080065f9
 80065d0:	080065f9 	.word	0x080065f9
 80065d4:	080065f9 	.word	0x080065f9
 80065d8:	080065f9 	.word	0x080065f9
 80065dc:	080065f9 	.word	0x080065f9
 80065e0:	080065f9 	.word	0x080065f9
 80065e4:	080065f9 	.word	0x080065f9
 80065e8:	080065f9 	.word	0x080065f9
 80065ec:	080065f9 	.word	0x080065f9
 80065f0:	080065f9 	.word	0x080065f9
 80065f4:	080065f9 	.word	0x080065f9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80065f8:	bf00      	nop
  }

  return (USBD_OK);
 80065fa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <CDC_Receive_FS>:
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
#define buffergroesse 64 		//wie viele speicherplätze bekommt der ringbuffer?
extern uint8_t bufferdata[buffergroesse];
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006612:	6879      	ldr	r1, [r7, #4]
 8006614:	480c      	ldr	r0, [pc, #48]	; (8006648 <CDC_Receive_FS+0x40>)
 8006616:	f7fe fd46 	bl	80050a6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800661a:	480b      	ldr	r0, [pc, #44]	; (8006648 <CDC_Receive_FS+0x40>)
 800661c:	f7fe fd8c 	bl	8005138 <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	73fb      	strb	r3, [r7, #15]

  memcpy (bufferdata,Buf,len);
 8006626:	7bfb      	ldrb	r3, [r7, #15]
 8006628:	461a      	mov	r2, r3
 800662a:	6879      	ldr	r1, [r7, #4]
 800662c:	4807      	ldr	r0, [pc, #28]	; (800664c <CDC_Receive_FS+0x44>)
 800662e:	f000 fdd1 	bl	80071d4 <memcpy>
  memset (Buf,'\0', len);
 8006632:	7bfb      	ldrb	r3, [r7, #15]
 8006634:	461a      	mov	r2, r3
 8006636:	2100      	movs	r1, #0
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 fdd9 	bl	80071f0 <memset>

  return (USBD_OK);
 800663e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006640:	4618      	mov	r0, r3
 8006642:	3710      	adds	r7, #16
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	20000460 	.word	0x20000460
 800664c:	20000418 	.word	0x20000418

08006650 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800665c:	2300      	movs	r3, #0
 800665e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006660:	4b0d      	ldr	r3, [pc, #52]	; (8006698 <CDC_Transmit_FS+0x48>)
 8006662:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006666:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006672:	2301      	movs	r3, #1
 8006674:	e00b      	b.n	800668e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006676:	887b      	ldrh	r3, [r7, #2]
 8006678:	461a      	mov	r2, r3
 800667a:	6879      	ldr	r1, [r7, #4]
 800667c:	4806      	ldr	r0, [pc, #24]	; (8006698 <CDC_Transmit_FS+0x48>)
 800667e:	f7fe fcf4 	bl	800506a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006682:	4805      	ldr	r0, [pc, #20]	; (8006698 <CDC_Transmit_FS+0x48>)
 8006684:	f7fe fd28 	bl	80050d8 <USBD_CDC_TransmitPacket>
 8006688:	4603      	mov	r3, r0
 800668a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800668c:	7bfb      	ldrb	r3, [r7, #15]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	20000460 	.word	0x20000460

0800669c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800669c:	b480      	push	{r7}
 800669e:	b087      	sub	sp, #28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	60f8      	str	r0, [r7, #12]
 80066a4:	60b9      	str	r1, [r7, #8]
 80066a6:	4613      	mov	r3, r2
 80066a8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80066ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	371c      	adds	r7, #28
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
	...

080066c0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	6039      	str	r1, [r7, #0]
 80066ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	2212      	movs	r2, #18
 80066d0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80066d2:	4b03      	ldr	r3, [pc, #12]	; (80066e0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr
 80066e0:	20000150 	.word	0x20000150

080066e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	4603      	mov	r3, r0
 80066ec:	6039      	str	r1, [r7, #0]
 80066ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	2204      	movs	r2, #4
 80066f4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80066f6:	4b03      	ldr	r3, [pc, #12]	; (8006704 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	370c      	adds	r7, #12
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	20000170 	.word	0x20000170

08006708 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	4603      	mov	r3, r0
 8006710:	6039      	str	r1, [r7, #0]
 8006712:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006714:	79fb      	ldrb	r3, [r7, #7]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d105      	bne.n	8006726 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800671a:	683a      	ldr	r2, [r7, #0]
 800671c:	4907      	ldr	r1, [pc, #28]	; (800673c <USBD_FS_ProductStrDescriptor+0x34>)
 800671e:	4808      	ldr	r0, [pc, #32]	; (8006740 <USBD_FS_ProductStrDescriptor+0x38>)
 8006720:	f7ff fde7 	bl	80062f2 <USBD_GetString>
 8006724:	e004      	b.n	8006730 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	4904      	ldr	r1, [pc, #16]	; (800673c <USBD_FS_ProductStrDescriptor+0x34>)
 800672a:	4805      	ldr	r0, [pc, #20]	; (8006740 <USBD_FS_ProductStrDescriptor+0x38>)
 800672c:	f7ff fde1 	bl	80062f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8006730:	4b02      	ldr	r3, [pc, #8]	; (800673c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8006732:	4618      	mov	r0, r3
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	20001730 	.word	0x20001730
 8006740:	08007268 	.word	0x08007268

08006744 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	6039      	str	r1, [r7, #0]
 800674e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	4904      	ldr	r1, [pc, #16]	; (8006764 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8006754:	4804      	ldr	r0, [pc, #16]	; (8006768 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8006756:	f7ff fdcc 	bl	80062f2 <USBD_GetString>
  return USBD_StrDesc;
 800675a:	4b02      	ldr	r3, [pc, #8]	; (8006764 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800675c:	4618      	mov	r0, r3
 800675e:	3708      	adds	r7, #8
 8006760:	46bd      	mov	sp, r7
 8006762:	bd80      	pop	{r7, pc}
 8006764:	20001730 	.word	0x20001730
 8006768:	08007280 	.word	0x08007280

0800676c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	4603      	mov	r3, r0
 8006774:	6039      	str	r1, [r7, #0]
 8006776:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	221a      	movs	r2, #26
 800677c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800677e:	f000 f855 	bl	800682c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8006782:	4b02      	ldr	r3, [pc, #8]	; (800678c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	20000174 	.word	0x20000174

08006790 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	4603      	mov	r3, r0
 8006798:	6039      	str	r1, [r7, #0]
 800679a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800679c:	79fb      	ldrb	r3, [r7, #7]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d105      	bne.n	80067ae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	4907      	ldr	r1, [pc, #28]	; (80067c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80067a6:	4808      	ldr	r0, [pc, #32]	; (80067c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80067a8:	f7ff fda3 	bl	80062f2 <USBD_GetString>
 80067ac:	e004      	b.n	80067b8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80067ae:	683a      	ldr	r2, [r7, #0]
 80067b0:	4904      	ldr	r1, [pc, #16]	; (80067c4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80067b2:	4805      	ldr	r0, [pc, #20]	; (80067c8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80067b4:	f7ff fd9d 	bl	80062f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80067b8:	4b02      	ldr	r3, [pc, #8]	; (80067c4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3708      	adds	r7, #8
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	20001730 	.word	0x20001730
 80067c8:	08007294 	.word	0x08007294

080067cc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	4603      	mov	r3, r0
 80067d4:	6039      	str	r1, [r7, #0]
 80067d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80067d8:	79fb      	ldrb	r3, [r7, #7]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d105      	bne.n	80067ea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	4907      	ldr	r1, [pc, #28]	; (8006800 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80067e2:	4808      	ldr	r0, [pc, #32]	; (8006804 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80067e4:	f7ff fd85 	bl	80062f2 <USBD_GetString>
 80067e8:	e004      	b.n	80067f4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	4904      	ldr	r1, [pc, #16]	; (8006800 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80067ee:	4805      	ldr	r0, [pc, #20]	; (8006804 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80067f0:	f7ff fd7f 	bl	80062f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80067f4:	4b02      	ldr	r3, [pc, #8]	; (8006800 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3708      	adds	r7, #8
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	20001730 	.word	0x20001730
 8006804:	080072a0 	.word	0x080072a0

08006808 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	4603      	mov	r3, r0
 8006810:	6039      	str	r1, [r7, #0]
 8006812:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	220c      	movs	r2, #12
 8006818:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800681a:	4b03      	ldr	r3, [pc, #12]	; (8006828 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800681c:	4618      	mov	r0, r3
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr
 8006828:	20000164 	.word	0x20000164

0800682c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006832:	4b0f      	ldr	r3, [pc, #60]	; (8006870 <Get_SerialNum+0x44>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006838:	4b0e      	ldr	r3, [pc, #56]	; (8006874 <Get_SerialNum+0x48>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800683e:	4b0e      	ldr	r3, [pc, #56]	; (8006878 <Get_SerialNum+0x4c>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4413      	add	r3, r2
 800684a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8006852:	2208      	movs	r2, #8
 8006854:	4909      	ldr	r1, [pc, #36]	; (800687c <Get_SerialNum+0x50>)
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f000 f814 	bl	8006884 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800685c:	2204      	movs	r2, #4
 800685e:	4908      	ldr	r1, [pc, #32]	; (8006880 <Get_SerialNum+0x54>)
 8006860:	68b8      	ldr	r0, [r7, #8]
 8006862:	f000 f80f 	bl	8006884 <IntToUnicode>
  }
}
 8006866:	bf00      	nop
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	1fff7590 	.word	0x1fff7590
 8006874:	1fff7594 	.word	0x1fff7594
 8006878:	1fff7598 	.word	0x1fff7598
 800687c:	20000176 	.word	0x20000176
 8006880:	20000186 	.word	0x20000186

08006884 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	4613      	mov	r3, r2
 8006890:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8006892:	2300      	movs	r3, #0
 8006894:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8006896:	2300      	movs	r3, #0
 8006898:	75fb      	strb	r3, [r7, #23]
 800689a:	e027      	b.n	80068ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	0f1b      	lsrs	r3, r3, #28
 80068a0:	2b09      	cmp	r3, #9
 80068a2:	d80b      	bhi.n	80068bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	0f1b      	lsrs	r3, r3, #28
 80068a8:	b2da      	uxtb	r2, r3
 80068aa:	7dfb      	ldrb	r3, [r7, #23]
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	4619      	mov	r1, r3
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	440b      	add	r3, r1
 80068b4:	3230      	adds	r2, #48	; 0x30
 80068b6:	b2d2      	uxtb	r2, r2
 80068b8:	701a      	strb	r2, [r3, #0]
 80068ba:	e00a      	b.n	80068d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	0f1b      	lsrs	r3, r3, #28
 80068c0:	b2da      	uxtb	r2, r3
 80068c2:	7dfb      	ldrb	r3, [r7, #23]
 80068c4:	005b      	lsls	r3, r3, #1
 80068c6:	4619      	mov	r1, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	440b      	add	r3, r1
 80068cc:	3237      	adds	r2, #55	; 0x37
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	011b      	lsls	r3, r3, #4
 80068d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80068d8:	7dfb      	ldrb	r3, [r7, #23]
 80068da:	005b      	lsls	r3, r3, #1
 80068dc:	3301      	adds	r3, #1
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	4413      	add	r3, r2
 80068e2:	2200      	movs	r2, #0
 80068e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80068e6:	7dfb      	ldrb	r3, [r7, #23]
 80068e8:	3301      	adds	r3, #1
 80068ea:	75fb      	strb	r3, [r7, #23]
 80068ec:	7dfa      	ldrb	r2, [r7, #23]
 80068ee:	79fb      	ldrb	r3, [r7, #7]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d3d3      	bcc.n	800689c <IntToUnicode+0x18>
  }
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop
 80068f8:	371c      	adds	r7, #28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b0ae      	sub	sp, #184	; 0xb8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800690c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	605a      	str	r2, [r3, #4]
 8006916:	609a      	str	r2, [r3, #8]
 8006918:	60da      	str	r2, [r3, #12]
 800691a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800691c:	f107 0318 	add.w	r3, r7, #24
 8006920:	228c      	movs	r2, #140	; 0x8c
 8006922:	2100      	movs	r1, #0
 8006924:	4618      	mov	r0, r3
 8006926:	f000 fc63 	bl	80071f0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006932:	d173      	bne.n	8006a1c <HAL_PCD_MspInit+0x118>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006934:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006938:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800693a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800693e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8006942:	2301      	movs	r3, #1
 8006944:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006946:	2301      	movs	r3, #1
 8006948:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800694a:	2318      	movs	r3, #24
 800694c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800694e:	2302      	movs	r3, #2
 8006950:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006952:	2302      	movs	r3, #2
 8006954:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006956:	2302      	movs	r3, #2
 8006958:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800695a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800695e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006960:	f107 0318 	add.w	r3, r7, #24
 8006964:	4618      	mov	r0, r3
 8006966:	f7fc f98d 	bl	8002c84 <HAL_RCCEx_PeriphCLKConfig>
 800696a:	4603      	mov	r3, r0
 800696c:	2b00      	cmp	r3, #0
 800696e:	d001      	beq.n	8006974 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8006970:	f7f9 fe59 	bl	8000626 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006974:	4b2b      	ldr	r3, [pc, #172]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 8006976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006978:	4a2a      	ldr	r2, [pc, #168]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 800697a:	f043 0301 	orr.w	r3, r3, #1
 800697e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006980:	4b28      	ldr	r3, [pc, #160]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 8006982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006984:	f003 0301 	and.w	r3, r3, #1
 8006988:	617b      	str	r3, [r7, #20]
 800698a:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800698c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006990:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006994:	2302      	movs	r3, #2
 8006996:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800699a:	2300      	movs	r3, #0
 800699c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069a0:	2303      	movs	r3, #3
 80069a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80069a6:	230a      	movs	r3, #10
 80069a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80069b0:	4619      	mov	r1, r3
 80069b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80069b6:	f7fa f881 	bl	8000abc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80069ba:	4b1a      	ldr	r3, [pc, #104]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069be:	4a19      	ldr	r2, [pc, #100]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80069c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80069c6:	4b17      	ldr	r3, [pc, #92]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069ce:	613b      	str	r3, [r7, #16]
 80069d0:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069d2:	4b14      	ldr	r3, [pc, #80]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d114      	bne.n	8006a08 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069de:	4b11      	ldr	r3, [pc, #68]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e2:	4a10      	ldr	r2, [pc, #64]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069e8:	6593      	str	r3, [r2, #88]	; 0x58
 80069ea:	4b0e      	ldr	r3, [pc, #56]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069f2:	60fb      	str	r3, [r7, #12]
 80069f4:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80069f6:	f7fb fb35 	bl	8002064 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80069fa:	4b0a      	ldr	r3, [pc, #40]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 80069fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069fe:	4a09      	ldr	r2, [pc, #36]	; (8006a24 <HAL_PCD_MspInit+0x120>)
 8006a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a04:	6593      	str	r3, [r2, #88]	; 0x58
 8006a06:	e001      	b.n	8006a0c <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8006a08:	f7fb fb2c 	bl	8002064 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	2100      	movs	r1, #0
 8006a10:	2043      	movs	r0, #67	; 0x43
 8006a12:	f7fa f81c 	bl	8000a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006a16:	2043      	movs	r0, #67	; 0x43
 8006a18:	f7fa f835 	bl	8000a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006a1c:	bf00      	nop
 8006a1e:	37b8      	adds	r7, #184	; 0xb8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40021000 	.word	0x40021000

08006a28 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	f7fe fc46 	bl	80052d0 <USBD_LL_SetupStage>
}
 8006a44:	bf00      	nop
 8006a46:	3708      	adds	r7, #8
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8006a5e:	78fa      	ldrb	r2, [r7, #3]
 8006a60:	6879      	ldr	r1, [r7, #4]
 8006a62:	4613      	mov	r3, r2
 8006a64:	00db      	lsls	r3, r3, #3
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	009b      	lsls	r3, r3, #2
 8006a6a:	440b      	add	r3, r1
 8006a6c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	78fb      	ldrb	r3, [r7, #3]
 8006a74:	4619      	mov	r1, r3
 8006a76:	f7fe fc80 	bl	800537a <USBD_LL_DataOutStage>
}
 8006a7a:	bf00      	nop
 8006a7c:	3708      	adds	r7, #8
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b082      	sub	sp, #8
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8006a94:	78fa      	ldrb	r2, [r7, #3]
 8006a96:	6879      	ldr	r1, [r7, #4]
 8006a98:	4613      	mov	r3, r2
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	1a9b      	subs	r3, r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	440b      	add	r3, r1
 8006aa2:	3348      	adds	r3, #72	; 0x48
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	78fb      	ldrb	r3, [r7, #3]
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	f7fe fcc9 	bl	8005440 <USBD_LL_DataInStage>
}
 8006aae:	bf00      	nop
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}

08006ab6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b082      	sub	sp, #8
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7fe fddd 	bl	8005684 <USBD_LL_SOF>
}
 8006aca:	bf00      	nop
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b084      	sub	sp, #16
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006ada:	2301      	movs	r3, #1
 8006adc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d001      	beq.n	8006aea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006ae6:	f7f9 fd9e 	bl	8000626 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006af0:	7bfa      	ldrb	r2, [r7, #15]
 8006af2:	4611      	mov	r1, r2
 8006af4:	4618      	mov	r0, r3
 8006af6:	f7fe fd87 	bl	8005608 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fe fd33 	bl	800556c <USBD_LL_Reset>
}
 8006b06:	bf00      	nop
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b082      	sub	sp, #8
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	6812      	ldr	r2, [r2, #0]
 8006b26:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006b2a:	f043 0301 	orr.w	r3, r3, #1
 8006b2e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7fe fd76 	bl	8005628 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a1b      	ldr	r3, [r3, #32]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d005      	beq.n	8006b50 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006b44:	4b04      	ldr	r3, [pc, #16]	; (8006b58 <HAL_PCD_SuspendCallback+0x48>)
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	4a03      	ldr	r2, [pc, #12]	; (8006b58 <HAL_PCD_SuspendCallback+0x48>)
 8006b4a:	f043 0306 	orr.w	r3, r3, #6
 8006b4e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006b50:	bf00      	nop
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	e000ed00 	.word	0xe000ed00

08006b5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	6812      	ldr	r2, [r2, #0]
 8006b72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006b76:	f023 0301 	bic.w	r3, r3, #1
 8006b7a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d007      	beq.n	8006b94 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006b84:	4b08      	ldr	r3, [pc, #32]	; (8006ba8 <HAL_PCD_ResumeCallback+0x4c>)
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	4a07      	ldr	r2, [pc, #28]	; (8006ba8 <HAL_PCD_ResumeCallback+0x4c>)
 8006b8a:	f023 0306 	bic.w	r3, r3, #6
 8006b8e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8006b90:	f000 faf6 	bl	8007180 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fe fd5a 	bl	8005654 <USBD_LL_Resume>
}
 8006ba0:	bf00      	nop
 8006ba2:	3708      	adds	r7, #8
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	e000ed00 	.word	0xe000ed00

08006bac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006bbe:	78fa      	ldrb	r2, [r7, #3]
 8006bc0:	4611      	mov	r1, r2
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7fe fda6 	bl	8005714 <USBD_LL_IsoOUTIncomplete>
}
 8006bc8:	bf00      	nop
 8006bca:	3708      	adds	r7, #8
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
 8006bd8:	460b      	mov	r3, r1
 8006bda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006be2:	78fa      	ldrb	r2, [r7, #3]
 8006be4:	4611      	mov	r1, r2
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7fe fd6e 	bl	80056c8 <USBD_LL_IsoINIncomplete>
}
 8006bec:	bf00      	nop
 8006bee:	3708      	adds	r7, #8
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fe fdac 	bl	8005760 <USBD_LL_DevConnected>
}
 8006c08:	bf00      	nop
 8006c0a:	3708      	adds	r7, #8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fe fda9 	bl	8005776 <USBD_LL_DevDisconnected>
}
 8006c24:	bf00      	nop
 8006c26:	3708      	adds	r7, #8
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d13c      	bne.n	8006cb6 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8006c3c:	4a20      	ldr	r2, [pc, #128]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a1e      	ldr	r2, [pc, #120]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c48:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006c4c:	4b1c      	ldr	r3, [pc, #112]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c4e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006c52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8006c54:	4b1a      	ldr	r3, [pc, #104]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c56:	2206      	movs	r2, #6
 8006c58:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006c5a:	4b19      	ldr	r3, [pc, #100]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006c60:	4b17      	ldr	r3, [pc, #92]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c62:	2202      	movs	r2, #2
 8006c64:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006c66:	4b16      	ldr	r3, [pc, #88]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006c6c:	4b14      	ldr	r3, [pc, #80]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c6e:	2200      	movs	r2, #0
 8006c70:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006c72:	4b13      	ldr	r3, [pc, #76]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006c78:	4b11      	ldr	r3, [pc, #68]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006c7e:	4b10      	ldr	r3, [pc, #64]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c80:	2200      	movs	r2, #0
 8006c82:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006c84:	4b0e      	ldr	r3, [pc, #56]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006c8a:	480d      	ldr	r0, [pc, #52]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c8c:	f7fa f8f2 	bl	8000e74 <HAL_PCD_Init>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8006c96:	f7f9 fcc6 	bl	8000626 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006c9a:	2180      	movs	r1, #128	; 0x80
 8006c9c:	4808      	ldr	r0, [pc, #32]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006c9e:	f7fb f948 	bl	8001f32 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006ca2:	2240      	movs	r2, #64	; 0x40
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	4806      	ldr	r0, [pc, #24]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006ca8:	f7fb f8fc 	bl	8001ea4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006cac:	2280      	movs	r2, #128	; 0x80
 8006cae:	2101      	movs	r1, #1
 8006cb0:	4803      	ldr	r0, [pc, #12]	; (8006cc0 <USBD_LL_Init+0x94>)
 8006cb2:	f7fb f8f7 	bl	8001ea4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3708      	adds	r7, #8
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20001930 	.word	0x20001930

08006cc4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fa f9ee 	bl	80010bc <HAL_PCD_Start>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006ce4:	7bbb      	ldrb	r3, [r7, #14]
 8006ce6:	2b03      	cmp	r3, #3
 8006ce8:	d816      	bhi.n	8006d18 <USBD_LL_Start+0x54>
 8006cea:	a201      	add	r2, pc, #4	; (adr r2, 8006cf0 <USBD_LL_Start+0x2c>)
 8006cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf0:	08006d01 	.word	0x08006d01
 8006cf4:	08006d07 	.word	0x08006d07
 8006cf8:	08006d0d 	.word	0x08006d0d
 8006cfc:	08006d13 	.word	0x08006d13
    case HAL_OK :
      usb_status = USBD_OK;
 8006d00:	2300      	movs	r3, #0
 8006d02:	73fb      	strb	r3, [r7, #15]
    break;
 8006d04:	e00b      	b.n	8006d1e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006d06:	2303      	movs	r3, #3
 8006d08:	73fb      	strb	r3, [r7, #15]
    break;
 8006d0a:	e008      	b.n	8006d1e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	73fb      	strb	r3, [r7, #15]
    break;
 8006d10:	e005      	b.n	8006d1e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006d12:	2303      	movs	r3, #3
 8006d14:	73fb      	strb	r3, [r7, #15]
    break;
 8006d16:	e002      	b.n	8006d1e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	73fb      	strb	r3, [r7, #15]
    break;
 8006d1c:	bf00      	nop
  }
  return usb_status;
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3710      	adds	r7, #16
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	4608      	mov	r0, r1
 8006d32:	4611      	mov	r1, r2
 8006d34:	461a      	mov	r2, r3
 8006d36:	4603      	mov	r3, r0
 8006d38:	70fb      	strb	r3, [r7, #3]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	70bb      	strb	r3, [r7, #2]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006d42:	2300      	movs	r3, #0
 8006d44:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006d46:	2300      	movs	r3, #0
 8006d48:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8006d50:	78bb      	ldrb	r3, [r7, #2]
 8006d52:	883a      	ldrh	r2, [r7, #0]
 8006d54:	78f9      	ldrb	r1, [r7, #3]
 8006d56:	f7fa fd9e 	bl	8001896 <HAL_PCD_EP_Open>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006d5e:	7bbb      	ldrb	r3, [r7, #14]
 8006d60:	2b03      	cmp	r3, #3
 8006d62:	d817      	bhi.n	8006d94 <USBD_LL_OpenEP+0x6c>
 8006d64:	a201      	add	r2, pc, #4	; (adr r2, 8006d6c <USBD_LL_OpenEP+0x44>)
 8006d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6a:	bf00      	nop
 8006d6c:	08006d7d 	.word	0x08006d7d
 8006d70:	08006d83 	.word	0x08006d83
 8006d74:	08006d89 	.word	0x08006d89
 8006d78:	08006d8f 	.word	0x08006d8f
    case HAL_OK :
      usb_status = USBD_OK;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	73fb      	strb	r3, [r7, #15]
    break;
 8006d80:	e00b      	b.n	8006d9a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006d82:	2303      	movs	r3, #3
 8006d84:	73fb      	strb	r3, [r7, #15]
    break;
 8006d86:	e008      	b.n	8006d9a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	73fb      	strb	r3, [r7, #15]
    break;
 8006d8c:	e005      	b.n	8006d9a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	73fb      	strb	r3, [r7, #15]
    break;
 8006d92:	e002      	b.n	8006d9a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8006d94:	2303      	movs	r3, #3
 8006d96:	73fb      	strb	r3, [r7, #15]
    break;
 8006d98:	bf00      	nop
  }
  return usb_status;
 8006d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3710      	adds	r7, #16
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	460b      	mov	r3, r1
 8006dae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006db0:	2300      	movs	r3, #0
 8006db2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006dbe:	78fa      	ldrb	r2, [r7, #3]
 8006dc0:	4611      	mov	r1, r2
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fa fdcf 	bl	8001966 <HAL_PCD_EP_Close>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006dcc:	7bbb      	ldrb	r3, [r7, #14]
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	d816      	bhi.n	8006e00 <USBD_LL_CloseEP+0x5c>
 8006dd2:	a201      	add	r2, pc, #4	; (adr r2, 8006dd8 <USBD_LL_CloseEP+0x34>)
 8006dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dd8:	08006de9 	.word	0x08006de9
 8006ddc:	08006def 	.word	0x08006def
 8006de0:	08006df5 	.word	0x08006df5
 8006de4:	08006dfb 	.word	0x08006dfb
    case HAL_OK :
      usb_status = USBD_OK;
 8006de8:	2300      	movs	r3, #0
 8006dea:	73fb      	strb	r3, [r7, #15]
    break;
 8006dec:	e00b      	b.n	8006e06 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006dee:	2303      	movs	r3, #3
 8006df0:	73fb      	strb	r3, [r7, #15]
    break;
 8006df2:	e008      	b.n	8006e06 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006df4:	2301      	movs	r3, #1
 8006df6:	73fb      	strb	r3, [r7, #15]
    break;
 8006df8:	e005      	b.n	8006e06 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	73fb      	strb	r3, [r7, #15]
    break;
 8006dfe:	e002      	b.n	8006e06 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006e00:	2303      	movs	r3, #3
 8006e02:	73fb      	strb	r3, [r7, #15]
    break;
 8006e04:	bf00      	nop
  }
  return usb_status;
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3710      	adds	r7, #16
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	460b      	mov	r3, r1
 8006e1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e20:	2300      	movs	r3, #0
 8006e22:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006e2a:	78fa      	ldrb	r2, [r7, #3]
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fa fe76 	bl	8001b20 <HAL_PCD_EP_SetStall>
 8006e34:	4603      	mov	r3, r0
 8006e36:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006e38:	7bbb      	ldrb	r3, [r7, #14]
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d816      	bhi.n	8006e6c <USBD_LL_StallEP+0x5c>
 8006e3e:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <USBD_LL_StallEP+0x34>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006e55 	.word	0x08006e55
 8006e48:	08006e5b 	.word	0x08006e5b
 8006e4c:	08006e61 	.word	0x08006e61
 8006e50:	08006e67 	.word	0x08006e67
    case HAL_OK :
      usb_status = USBD_OK;
 8006e54:	2300      	movs	r3, #0
 8006e56:	73fb      	strb	r3, [r7, #15]
    break;
 8006e58:	e00b      	b.n	8006e72 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8006e5e:	e008      	b.n	8006e72 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006e60:	2301      	movs	r3, #1
 8006e62:	73fb      	strb	r3, [r7, #15]
    break;
 8006e64:	e005      	b.n	8006e72 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006e66:	2303      	movs	r3, #3
 8006e68:	73fb      	strb	r3, [r7, #15]
    break;
 8006e6a:	e002      	b.n	8006e72 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8006e70:	bf00      	nop
  }
  return usb_status;
 8006e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3710      	adds	r7, #16
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	460b      	mov	r3, r1
 8006e86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006e96:	78fa      	ldrb	r2, [r7, #3]
 8006e98:	4611      	mov	r1, r2
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fa fea2 	bl	8001be4 <HAL_PCD_EP_ClrStall>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006ea4:	7bbb      	ldrb	r3, [r7, #14]
 8006ea6:	2b03      	cmp	r3, #3
 8006ea8:	d816      	bhi.n	8006ed8 <USBD_LL_ClearStallEP+0x5c>
 8006eaa:	a201      	add	r2, pc, #4	; (adr r2, 8006eb0 <USBD_LL_ClearStallEP+0x34>)
 8006eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb0:	08006ec1 	.word	0x08006ec1
 8006eb4:	08006ec7 	.word	0x08006ec7
 8006eb8:	08006ecd 	.word	0x08006ecd
 8006ebc:	08006ed3 	.word	0x08006ed3
    case HAL_OK :
      usb_status = USBD_OK;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	73fb      	strb	r3, [r7, #15]
    break;
 8006ec4:	e00b      	b.n	8006ede <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	73fb      	strb	r3, [r7, #15]
    break;
 8006eca:	e008      	b.n	8006ede <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	73fb      	strb	r3, [r7, #15]
    break;
 8006ed0:	e005      	b.n	8006ede <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	73fb      	strb	r3, [r7, #15]
    break;
 8006ed6:	e002      	b.n	8006ede <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	73fb      	strb	r3, [r7, #15]
    break;
 8006edc:	bf00      	nop
  }
  return usb_status;
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006efa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8006efc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	da0b      	bge.n	8006f1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006f04:	78fb      	ldrb	r3, [r7, #3]
 8006f06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f0a:	68f9      	ldr	r1, [r7, #12]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	00db      	lsls	r3, r3, #3
 8006f10:	1a9b      	subs	r3, r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	440b      	add	r3, r1
 8006f16:	333e      	adds	r3, #62	; 0x3e
 8006f18:	781b      	ldrb	r3, [r3, #0]
 8006f1a:	e00b      	b.n	8006f34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006f1c:	78fb      	ldrb	r3, [r7, #3]
 8006f1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f22:	68f9      	ldr	r1, [r7, #12]
 8006f24:	4613      	mov	r3, r2
 8006f26:	00db      	lsls	r3, r3, #3
 8006f28:	1a9b      	subs	r3, r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	440b      	add	r3, r1
 8006f2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006f32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	460b      	mov	r3, r1
 8006f4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006f5a:	78fa      	ldrb	r2, [r7, #3]
 8006f5c:	4611      	mov	r1, r2
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7fa fc74 	bl	800184c <HAL_PCD_SetAddress>
 8006f64:	4603      	mov	r3, r0
 8006f66:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006f68:	7bbb      	ldrb	r3, [r7, #14]
 8006f6a:	2b03      	cmp	r3, #3
 8006f6c:	d816      	bhi.n	8006f9c <USBD_LL_SetUSBAddress+0x5c>
 8006f6e:	a201      	add	r2, pc, #4	; (adr r2, 8006f74 <USBD_LL_SetUSBAddress+0x34>)
 8006f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f74:	08006f85 	.word	0x08006f85
 8006f78:	08006f8b 	.word	0x08006f8b
 8006f7c:	08006f91 	.word	0x08006f91
 8006f80:	08006f97 	.word	0x08006f97
    case HAL_OK :
      usb_status = USBD_OK;
 8006f84:	2300      	movs	r3, #0
 8006f86:	73fb      	strb	r3, [r7, #15]
    break;
 8006f88:	e00b      	b.n	8006fa2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8006f8e:	e008      	b.n	8006fa2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f90:	2301      	movs	r3, #1
 8006f92:	73fb      	strb	r3, [r7, #15]
    break;
 8006f94:	e005      	b.n	8006fa2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f96:	2303      	movs	r3, #3
 8006f98:	73fb      	strb	r3, [r7, #15]
    break;
 8006f9a:	e002      	b.n	8006fa2 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	73fb      	strb	r3, [r7, #15]
    break;
 8006fa0:	bf00      	nop
  }
  return usb_status;
 8006fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3710      	adds	r7, #16
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	607a      	str	r2, [r7, #4]
 8006fb6:	603b      	str	r3, [r7, #0]
 8006fb8:	460b      	mov	r3, r1
 8006fba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8006fca:	7af9      	ldrb	r1, [r7, #11]
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	f7fa fd69 	bl	8001aa6 <HAL_PCD_EP_Transmit>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8006fd8:	7dbb      	ldrb	r3, [r7, #22]
 8006fda:	2b03      	cmp	r3, #3
 8006fdc:	d816      	bhi.n	800700c <USBD_LL_Transmit+0x60>
 8006fde:	a201      	add	r2, pc, #4	; (adr r2, 8006fe4 <USBD_LL_Transmit+0x38>)
 8006fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe4:	08006ff5 	.word	0x08006ff5
 8006fe8:	08006ffb 	.word	0x08006ffb
 8006fec:	08007001 	.word	0x08007001
 8006ff0:	08007007 	.word	0x08007007
    case HAL_OK :
      usb_status = USBD_OK;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	75fb      	strb	r3, [r7, #23]
    break;
 8006ff8:	e00b      	b.n	8007012 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006ffa:	2303      	movs	r3, #3
 8006ffc:	75fb      	strb	r3, [r7, #23]
    break;
 8006ffe:	e008      	b.n	8007012 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007000:	2301      	movs	r3, #1
 8007002:	75fb      	strb	r3, [r7, #23]
    break;
 8007004:	e005      	b.n	8007012 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007006:	2303      	movs	r3, #3
 8007008:	75fb      	strb	r3, [r7, #23]
    break;
 800700a:	e002      	b.n	8007012 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800700c:	2303      	movs	r3, #3
 800700e:	75fb      	strb	r3, [r7, #23]
    break;
 8007010:	bf00      	nop
  }
  return usb_status;
 8007012:	7dfb      	ldrb	r3, [r7, #23]
}
 8007014:	4618      	mov	r0, r3
 8007016:	3718      	adds	r7, #24
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	607a      	str	r2, [r7, #4]
 8007026:	603b      	str	r3, [r7, #0]
 8007028:	460b      	mov	r3, r1
 800702a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800702c:	2300      	movs	r3, #0
 800702e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800703a:	7af9      	ldrb	r1, [r7, #11]
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	687a      	ldr	r2, [r7, #4]
 8007040:	f7fa fcdb 	bl	80019fa <HAL_PCD_EP_Receive>
 8007044:	4603      	mov	r3, r0
 8007046:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8007048:	7dbb      	ldrb	r3, [r7, #22]
 800704a:	2b03      	cmp	r3, #3
 800704c:	d816      	bhi.n	800707c <USBD_LL_PrepareReceive+0x60>
 800704e:	a201      	add	r2, pc, #4	; (adr r2, 8007054 <USBD_LL_PrepareReceive+0x38>)
 8007050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007054:	08007065 	.word	0x08007065
 8007058:	0800706b 	.word	0x0800706b
 800705c:	08007071 	.word	0x08007071
 8007060:	08007077 	.word	0x08007077
    case HAL_OK :
      usb_status = USBD_OK;
 8007064:	2300      	movs	r3, #0
 8007066:	75fb      	strb	r3, [r7, #23]
    break;
 8007068:	e00b      	b.n	8007082 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800706a:	2303      	movs	r3, #3
 800706c:	75fb      	strb	r3, [r7, #23]
    break;
 800706e:	e008      	b.n	8007082 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007070:	2301      	movs	r3, #1
 8007072:	75fb      	strb	r3, [r7, #23]
    break;
 8007074:	e005      	b.n	8007082 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007076:	2303      	movs	r3, #3
 8007078:	75fb      	strb	r3, [r7, #23]
    break;
 800707a:	e002      	b.n	8007082 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800707c:	2303      	movs	r3, #3
 800707e:	75fb      	strb	r3, [r7, #23]
    break;
 8007080:	bf00      	nop
  }
  return usb_status;
 8007082:	7dfb      	ldrb	r3, [r7, #23]
}
 8007084:	4618      	mov	r0, r3
 8007086:	3718      	adds	r7, #24
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	460b      	mov	r3, r1
 8007096:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800709e:	78fa      	ldrb	r2, [r7, #3]
 80070a0:	4611      	mov	r1, r2
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fa fce7 	bl	8001a76 <HAL_PCD_EP_GetRxCount>
 80070a8:	4603      	mov	r3, r0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3708      	adds	r7, #8
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
	...

080070b4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b082      	sub	sp, #8
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80070c0:	78fb      	ldrb	r3, [r7, #3]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <HAL_PCDEx_LPM_Callback+0x18>
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d01f      	beq.n	800710a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80070ca:	e03b      	b.n	8007144 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d007      	beq.n	80070e4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80070d4:	f000 f854 	bl	8007180 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80070d8:	4b1c      	ldr	r3, [pc, #112]	; (800714c <HAL_PCDEx_LPM_Callback+0x98>)
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	4a1b      	ldr	r2, [pc, #108]	; (800714c <HAL_PCDEx_LPM_Callback+0x98>)
 80070de:	f023 0306 	bic.w	r3, r3, #6
 80070e2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	6812      	ldr	r2, [r2, #0]
 80070f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070f6:	f023 0301 	bic.w	r3, r3, #1
 80070fa:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007102:	4618      	mov	r0, r3
 8007104:	f7fe faa6 	bl	8005654 <USBD_LL_Resume>
    break;
 8007108:	e01c      	b.n	8007144 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	6812      	ldr	r2, [r2, #0]
 8007118:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800711c:	f043 0301 	orr.w	r3, r3, #1
 8007120:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007128:	4618      	mov	r0, r3
 800712a:	f7fe fa7d 	bl	8005628 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a1b      	ldr	r3, [r3, #32]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d005      	beq.n	8007142 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007136:	4b05      	ldr	r3, [pc, #20]	; (800714c <HAL_PCDEx_LPM_Callback+0x98>)
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	4a04      	ldr	r2, [pc, #16]	; (800714c <HAL_PCDEx_LPM_Callback+0x98>)
 800713c:	f043 0306 	orr.w	r3, r3, #6
 8007140:	6113      	str	r3, [r2, #16]
    break;
 8007142:	bf00      	nop
}
 8007144:	bf00      	nop
 8007146:	3708      	adds	r7, #8
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	e000ed00 	.word	0xe000ed00

08007150 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007158:	4b03      	ldr	r3, [pc, #12]	; (8007168 <USBD_static_malloc+0x18>)
}
 800715a:	4618      	mov	r0, r3
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	200001f8 	.word	0x200001f8

0800716c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]

}
 8007174:	bf00      	nop
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr

08007180 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007184:	f7f9 f9f9 	bl	800057a <SystemClock_Config>
}
 8007188:	bf00      	nop
 800718a:	bd80      	pop	{r7, pc}

0800718c <__libc_init_array>:
 800718c:	b570      	push	{r4, r5, r6, lr}
 800718e:	4d0d      	ldr	r5, [pc, #52]	; (80071c4 <__libc_init_array+0x38>)
 8007190:	4c0d      	ldr	r4, [pc, #52]	; (80071c8 <__libc_init_array+0x3c>)
 8007192:	1b64      	subs	r4, r4, r5
 8007194:	10a4      	asrs	r4, r4, #2
 8007196:	2600      	movs	r6, #0
 8007198:	42a6      	cmp	r6, r4
 800719a:	d109      	bne.n	80071b0 <__libc_init_array+0x24>
 800719c:	4d0b      	ldr	r5, [pc, #44]	; (80071cc <__libc_init_array+0x40>)
 800719e:	4c0c      	ldr	r4, [pc, #48]	; (80071d0 <__libc_init_array+0x44>)
 80071a0:	f000 f82e 	bl	8007200 <_init>
 80071a4:	1b64      	subs	r4, r4, r5
 80071a6:	10a4      	asrs	r4, r4, #2
 80071a8:	2600      	movs	r6, #0
 80071aa:	42a6      	cmp	r6, r4
 80071ac:	d105      	bne.n	80071ba <__libc_init_array+0x2e>
 80071ae:	bd70      	pop	{r4, r5, r6, pc}
 80071b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b4:	4798      	blx	r3
 80071b6:	3601      	adds	r6, #1
 80071b8:	e7ee      	b.n	8007198 <__libc_init_array+0xc>
 80071ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80071be:	4798      	blx	r3
 80071c0:	3601      	adds	r6, #1
 80071c2:	e7f2      	b.n	80071aa <__libc_init_array+0x1e>
 80071c4:	080072f0 	.word	0x080072f0
 80071c8:	080072f0 	.word	0x080072f0
 80071cc:	080072f0 	.word	0x080072f0
 80071d0:	080072f4 	.word	0x080072f4

080071d4 <memcpy>:
 80071d4:	440a      	add	r2, r1
 80071d6:	4291      	cmp	r1, r2
 80071d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80071dc:	d100      	bne.n	80071e0 <memcpy+0xc>
 80071de:	4770      	bx	lr
 80071e0:	b510      	push	{r4, lr}
 80071e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ea:	4291      	cmp	r1, r2
 80071ec:	d1f9      	bne.n	80071e2 <memcpy+0xe>
 80071ee:	bd10      	pop	{r4, pc}

080071f0 <memset>:
 80071f0:	4402      	add	r2, r0
 80071f2:	4603      	mov	r3, r0
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d100      	bne.n	80071fa <memset+0xa>
 80071f8:	4770      	bx	lr
 80071fa:	f803 1b01 	strb.w	r1, [r3], #1
 80071fe:	e7f9      	b.n	80071f4 <memset+0x4>

08007200 <_init>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr

0800720c <_fini>:
 800720c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800720e:	bf00      	nop
 8007210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007212:	bc08      	pop	{r3}
 8007214:	469e      	mov	lr, r3
 8007216:	4770      	bx	lr
