#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x104b2f240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104b22da0 .scope module, "tb_surv_dump" "tb_surv_dump" 3 3;
 .timescale -9 -12;
P_0x104b22f20 .param/l "D" 1 3 7, +C4<00000000000000000000000000000110>;
P_0x104b22f60 .param/l "G0" 1 3 8, C4<111>;
P_0x104b22fa0 .param/l "G1" 1 3 9, C4<101>;
P_0x104b22fe0 .param/l "K" 1 3 4, +C4<00000000000000000000000000000011>;
P_0x104b23020 .param/l "M" 1 3 5, +C4<000000000000000000000000000000010>;
P_0x104b23060 .param/l "S" 1 3 6, +C4<0000000000000000000000000000000100>;
v0x9930a73e0_0 .var "clk", 0 0;
v0x9930a7480_0 .net "dec_bit", 0 0, L_0x993041500;  1 drivers
v0x9930a7520_0 .net "dec_bit_valid", 0 0, L_0x993041490;  1 drivers
v0x9930a75c0_0 .var "enc_state", 1 0;
v0x9930a7660 .array "encoded_syms", 99 0, 1 0;
v0x9930a7700_0 .var "force_state0", 0 0;
v0x9930a77a0_0 .var/i "i", 31 0;
v0x9930a7840_0 .var "rst", 0 0;
v0x9930a78e0_0 .var/i "sym_count", 31 0;
v0x9930a7980_0 .var "sym_in", 1 0;
v0x9930a7a20_0 .net "sym_ready", 0 0, L_0x9930652c0;  1 drivers
v0x9930a7ac0_0 .var "sym_valid", 0 0;
v0x9930a7b60_0 .var "test_bits", 7 0;
S_0x104b27d90 .scope module, "dut" "tt_um_viterbi_core" 3 22, 4 3 0, S_0x104b22da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_sym_valid";
    .port_info 3 /OUTPUT 1 "rx_sym_ready";
    .port_info 4 /INPUT 2 "rx_sym";
    .port_info 5 /OUTPUT 1 "dec_bit_valid";
    .port_info 6 /OUTPUT 1 "dec_bit";
    .port_info 7 /INPUT 1 "force_state0";
P_0x104b32cc0 .param/l "D" 0 4 5, +C4<00000000000000000000000000000110>;
P_0x104b32d00 .param/l "G0_OCT" 0 4 7, +C4<00000000000000000000000000000111>;
P_0x104b32d40 .param/l "G1_OCT" 0 4 8, +C4<00000000000000000000000000000101>;
P_0x104b32d80 .param/l "K" 0 4 4, +C4<00000000000000000000000000000011>;
P_0x104b32dc0 .param/l "M" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x104b32e00 .param/l "MSB_MASK" 1 4 204, C4<10>;
P_0x104b32e40 .param/l "S" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x104b32e80 .param/l "TRACE_ADDR_W" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x104b32ec0 .param/l "Wb" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x104b32f00 .param/l "Wm" 0 4 6, +C4<00000000000000000000000000000100>;
enum0x104b2a040 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SWEEP" 2'b01,
   "ST_COMMIT" 2'b10,
   "ST_TRACE" 2'b11
 ;
L_0x992c38cb0 .functor AND 1, v0x9930a7ac0_0, L_0x9930652c0, C4<1>, C4<1>;
L_0x993041340 .functor BUFZ 2, L_0x993065720, C4<00>, C4<00>, C4<00>;
L_0x992878208 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
L_0x992c38d20 .functor OR 2, L_0x993065720, L_0x992878208, C4<00>, C4<00>;
L_0x993041490 .functor BUFZ 1, v0x9930a45a0_0, C4<0>, C4<0>, C4<0>;
L_0x993041500 .functor BUFZ 1, v0x9930a4500_0, C4<0>, C4<0>, C4<0>;
L_0x992878010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9930a4f00_0 .net/2u *"_ivl_0", 1 0, L_0x992878010;  1 drivers
L_0x9928780a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x9930a4fa0_0 .net/2u *"_ivl_10", 31 0, L_0x9928780a0;  1 drivers
L_0x9928780e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9930a5040_0 .net/2u *"_ivl_14", 1 0, L_0x9928780e8;  1 drivers
L_0x992878130 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9930a50e0_0 .net/2u *"_ivl_18", 1 0, L_0x992878130;  1 drivers
L_0x992878178 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x9930a5180_0 .net/2u *"_ivl_22", 1 0, L_0x992878178;  1 drivers
v0x9930a5220_0 .net *"_ivl_28", 0 0, L_0x993065680;  1 drivers
L_0x9928781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9930a52c0_0 .net *"_ivl_30", 0 0, L_0x9928781c0;  1 drivers
v0x9930a5360_0 .net/2u *"_ivl_34", 1 0, L_0x992878208;  1 drivers
L_0x9928784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x9930a5400_0 .net/2u *"_ivl_40", 1 0, L_0x9928784d8;  1 drivers
v0x9930a54a0_0 .net *"_ivl_6", 31 0, L_0x993065220;  1 drivers
L_0x992878058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9930a5540_0 .net *"_ivl_9", 29 0, L_0x992878058;  1 drivers
v0x9930a55e0_0 .net "accept_sym", 0 0, L_0x992c38cb0;  1 drivers
v0x9930a5680_0 .net "base_pred", 1 0, L_0x993065720;  1 drivers
v0x9930a5720_0 .var "best_metric", 3 0;
v0x9930a57c0_0 .var "best_state", 1 0;
v0x9930a5860_0 .net "bit_in", 0 0, L_0x9930657c0;  1 drivers
v0x9930a5900_0 .net "bm0", 1 0, L_0x9930413b0;  1 drivers
v0x9930a59a0_0 .net "bm1", 1 0, L_0x993041420;  1 drivers
v0x9930a5a40_0 .net "clk", 0 0, v0x9930a73e0_0;  1 drivers
v0x9930a5ae0_0 .net "dec_bit", 0 0, L_0x993041500;  alias, 1 drivers
v0x9930a5b80_0 .net "dec_bit_valid", 0 0, L_0x993041490;  alias, 1 drivers
v0x9930a5c20_0 .net "exp0", 1 0, v0x99304ec60_0;  1 drivers
v0x9930a5cc0_0 .net "exp1", 1 0, v0x99304eee0_0;  1 drivers
v0x9930a5d60_0 .net "force_state0", 0 0, v0x9930a7700_0;  1 drivers
v0x9930a5e00_0 .var "init_frame_pulse", 0 0;
v0x9930a5ea0_0 .var "init_pending", 0 0;
v0x9930a5f40_0 .net "last_idx", 0 0, L_0x993065040;  1 drivers
v0x9930a5fe0_0 .net "p0", 1 0, L_0x993041340;  1 drivers
v0x9930a6080_0 .net "p1", 1 0, L_0x992c38d20;  1 drivers
v0x9930a6120_0 .net "pm0", 3 0, v0x99304f5c0_0;  1 drivers
v0x9930a61c0_0 .net "pm1", 3 0, v0x99304f660_0;  1 drivers
v0x9930a6260_0 .net "pm_out", 3 0, L_0x9930a7c00;  1 drivers
v0x9930a6300_0 .net "pm_wr_en", 0 0, L_0x9930654a0;  1 drivers
v0x9930a63a0_0 .net "prev_bank_sel", 0 0, v0x99304f3e0_0;  1 drivers
v0x9930a6440_0 .net "rst", 0 0, v0x9930a7840_0;  1 drivers
v0x9930a64e0_0 .net "rx_sym", 1 0, v0x9930a7980_0;  1 drivers
v0x9930a6580_0 .var "rx_sym_q", 1 0;
v0x9930a6620_0 .net "rx_sym_ready", 0 0, L_0x9930652c0;  alias, 1 drivers
v0x9930a66c0_0 .net "rx_sym_valid", 0 0, v0x9930a7ac0_0;  1 drivers
v0x9930a6760_0 .net "s_end_mux", 1 0, L_0x9930a7ca0;  1 drivers
v0x9930a6800_0 .var "s_end_state", 1 0;
v0x9930a68a0_0 .var "state", 1 0;
v0x9930a6940_0 .var "state_next", 1 0;
v0x9930a69e0_0 .var "surv_row", 3 0;
v0x9930a6a80_0 .net "surv_sel", 0 0, L_0x993065fe0;  1 drivers
v0x9930a6b20_0 .net "surv_wr_en", 0 0, L_0x993065540;  1 drivers
v0x9930a6bc0_0 .net "surv_wr_ptr", 2 0, v0x9930a41e0_0;  1 drivers
v0x9930a6c60_0 .net "swap_banks", 0 0, L_0x9930655e0;  1 drivers
v0x9930a6d00_0 .var "sweep_idx", 1 0;
v0x9930a6da0_0 .net "tb_dec_bit", 0 0, v0x9930a4500_0;  1 drivers
v0x9930a6e40_0 .net "tb_dec_valid", 0 0, v0x9930a45a0_0;  1 drivers
v0x9930a6ee0_0 .net "tb_state", 1 0, v0x9930a4a00_0;  1 drivers
v0x9930a6f80_0 .net "tb_time", 2 0, v0x9930a4be0_0;  1 drivers
v0x9930a7020_0 .net "trace_surv_bit", 0 0, L_0x993066120;  1 drivers
E_0x99308c2c0 .event posedge, v0x99304f700_0, v0x99304f200_0;
E_0x99308c300 .event anyedge, v0x9930a68a0_0, v0x9930a55e0_0, v0x9930a5f40_0;
L_0x9930652c0 .cmp/eq 2, v0x9930a68a0_0, L_0x992878010;
L_0x993065220 .concat [ 2 30 0 0], v0x9930a6d00_0, L_0x992878058;
L_0x993065040 .cmp/eq 32, L_0x993065220, L_0x9928780a0;
L_0x9930654a0 .cmp/eq 2, v0x9930a68a0_0, L_0x9928780e8;
L_0x993065540 .cmp/eq 2, v0x9930a68a0_0, L_0x992878130;
L_0x9930655e0 .cmp/eq 2, v0x9930a68a0_0, L_0x992878178;
L_0x993065680 .part v0x9930a6d00_0, 1, 1;
L_0x993065720 .concat [ 1 1 0 0], L_0x993065680, L_0x9928781c0;
L_0x9930657c0 .part v0x9930a6d00_0, 0, 1;
L_0x9930a7ca0 .functor MUXZ 2, v0x9930a6800_0, L_0x9928784d8, v0x9930a7700_0, C4<>;
S_0x104b32f40 .scope module, "acs" "acs_core" 4 246, 5 1 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "pm0";
    .port_info 1 /INPUT 4 "pm1";
    .port_info 2 /INPUT 2 "bm0";
    .port_info 3 /INPUT 2 "bm1";
    .port_info 4 /OUTPUT 4 "pm_out";
    .port_info 5 /OUTPUT 1 "surv";
P_0x993060f00 .param/l "Wb" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x993060f40 .param/l "Wm" 0 5 2, +C4<00000000000000000000000000000100>;
L_0x992878370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304d0e0_0 .net/2u *"_ivl_0", 0 0, L_0x992878370;  1 drivers
L_0x992878400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304d180_0 .net/2u *"_ivl_10", 0 0, L_0x992878400;  1 drivers
v0x99304d220_0 .net *"_ivl_12", 2 0, L_0x993065ea0;  1 drivers
v0x99304d2c0_0 .net *"_ivl_14", 3 0, L_0x993065f40;  1 drivers
L_0x992878448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304d360_0 .net *"_ivl_17", 0 0, L_0x992878448;  1 drivers
v0x99304d400_0 .net *"_ivl_2", 2 0, L_0x993065d60;  1 drivers
v0x99304d4a0_0 .net *"_ivl_4", 3 0, L_0x993065e00;  1 drivers
L_0x9928783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304d540_0 .net *"_ivl_7", 0 0, L_0x9928783b8;  1 drivers
v0x99304d5e0_0 .net "bm0", 1 0, L_0x9930413b0;  alias, 1 drivers
v0x99304d680_0 .net "bm1", 1 0, L_0x993041420;  alias, 1 drivers
v0x99304d720_0 .net "metric0", 3 0, L_0x992c61cc0;  1 drivers
v0x99304d7c0_0 .net "metric1", 3 0, L_0x992c61d60;  1 drivers
v0x99304d860_0 .net "pm0", 3 0, v0x99304f5c0_0;  alias, 1 drivers
v0x99304d900_0 .net "pm1", 3 0, v0x99304f660_0;  alias, 1 drivers
v0x99304d9a0_0 .net "pm_out", 3 0, L_0x9930a7c00;  alias, 1 drivers
v0x99304da40_0 .net "surv", 0 0, L_0x993065fe0;  alias, 1 drivers
L_0x993065d60 .concat [ 2 1 0 0], L_0x9930413b0, L_0x992878370;
L_0x993065e00 .concat [ 3 1 0 0], L_0x993065d60, L_0x9928783b8;
L_0x992c61cc0 .arith/sum 4, v0x99304f5c0_0, L_0x993065e00;
L_0x993065ea0 .concat [ 2 1 0 0], L_0x993041420, L_0x992878400;
L_0x993065f40 .concat [ 3 1 0 0], L_0x993065ea0, L_0x992878448;
L_0x992c61d60 .arith/sum 4, v0x99304f660_0, L_0x993065f40;
L_0x993065fe0 .cmp/gt 4, L_0x992c61cc0, L_0x992c61d60;
L_0x9930a7c00 .functor MUXZ 4, L_0x992c61cc0, L_0x992c61d60, L_0x993065fe0, C4<>;
S_0x104b27f10 .scope module, "branch_metric_hd" "branch_metric" 4 235, 6 3 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "rx_sym";
    .port_info 1 /INPUT 2 "exp_sym0";
    .port_info 2 /INPUT 2 "exp_sym1";
    .port_info 3 /OUTPUT 2 "bm0";
    .port_info 4 /OUTPUT 2 "bm1";
P_0x992c8c040 .param/l "Wb" 0 6 4, +C4<00000000000000000000000000000010>;
L_0x9930413b0 .functor BUFZ 2, L_0x992c61b80, C4<00>, C4<00>, C4<00>;
L_0x993041420 .functor BUFZ 2, L_0x992c61c20, C4<00>, C4<00>, C4<00>;
v0x99304e760_0 .net "bm0", 1 0, L_0x9930413b0;  alias, 1 drivers
v0x99304e800_0 .net "bm0_raw", 1 0, L_0x992c61b80;  1 drivers
v0x99304e8a0_0 .net "bm1", 1 0, L_0x993041420;  alias, 1 drivers
v0x99304e940_0 .net "bm1_raw", 1 0, L_0x992c61c20;  1 drivers
v0x99304e9e0_0 .net "exp_sym0", 1 0, v0x99304ec60_0;  alias, 1 drivers
v0x99304ea80_0 .net "exp_sym1", 1 0, v0x99304eee0_0;  alias, 1 drivers
v0x99304eb20_0 .net "rx_sym", 1 0, v0x9930a6580_0;  1 drivers
S_0x104b1a760 .scope module, "ham0" "ham2" 6 16, 7 1 0, S_0x104b27f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x992c38d90 .functor XOR 2, v0x9930a6580_0, v0x99304ec60_0, C4<00>, C4<00>;
v0x99304dae0_0 .net *"_ivl_11", 0 0, L_0x9930659a0;  1 drivers
v0x99304db80_0 .net *"_ivl_12", 1 0, L_0x993065a40;  1 drivers
L_0x992878250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304dc20_0 .net/2u *"_ivl_2", 0 0, L_0x992878250;  1 drivers
v0x99304dcc0_0 .net *"_ivl_5", 0 0, L_0x993065860;  1 drivers
v0x99304dd60_0 .net *"_ivl_6", 1 0, L_0x993065900;  1 drivers
L_0x992878298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304de00_0 .net/2u *"_ivl_8", 0 0, L_0x992878298;  1 drivers
v0x99304dea0_0 .net "a", 1 0, v0x9930a6580_0;  alias, 1 drivers
v0x99304df40_0 .net "b", 1 0, v0x99304ec60_0;  alias, 1 drivers
v0x99304dfe0_0 .net "c", 1 0, L_0x992c61b80;  alias, 1 drivers
v0x99304e080_0 .net "x", 1 0, L_0x992c38d90;  1 drivers
L_0x993065860 .part L_0x992c38d90, 1, 1;
L_0x993065900 .concat [ 1 1 0 0], L_0x993065860, L_0x992878250;
L_0x9930659a0 .part L_0x992c38d90, 0, 1;
L_0x993065a40 .concat [ 1 1 0 0], L_0x9930659a0, L_0x992878298;
L_0x992c61b80 .arith/sum 2, L_0x993065900, L_0x993065a40;
S_0x104b1a8e0 .scope module, "ham1" "ham2" 6 22, 7 1 0, S_0x104b27f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 2 "c";
L_0x992c38e00 .functor XOR 2, v0x9930a6580_0, v0x99304eee0_0, C4<00>, C4<00>;
v0x99304e120_0 .net *"_ivl_11", 0 0, L_0x993065c20;  1 drivers
v0x99304e1c0_0 .net *"_ivl_12", 1 0, L_0x993065cc0;  1 drivers
L_0x9928782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304e260_0 .net/2u *"_ivl_2", 0 0, L_0x9928782e0;  1 drivers
v0x99304e300_0 .net *"_ivl_5", 0 0, L_0x993065ae0;  1 drivers
v0x99304e3a0_0 .net *"_ivl_6", 1 0, L_0x993065b80;  1 drivers
L_0x992878328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304e440_0 .net/2u *"_ivl_8", 0 0, L_0x992878328;  1 drivers
v0x99304e4e0_0 .net "a", 1 0, v0x9930a6580_0;  alias, 1 drivers
v0x99304e580_0 .net "b", 1 0, v0x99304eee0_0;  alias, 1 drivers
v0x99304e620_0 .net "c", 1 0, L_0x992c61c20;  alias, 1 drivers
v0x99304e6c0_0 .net "x", 1 0, L_0x992c38e00;  1 drivers
L_0x993065ae0 .part L_0x992c38e00, 1, 1;
L_0x993065b80 .concat [ 1 1 0 0], L_0x993065ae0, L_0x9928782e0;
L_0x993065c20 .part L_0x992c38e00, 0, 1;
L_0x993065cc0 .concat [ 1 1 0 0], L_0x993065c20, L_0x992878328;
L_0x992c61c20 .arith/sum 2, L_0x993065b80, L_0x993065cc0;
S_0x104b27840 .scope module, "expect0" "expected_bits" 4 217, 8 16 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x104b279c0 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x104b27a00 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x104b27a40 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x104b27a80 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x104b27ac0 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x104b27b00 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x99304ebc0_0 .net "b", 0 0, L_0x9930657c0;  alias, 1 drivers
v0x99304ec60_0 .var "expected", 1 0;
v0x99304ed00_0 .net "pred", 1 0, L_0x993041340;  alias, 1 drivers
v0x99304eda0_0 .var "reg_vec", 2 0;
E_0x99308c540 .event anyedge, v0x99304ed00_0, v0x99304ebc0_0, v0x99304eda0_0;
S_0x104b271f0 .scope module, "expect1" "expected_bits" 4 227, 8 16 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "pred";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 2 "expected";
P_0x104b27370 .param/l "G0_MASK" 1 8 29, C4<111>;
P_0x104b273b0 .param/l "G0_OCT" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x104b273f0 .param/l "G1_MASK" 1 8 30, C4<101>;
P_0x104b27430 .param/l "G1_OCT" 0 8 20, +C4<00000000000000000000000000000101>;
P_0x104b27470 .param/l "K" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x104b274b0 .param/l "M" 0 8 18, +C4<000000000000000000000000000000010>;
v0x99304ee40_0 .net "b", 0 0, L_0x9930657c0;  alias, 1 drivers
v0x99304eee0_0 .var "expected", 1 0;
v0x99304ef80_0 .net "pred", 1 0, L_0x992c38d20;  alias, 1 drivers
v0x99304f020_0 .var "reg_vec", 2 0;
E_0x99308c700 .event anyedge, v0x99304ef80_0, v0x99304ebc0_0, v0x99304f020_0;
S_0x104b28360 .scope module, "pm_buffer" "pm_bank" 4 258, 9 1 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init_frame";
    .port_info 3 /INPUT 2 "rd_idx0";
    .port_info 4 /INPUT 2 "rd_idx1";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /INPUT 2 "wr_idx";
    .port_info 7 /INPUT 4 "wr_pm";
    .port_info 8 /INPUT 1 "swap_banks";
    .port_info 9 /OUTPUT 4 "rd_pm0";
    .port_info 10 /OUTPUT 4 "rd_pm1";
    .port_info 11 /OUTPUT 1 "prev_A";
P_0x104b330c0 .param/l "K" 0 9 2, +C4<00000000000000000000000000000011>;
P_0x104b33100 .param/l "M" 0 9 3, +C4<000000000000000000000000000000010>;
P_0x104b33140 .param/l "S" 0 9 4, +C4<0000000000000000000000000000000100>;
P_0x104b33180 .param/l "Wm" 0 9 5, +C4<00000000000000000000000000000100>;
v0x99304f0c0 .array "bank0", 3 0, 3 0;
v0x99304f160 .array "bank1", 3 0, 3 0;
v0x99304f200_0 .net "clk", 0 0, v0x9930a73e0_0;  alias, 1 drivers
v0x99304f2a0_0 .var/i "i", 31 0;
v0x99304f340_0 .net "init_frame", 0 0, v0x9930a5e00_0;  1 drivers
v0x99304f3e0_0 .var "prev_A", 0 0;
v0x99304f480_0 .net "rd_idx0", 1 0, L_0x993041340;  alias, 1 drivers
v0x99304f520_0 .net "rd_idx1", 1 0, L_0x992c38d20;  alias, 1 drivers
v0x99304f5c0_0 .var "rd_pm0", 3 0;
v0x99304f660_0 .var "rd_pm1", 3 0;
v0x99304f700_0 .net "rst", 0 0, v0x9930a7840_0;  alias, 1 drivers
v0x99304f7a0_0 .net "swap_banks", 0 0, L_0x9930655e0;  alias, 1 drivers
v0x99304f840_0 .net "wr_en", 0 0, L_0x9930654a0;  alias, 1 drivers
v0x99304f8e0_0 .net "wr_idx", 1 0, v0x9930a6d00_0;  1 drivers
v0x99304f980_0 .net "wr_pm", 3 0, L_0x9930a7c00;  alias, 1 drivers
E_0x99308c840 .event posedge, v0x99304f200_0;
v0x99304f0c0_0 .array/port v0x99304f0c0, 0;
v0x99304f0c0_1 .array/port v0x99304f0c0, 1;
E_0x99308c880/0 .event anyedge, v0x99304f3e0_0, v0x99304ed00_0, v0x99304f0c0_0, v0x99304f0c0_1;
v0x99304f0c0_2 .array/port v0x99304f0c0, 2;
v0x99304f0c0_3 .array/port v0x99304f0c0, 3;
v0x99304f160_0 .array/port v0x99304f160, 0;
E_0x99308c880/1 .event anyedge, v0x99304f0c0_2, v0x99304f0c0_3, v0x99304ef80_0, v0x99304f160_0;
v0x99304f160_1 .array/port v0x99304f160, 1;
v0x99304f160_2 .array/port v0x99304f160, 2;
v0x99304f160_3 .array/port v0x99304f160, 3;
E_0x99308c880/2 .event anyedge, v0x99304f160_1, v0x99304f160_2, v0x99304f160_3;
E_0x99308c880 .event/or E_0x99308c880/0, E_0x99308c880/1, E_0x99308c880/2;
S_0x104b284e0 .scope module, "surv_mem" "survivor_mem" 4 277, 10 1 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 4 "surv_row";
    .port_info 4 /OUTPUT 3 "wr_ptr";
    .port_info 5 /INPUT 2 "rd_state";
    .port_info 6 /INPUT 3 "rd_time";
    .port_info 7 /OUTPUT 1 "surv_bit";
P_0x992c80000 .param/l "D" 0 10 6, +C4<00000000000000000000000000000110>;
P_0x992c80040 .param/l "K" 0 10 2, +C4<00000000000000000000000000000011>;
P_0x992c80080 .param/l "M" 0 10 3, +C4<000000000000000000000000000000010>;
P_0x992c800c0 .param/l "S" 0 10 4, +C4<0000000000000000000000000000000100>;
P_0x992c80100 .param/l "Wm" 0 10 5, +C4<00000000000000000000000000000100>;
v0x99304fa20_0 .net *"_ivl_0", 3 0, L_0x99306cd20;  1 drivers
v0x99304fac0_0 .net *"_ivl_2", 3 0, L_0x993066080;  1 drivers
L_0x992878490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x99304fb60_0 .net *"_ivl_5", 0 0, L_0x992878490;  1 drivers
v0x99304fc00_0 .net "clk", 0 0, v0x9930a73e0_0;  alias, 1 drivers
v0x99304fca0_0 .var/i "i", 31 0;
v0x99304fd40 .array "mem", 5 0, 3 0;
v0x99304fde0_0 .net "rd_state", 1 0, v0x9930a4a00_0;  alias, 1 drivers
v0x99304fe80_0 .net "rd_time", 2 0, v0x9930a4be0_0;  alias, 1 drivers
v0x99304ff20_0 .net "rst", 0 0, v0x9930a7840_0;  alias, 1 drivers
v0x9930a4000_0 .net "surv_bit", 0 0, L_0x993066120;  alias, 1 drivers
v0x9930a40a0_0 .net "surv_row", 3 0, v0x9930a69e0_0;  1 drivers
v0x9930a4140_0 .net "wr_en", 0 0, L_0x993065540;  alias, 1 drivers
v0x9930a41e0_0 .var "wr_ptr", 2 0;
L_0x99306cd20 .array/port v0x99304fd40, L_0x993066080;
L_0x993066080 .concat [ 3 1 0 0], v0x9930a4be0_0, L_0x992878490;
L_0x993066120 .part/v L_0x99306cd20, v0x9930a4a00_0, 1;
S_0x9930a8000 .scope module, "tb_core" "traceback" 4 293, 11 1 0, S_0x104b27d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 2 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 2 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x104b2f3c0 .param/l "D" 0 11 4, +C4<00000000000000000000000000000110>;
P_0x104b2f400 .param/l "K" 0 11 2, +C4<00000000000000000000000000000011>;
P_0x104b2f440 .param/l "M" 0 11 3, +C4<000000000000000000000000000000010>;
L_0x992c38e70 .functor AND 1, L_0x9930661c0, L_0x992c61e00, C4<1>, C4<1>;
v0x9930a4280_0 .net *"_ivl_0", 0 0, L_0x9930661c0;  1 drivers
v0x9930a4320_0 .net *"_ivl_3", 0 0, L_0x992c61e00;  1 drivers
v0x9930a43c0_0 .net "clk", 0 0, v0x9930a73e0_0;  alias, 1 drivers
v0x9930a4460_0 .var "current_state", 1 0;
v0x9930a4500_0 .var "dec_bit", 0 0;
v0x9930a45a0_0 .var "dec_bit_valid", 0 0;
v0x9930a4640_0 .net "force_state0", 0 0, v0x9930a7700_0;  alias, 1 drivers
v0x9930a46e0_0 .var "pending_start", 0 0;
v0x9930a4780_0 .net "rst", 0 0, v0x9930a7840_0;  alias, 1 drivers
v0x9930a4820_0 .net "s_end", 1 0, L_0x9930a7ca0;  alias, 1 drivers
v0x9930a48c0_0 .var "streaming_mode", 0 0;
v0x9930a4960_0 .var "tb_active", 0 0;
v0x9930a4a00_0 .var "tb_state", 1 0;
v0x9930a4aa0_0 .var "tb_step", 2 0;
v0x9930a4b40_0 .net "tb_surv_bit", 0 0, L_0x993066120;  alias, 1 drivers
v0x9930a4be0_0 .var "tb_time", 2 0;
v0x9930a4c80_0 .var "warmup_count", 2 0;
v0x9930a4d20_0 .net "wr_ptr", 2 0, v0x9930a41e0_0;  alias, 1 drivers
v0x9930a4dc0_0 .net "wr_ptr_advanced", 0 0, L_0x992c38e70;  1 drivers
v0x9930a4e60_0 .var "wr_ptr_prev", 2 0;
L_0x9930661c0 .cmp/ne 3, v0x9930a41e0_0, v0x9930a4e60_0;
L_0x992c61e00 .reduce/nor v0x9930a7840_0;
S_0x9930a8180 .scope autotask, "encoder" "encoder" 3 34, 3 34 0, S_0x104b22da0;
 .timescale -9 -12;
v0x9930a70c0_0 .var "in_bit", 0 0;
v0x9930a7160_0 .var "sr", 2 0;
v0x9930a7200_0 .var "state_in", 1 0;
v0x9930a72a0_0 .var "state_out", 1 0;
v0x9930a7340_0 .var "sym_out", 1 0;
TD_tb_surv_dump.encoder ;
    %load/vec4 v0x9930a7200_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x9930a70c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9930a72a0_0, 0, 2;
    %load/vec4 v0x9930a7200_0;
    %load/vec4 v0x9930a70c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9930a7160_0, 0, 3;
    %load/vec4 v0x9930a7160_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %load/vec4 v0x9930a7160_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9930a7340_0, 0, 2;
    %end;
    .scope S_0x104b27840;
T_1 ;
    %wait E_0x99308c540;
    %load/vec4 v0x99304ed00_0;
    %load/vec4 v0x99304ebc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x99304eda0_0, 0, 3;
    %load/vec4 v0x99304eda0_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99304ec60_0, 4, 1;
    %load/vec4 v0x99304eda0_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99304ec60_0, 4, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x104b271f0;
T_2 ;
    %wait E_0x99308c700;
    %load/vec4 v0x99304ef80_0;
    %load/vec4 v0x99304ee40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x99304f020_0, 0, 3;
    %load/vec4 v0x99304f020_0;
    %pushi/vec4 7, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99304eee0_0, 4, 1;
    %load/vec4 v0x99304f020_0;
    %pushi/vec4 5, 0, 3;
    %and;
    %xor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x99304eee0_0, 4, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x104b28360;
T_3 ;
    %wait E_0x99308c880;
    %load/vec4 v0x99304f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x99304f480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x99304f0c0, 4;
    %store/vec4 v0x99304f5c0_0, 0, 4;
    %load/vec4 v0x99304f520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x99304f0c0, 4;
    %store/vec4 v0x99304f660_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x99304f480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x99304f160, 4;
    %store/vec4 v0x99304f5c0_0, 0, 4;
    %load/vec4 v0x99304f520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x99304f160, 4;
    %store/vec4 v0x99304f660_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x104b28360;
T_4 ;
    %wait E_0x99308c840;
    %load/vec4 v0x99304f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x99304f2a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x99304f2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f0c0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x99304f2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f160, 0, 4;
    %load/vec4 v0x99304f2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x99304f3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x99304f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x99304f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f160, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x99304f2a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x99304f2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f160, 0, 4;
    %load/vec4 v0x99304f2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f0c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x99304f2a0_0;
    %pad/s 34;
    %cmpi/s 4, 0, 34;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 15, 0, 4;
    %ix/getv/s 3, v0x99304f2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f0c0, 0, 4;
    %load/vec4 v0x99304f2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x99304f2a0_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
T_4.7 ;
T_4.4 ;
    %load/vec4 v0x99304f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x99304f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x99304f980_0;
    %load/vec4 v0x99304f8e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f160, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x99304f980_0;
    %load/vec4 v0x99304f8e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304f0c0, 0, 4;
T_4.15 ;
T_4.12 ;
    %load/vec4 v0x99304f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x99304f3e0_0;
    %inv;
    %assign/vec4 v0x99304f3e0_0, 0;
T_4.16 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x104b284e0;
T_5 ;
    %wait E_0x99308c840;
    %load/vec4 v0x99304ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a41e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99304fca0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x99304fca0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x99304fca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304fd40, 0, 4;
    %load/vec4 v0x99304fca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x99304fca0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x9930a4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x9930a40a0_0;
    %load/vec4 v0x9930a41e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x99304fd40, 0, 4;
    %load/vec4 v0x9930a41e0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a41e0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x9930a41e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9930a41e0_0, 0;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x9930a8000;
T_6 ;
    %wait E_0x99308c840;
    %load/vec4 v0x9930a4780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a4e60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a4c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a48c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a4aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a4460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a4960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a46e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a4be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a4a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a45a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a4500_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a45a0_0, 0;
    %load/vec4 v0x9930a4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x9930a4d20_0;
    %assign/vec4 v0x9930a4e60_0, 0;
    %load/vec4 v0x9930a48c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x9930a4c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9930a4c80_0, 0;
    %load/vec4 v0x9930a4c80_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a48c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a46e0_0, 0;
T_6.6 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a46e0_0, 0;
T_6.5 ;
T_6.2 ;
    %load/vec4 v0x9930a4960_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.11, 10;
    %load/vec4 v0x9930a46e0_0;
    %and;
T_6.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v0x9930a48c0_0;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a4960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a46e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9930a4aa0_0, 0;
    %load/vec4 v0x9930a4640_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x9930a4820_0;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x9930a4460_0, 0;
    %load/vec4 v0x9930a4e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x9930a4e60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/u 3;
    %assign/vec4 v0x9930a4be0_0, 0;
    %load/vec4 v0x9930a4640_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v0x9930a4820_0;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v0x9930a4a00_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x9930a4960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x9930a4aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0x9930a4aa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9930a4aa0_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %load/vec4 v0x9930a4aa0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_6.22, 5;
    %load/vec4 v0x9930a4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v0x9930a4460_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x9930a4460_0, 0;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x9930a4460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x9930a4460_0, 0;
T_6.25 ;
    %load/vec4 v0x9930a4b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %load/vec4 v0x9930a4460_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x9930a4a00_0, 0;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0x9930a4460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x9930a4a00_0, 0;
T_6.27 ;
    %load/vec4 v0x9930a4be0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.28, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.29, 8;
T_6.28 ; End of true expr.
    %load/vec4 v0x9930a4be0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_6.29, 8;
 ; End of false expr.
    %blend;
T_6.29;
    %pad/u 3;
    %assign/vec4 v0x9930a4be0_0, 0;
    %load/vec4 v0x9930a4aa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9930a4aa0_0, 0;
    %load/vec4 v0x9930a4aa0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0x9930a4460_0;
    %parti/s 1, 0, 2;
    %inv;
    %assign/vec4 v0x9930a4500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a45a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a4960_0, 0;
T_6.30 ;
T_6.22 ;
T_6.21 ;
T_6.18 ;
T_6.9 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x104b27d90;
T_7 ;
    %end;
    .thread T_7;
    .scope S_0x104b27d90;
T_8 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a68a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x9930a6940_0;
    %assign/vec4 v0x9930a68a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x104b27d90;
T_9 ;
Ewait_0 .event/or E_0x99308c300, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x9930a68a0_0;
    %store/vec4 v0x9930a6940_0, 0, 2;
    %load/vec4 v0x9930a68a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9930a6940_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x9930a6940_0, 0, 2;
T_9.6 ;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x9930a5f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x9930a6940_0, 0, 2;
T_9.8 ;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9930a6940_0, 0, 2;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9930a6940_0, 0, 2;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x104b27d90;
T_10 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a6580_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x9930a64e0_0;
    %assign/vec4 v0x9930a6580_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x104b27d90;
T_11 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a6d00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a6d00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x9930a68a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x9930a5f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x9930a6d00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x9930a6d00_0, 0;
T_11.6 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x104b27d90;
T_12 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9930a69e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9930a69e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x9930a68a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x9930a6a80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x9930a6d00_0;
    %assign/vec4/off/d v0x9930a69e0_0, 4, 5;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x104b27d90;
T_13 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x9930a5720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a57c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x9930a5720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a57c0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x9930a68a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x9930a6260_0;
    %load/vec4 v0x9930a5720_0;
    %cmp/u;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x9930a6260_0;
    %assign/vec4 v0x9930a5720_0, 0;
    %load/vec4 v0x9930a6d00_0;
    %assign/vec4 v0x9930a57c0_0, 0;
T_13.6 ;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x104b27d90;
T_14 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9930a6800_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x9930a68a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x9930a57c0_0;
    %assign/vec4 v0x9930a6800_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x104b27d90;
T_15 ;
    %wait E_0x99308c2c0;
    %load/vec4 v0x9930a6440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a5ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a5e00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a5e00_0, 0;
    %load/vec4 v0x9930a55e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x9930a5ea0_0;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9930a5e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9930a5ea0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x104b22da0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9930a73e0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x104b22da0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x9930a73e0_0;
    %inv;
    %store/vec4 v0x9930a73e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x104b22da0;
T_18 ;
    %vpi_call/w 3 55 "$dumpfile", "tb_surv_dump.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104b22da0 {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x9930a7b60_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9930a75c0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9930a78e0_0, 0, 32;
    %vpi_call/w 3 65 "$display", "=== ENCODING ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x9930a77a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.1, 5;
    %alloc S_0x9930a8180;
    %load/vec4 v0x9930a75c0_0;
    %store/vec4 v0x9930a7200_0, 0, 2;
    %load/vec4 v0x9930a7b60_0;
    %load/vec4 v0x9930a77a0_0;
    %part/s 1;
    %store/vec4 v0x9930a70c0_0, 0, 1;
    %fork TD_tb_surv_dump.encoder, S_0x9930a8180;
    %join;
    %load/vec4 v0x9930a72a0_0;
    %store/vec4 v0x9930a75c0_0, 0, 2;
    %load/vec4 v0x9930a7340_0;
    %ix/getv/s 4, v0x9930a78e0_0;
    %store/vec4a v0x9930a7660, 4, 0;
    %free S_0x9930a8180;
    %vpi_call/w 3 68 "$display", "Bit %0d: %b -> State %b -> Symbol %b", v0x9930a77a0_0, &PV<v0x9930a7b60_0, v0x9930a77a0_0, 1>, v0x9930a75c0_0, &A<v0x9930a7660, v0x9930a78e0_0 > {0 0 0};
    %load/vec4 v0x9930a78e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a78e0_0, 0, 32;
    %load/vec4 v0x9930a77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x9930a77a0_0;
    %pad/s 33;
    %cmpi/s 2, 0, 33;
    %jmp/0xz T_18.3, 5;
    %alloc S_0x9930a8180;
    %load/vec4 v0x9930a75c0_0;
    %store/vec4 v0x9930a7200_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9930a70c0_0, 0, 1;
    %fork TD_tb_surv_dump.encoder, S_0x9930a8180;
    %join;
    %load/vec4 v0x9930a72a0_0;
    %store/vec4 v0x9930a75c0_0, 0, 2;
    %load/vec4 v0x9930a7340_0;
    %ix/getv/s 4, v0x9930a78e0_0;
    %store/vec4a v0x9930a7660, 4, 0;
    %free S_0x9930a8180;
    %vpi_call/w 3 75 "$display", "Tail %0d: 0 -> State %b -> Symbol %b", v0x9930a77a0_0, v0x9930a75c0_0, &A<v0x9930a7660, v0x9930a78e0_0 > {0 0 0};
    %load/vec4 v0x9930a78e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a78e0_0, 0, 32;
    %load/vec4 v0x9930a77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9930a7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9930a7ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9930a7700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x9930a7980_0, 0, 2;
    %pushi/vec4 5, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x99308c840;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9930a7840_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x99308c840;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %vpi_call/w 3 89 "$display", "\012=== DECODING ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x9930a77a0_0;
    %load/vec4 v0x9930a78e0_0;
    %cmp/s;
    %jmp/0xz T_18.9, 5;
    %wait E_0x99308c840;
    %ix/getv/s 4, v0x9930a77a0_0;
    %load/vec4a v0x9930a7660, 4;
    %store/vec4 v0x9930a7980_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9930a7ac0_0, 0, 1;
T_18.10 ;
    %load/vec4 v0x9930a7a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_18.11, 8;
    %wait E_0x99308c840;
    %jmp T_18.10;
T_18.11 ;
    %vpi_call/w 3 98 "$display", "T=%0d: Symbol %b accepted", v0x9930a77a0_0, v0x9930a7980_0 {0 0 0};
    %load/vec4 v0x9930a77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %wait E_0x99308c840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9930a7ac0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_18.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.13, 5;
    %jmp/1 T_18.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x99308c840;
    %jmp T_18.12;
T_18.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 108 "$display", "\012=== SURVIVOR MEMORY ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
T_18.14 ;
    %load/vec4 v0x9930a77a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_18.15, 5;
    %ix/getv/s 4, v0x9930a77a0_0;
    %load/vec4a v0x99304fd40, 4;
    %parti/s 1, 0, 2;
    %ix/getv/s 4, v0x9930a77a0_0;
    %load/vec4a v0x99304fd40, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0x9930a77a0_0;
    %load/vec4a v0x99304fd40, 4;
    %parti/s 1, 2, 3;
    %ix/getv/s 4, v0x9930a77a0_0;
    %load/vec4a v0x99304fd40, 4;
    %parti/s 1, 3, 3;
    %vpi_call/w 3 110 "$display", "T=%0d: S0=%b S1=%b S2=%b S3=%b", v0x9930a77a0_0, S<3,vec4,u1>, S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u1> {4 0 0};
    %load/vec4 v0x9930a77a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9930a77a0_0, 0, 32;
    %jmp T_18.14;
T_18.15 ;
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x104b22da0;
T_19 ;
    %wait E_0x99308c840;
    %load/vec4 v0x9930a7520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 3 124 "$display", "OUTPUT: bit=%b at time %0t", v0x9930a7480_0, $time {0 0 0};
T_19.0 ;
    %load/vec4 v0x9930a68a0_0;
    %pad/u 3;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_19.2, 4;
    %vpi_call/w 3 129 "$display", "  SWEEP idx=%0d: pm0=%0d pm1=%0d bm0=%0d bm1=%0d -> pm_out=%0d surv=%b", v0x9930a6d00_0, v0x9930a6120_0, v0x9930a61c0_0, v0x9930a5900_0, v0x9930a59a0_0, v0x9930a6260_0, v0x9930a6a80_0 {0 0 0};
T_19.2 ;
    %load/vec4 v0x9930a6b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %vpi_call/w 3 135 "$display", "SURV_WR T=%0d: S0=%b S1=%b S2=%b S3=%b", v0x9930a6bc0_0, &PV<v0x9930a69e0_0, 0, 1>, &PV<v0x9930a69e0_0, 1, 1>, &PV<v0x9930a69e0_0, 2, 1>, &PV<v0x9930a69e0_0, 3, 1> {0 0 0};
T_19.4 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb_surv_dump.v";
    "../src/viterbi_core.v";
    "../src/acs_core.v";
    "../src/branch_metric.v";
    "../src/ham2.v";
    "../src/expected_bits.v";
    "../src/pm_bank.v";
    "../src/survivor_mem.v";
    "../src/traceback.v";
