#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 00:26:32 2018
# Process ID: 16096
# Current directory: F:/ppi 2/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4360 F:\ppi 2\PCI\PCI.xpr
# Log file: F:/ppi 2/PCI/vivado.log
# Journal file: F:/ppi 2/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/ppi 2/PCI/PCI.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 847.340 ; gain = 81.938
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:580]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 905.566 ; gain = 18.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 918.418 ; gain = 4.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 928.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 928.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 928.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000001
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= 00000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 928.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 0000000x
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= 0000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 928.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 928.645 ; gain = 0.316
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:581]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 0000000x
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= 0000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 928.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
ERROR: [VRFC 10-91] not_frist_time is not declared [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:440]
ERROR: [VRFC 10-2787] module memory ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:408]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:558]
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
ERROR: [VRFC 10-2787] module tb_RTH_AND_MEMORY ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:561]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:587]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:624]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 0000000x
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= 0000000x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 932.598 ; gain = 2.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 933.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 937.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 11111110
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= 11111110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= xxxxxxxx
---------
--------
REQ = 00000100   out0 = 11111110 out1 = 11111101 out2 = 11110111 out3 = 11101111 out4 = 11011111  out5 = 10111111 out6 = 01111111 out7 = 11111111  gnt_out= xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:584]
ERROR: [VRFC 10-529] concurrent assignment to a non-net gnt_out is not permitted [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:584]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:584]
ERROR: [VRFC 10-529] concurrent assignment to a non-net gnt_out is not permitted [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:584]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port OUT1 [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:585]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 1
---------
--------
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = 00000100 out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:585]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 11111111
---------
--------
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = 00000100 out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 11111111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:605]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 00000111
---------
--------
  out0 = 11111111 out1 = 11110011 out2 = xxxxxxxx out3 = 00000100 out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx  gnt_out= 00000111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:607]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000111
---------
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 00000100 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:607]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000000
---------
  out0 = 11111111 out1 = 11111111 out2 = 11111111 out3 = 00000100 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:607]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111110 out1 = 11111111 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000001
---------
  out0 = 11111110 out1 = 11111111 out2 = 11111111 out3 = 00000100 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out= 00000001
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:607]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
---------
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 00000100 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 956.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:629]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
---------
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 00000100 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 967.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH_AND_MEMORY' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_AND_MEMORY_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH_AND_MEMORY
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_AND_MEMORY_behav xil_defaultlib.tb_RTH_AND_MEMORY xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ENABLE [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:638]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.tb_RTH_AND_MEMORY
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_AND_MEMORY_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_AND_MEMORY_behav -key {Behavioral:sim_1:Functional:tb_RTH_AND_MEMORY} -tclbatch {tb_RTH_AND_MEMORY.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH_AND_MEMORY.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 11111111 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
---------
  out0 = 11111110 out1 = 11111110 out2 = 11111111 out3 = 11111110 out4 = 11111111  out5 = 11111111 out6 = 11111111 out7 = 11111111  gnt_out=   2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_AND_MEMORY_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 967.047 ; gain = 0.000
