Classic Timing Analyzer report for skeleton
Sat Nov 30 22:15:46 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.276 ns                         ; keyboard_in[3]                                                                                                   ; input_ctrl:input_control|check[0]                                           ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 19.822 ns                        ; led_ctrl:output_control|assert_signal:assert9|output                                                             ; led_14[9]                                                                   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.447 ns                        ; keyboard_in[2]                                                                                                   ; input_ctrl:input_control|check[0]                                           ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 16.94 MHz ( period = 59.030 ns ) ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                                  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output                                                                      ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output ; clock      ; clock    ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                  ;                                                                             ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 16.94 MHz ( period = 59.030 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 32.451 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.15 MHz ( period = 58.320 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 29.468 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.116 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 31.064 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.21 MHz ( period = 58.092 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.023 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.27 MHz ( period = 57.890 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.778 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.077 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.776 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.990 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.31 MHz ( period = 57.756 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.021 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.32 MHz ( period = 57.728 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.747 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.664 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.299 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.656 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.34 MHz ( period = 57.654 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 29.294 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.35 MHz ( period = 57.652 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output                ; clock      ; clock    ; None                        ; None                      ; 30.175 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.558 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.935 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg        ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.37 MHz ( period = 57.554 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.933 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.552 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.275 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.552 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.275 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.552 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.275 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.552 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9  ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.275 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.552 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10 ; pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 29.275 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 0.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 1.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:16:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:16:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:10:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:8:d|output           ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 0.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:16:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:16:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:9:d|output           ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 2.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:8:d|output           ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 1.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:23:d|output          ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output          ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:11:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:10:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:12:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:12:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:9:d|output           ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:12:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:12:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:11:d|output          ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:11:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:23:d|output          ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:13:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:30:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:22:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert2|output                          ; clock      ; clock    ; None                       ; None                       ; 3.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert1|output                          ; clock      ; clock    ; None                       ; None                       ; 3.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:7:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output          ; reg_32:branch_latch|dflipflop:\G1:2:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:17:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:18:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 0.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:3:d|output          ; reg_32:branch_latch|dflipflop:\G1:5:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:3:d|output          ; reg_32:branch_latch|dflipflop:\G1:4:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:21:d|output          ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output          ; reg_32:branch_latch|dflipflop:\G1:3:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:0:d|output          ; reg_32:branch_latch|dflipflop:\G1:1:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:28:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output           ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:26:d|output          ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:28:d|output          ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:12:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:17:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:25:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:21:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:3:d|output          ; reg_32:branch_latch|dflipflop:\G1:3:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:16:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:14:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:19:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:15:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:13:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:30:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:22:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:20:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert7|output                          ; clock      ; clock    ; None                       ; None                       ; 4.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:17:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:21:d|output          ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:12:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:10:d|output          ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:18:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:18:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:7:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:20:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:25:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:11:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:17:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:17:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:23:d|output          ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:23:d|output          ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:23:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:8:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:29:d|output          ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:23:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:15:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:8:d|output           ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:8:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:21:d|output          ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:28:d|output          ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:28:d|output          ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:26:d|output          ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:26:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:7:d|output          ; reg_32:branch_latch|dflipflop:\G1:7:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:8:d|output           ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:8:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:27:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:26:d|output          ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:PClatch_FD|dflipflop:\G1:1:d|output          ; reg_32:branch_latch|dflipflop:\G1:1:d|output                                  ; clock      ; clock    ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:28:d|output          ; regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert12|output                         ; clock      ; clock    ; None                       ; None                       ; 4.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:10:d|output          ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:7:d|output           ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:7:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:11:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:15:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:28:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:9:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:13:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:18:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:26:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:30:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:22:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:24:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:24:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:10:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:24:d|output          ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:24:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:30:d|output          ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:30:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:22:d|output          ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:22:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:31:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert8|output                          ; clock      ; clock    ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert14|output                         ; clock      ; clock    ; None                       ; None                       ; 4.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:31:d|output          ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:31:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:6:dffcomp|output   ; clock      ; clock    ; None                       ; None                       ; 4.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:10:d|output          ; regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:10:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output         ; regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:29:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:28:dffcomp|output ; clock      ; clock    ; None                       ; None                       ; 4.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:29:d|output          ; regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:29:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output         ; regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:6:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output         ; regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:21:dffcomp|output  ; clock      ; clock    ; None                       ; None                       ; 4.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output         ; led_ctrl:output_control|assert_signal:assert9|output                          ; clock      ; clock    ; None                       ; None                       ; 4.560 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                                               ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 4.276 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.780 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.751 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.695 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                  ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 19.822 ns  ; led_ctrl:output_control|assert_signal:assert9|output  ; led_14[9]  ; clock      ;
; N/A                                     ; None                                                ; 19.583 ns  ; led_ctrl:output_control|assert_signal:assert1|output  ; led_14[1]  ; clock      ;
; N/A                                     ; None                                                ; 19.256 ns  ; led_ctrl:output_control|assert_signal:assert2|output  ; led_14[2]  ; clock      ;
; N/A                                     ; None                                                ; 19.159 ns  ; led_ctrl:output_control|assert_signal:assert14|output ; led_14[14] ; clock      ;
; N/A                                     ; None                                                ; 18.965 ns  ; led_ctrl:output_control|assert_signal:assert10|output ; led_14[10] ; clock      ;
; N/A                                     ; None                                                ; 18.957 ns  ; led_ctrl:output_control|assert_signal:assert12|output ; led_14[12] ; clock      ;
; N/A                                     ; None                                                ; 18.942 ns  ; led_ctrl:output_control|assert_signal:assert3|output  ; led_14[3]  ; clock      ;
; N/A                                     ; None                                                ; 18.924 ns  ; led_ctrl:output_control|assert_signal:assert4|output  ; led_14[4]  ; clock      ;
; N/A                                     ; None                                                ; 18.903 ns  ; led_ctrl:output_control|assert_signal:assert13|output ; led_14[13] ; clock      ;
; N/A                                     ; None                                                ; 18.892 ns  ; led_ctrl:output_control|assert_signal:assert6|output  ; led_14[6]  ; clock      ;
; N/A                                     ; None                                                ; 18.866 ns  ; led_ctrl:output_control|assert_signal:assert7|output  ; led_14[7]  ; clock      ;
; N/A                                     ; None                                                ; 18.759 ns  ; led_ctrl:output_control|assert_signal:assert8|output  ; led_14[8]  ; clock      ;
; N/A                                     ; None                                                ; 18.693 ns  ; led_ctrl:output_control|assert_signal:assert11|output ; led_14[11] ; clock      ;
; N/A                                     ; None                                                ; 18.447 ns  ; led_ctrl:output_control|assert_signal:assert5|output  ; led_14[5]  ; clock      ;
; N/A                                     ; None                                                ; 16.664 ns  ; reg_32:Olatch_MW|dflipflop:\G1:19:d|output            ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 16.409 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 16.336 ns  ; reg_32:DLatch_MW|dflipflop:\G1:19:d|output            ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 16.129 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 15.956 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 15.626 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 15.346 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 15.173 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 15.027 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 14.962 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 14.789 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 14.717 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 14.648 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 14.543 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[19]  ; clock      ;
; N/A                                     ; None                                                ; 14.473 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 14.437 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 14.368 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 14.264 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 14.244 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 14.236 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 14.195 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 14.193 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 14.123 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 14.064 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 14.020 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 13.956 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 13.948 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 13.941 ns  ; reg_32:Olatch_MW|dflipflop:\G1:30:d|output            ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 13.940 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 13.860 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 13.843 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 13.784 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 13.783 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 13.760 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 13.755 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 13.753 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 13.670 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 13.668 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 13.660 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 13.659 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 13.611 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 13.607 ns  ; reg_32:DLatch_MW|dflipflop:\G1:15:d|output            ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 13.538 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; reg_32:Olatch_MW|dflipflop:\G1:15:d|output            ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 13.495 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 13.487 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 13.475 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 13.473 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 13.463 ns  ; reg_32:Olatch_MW|dflipflop:\G1:29:d|output            ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 13.379 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 13.376 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 13.359 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[12]  ; clock      ;
; N/A                                     ; None                                                ; 13.335 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 13.330 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[11]  ; clock      ;
; N/A                                     ; None                                                ; 13.302 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 13.300 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 13.266 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 13.258 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 13.206 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 13.091 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 13.085 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 13.079 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[12]  ; clock      ;
; N/A                                     ; None                                                ; 13.050 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[11]  ; clock      ;
; N/A                                     ; None                                                ; 12.970 ns  ; reg_32:DLatch_MW|dflipflop:\G1:7:d|output             ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 12.933 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 12.926 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 12.926 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.921 ns  ; reg_32:DLatch_MW|dflipflop:\G1:29:d|output            ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 12.906 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[12]  ; clock      ;
; N/A                                     ; None                                                ; 12.901 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 12.877 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[11]  ; clock      ;
; N/A                                     ; None                                                ; 12.854 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 12.851 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 12.848 ns  ; reg_32:DLatch_MW|dflipflop:\G1:30:d|output            ; rf_in[30]  ; clock      ;
; N/A                                     ; None                                                ; 12.830 ns  ; reg_32:DLatch_MW|dflipflop:\G1:13:d|output            ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 12.785 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 12.782 ns  ; reg_32:Olatch_MW|dflipflop:\G1:27:d|output            ; rf_in[27]  ; clock      ;
; N/A                                     ; None                                                ; 12.782 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 12.755 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[5]   ; clock      ;
; N/A                                     ; None                                                ; 12.743 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 12.741 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 12.722 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 12.705 ns  ; reg_32:DLatch_MW|dflipflop:\G1:9:d|output             ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 12.682 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 12.657 ns  ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output             ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 12.653 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 12.646 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 12.646 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.621 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 12.607 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 12.605 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[8]   ; clock      ;
; N/A                                     ; None                                                ; 12.579 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[26]  ; clock      ;
; N/A                                     ; None                                                ; 12.566 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 12.562 ns  ; reg_32:DLatch_MW|dflipflop:\G1:1:d|output             ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 12.559 ns  ; reg_32:Olatch_MW|dflipflop:\G1:13:d|output            ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 12.558 ns  ; reg_32:Olatch_MW|dflipflop:\G1:23:d|output            ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 12.558 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 12.530 ns  ; reg_32:DLatch_MW|dflipflop:\G1:3:d|output             ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 12.505 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 12.480 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 12.475 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[5]   ; clock      ;
; N/A                                     ; None                                                ; 12.473 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 12.473 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.463 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 12.456 ns  ; reg_32:Olatch_MW|dflipflop:\G1:9:d|output             ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 12.448 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 12.442 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[28]  ; clock      ;
; N/A                                     ; None                                                ; 12.373 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 12.371 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 12.370 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[29]  ; clock      ;
; N/A                                     ; None                                                ; 12.359 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[2]   ; clock      ;
; N/A                                     ; None                                                ; 12.357 ns  ; reg_32:Olatch_MW|dflipflop:\G1:17:d|output            ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 12.332 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 12.325 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[8]   ; clock      ;
; N/A                                     ; None                                                ; 12.307 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[27]  ; clock      ;
; N/A                                     ; None                                                ; 12.302 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[5]   ; clock      ;
; N/A                                     ; None                                                ; 12.299 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[26]  ; clock      ;
; N/A                                     ; None                                                ; 12.296 ns  ; reg_32:DLatch_MW|dflipflop:\G1:23:d|output            ; rf_in[23]  ; clock      ;
; N/A                                     ; None                                                ; 12.290 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 12.277 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 12.269 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 12.257 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[9]   ; clock      ;
; N/A                                     ; None                                                ; 12.198 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 12.165 ns  ; reg_32:Olatch_MW|dflipflop:\G1:22:d|output            ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 12.164 ns  ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output             ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 12.156 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 12.152 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[8]   ; clock      ;
; N/A                                     ; None                                                ; 12.151 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[28]  ; clock      ;
; N/A                                     ; None                                                ; 12.126 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[26]  ; clock      ;
; N/A                                     ; None                                                ; 12.115 ns  ; reg_32:DLatch_MW|dflipflop:\G1:17:d|output            ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 12.082 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 12.079 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[2]   ; clock      ;
; N/A                                     ; None                                                ; 12.074 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[1]   ; clock      ;
; N/A                                     ; None                                                ; 12.027 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[27]  ; clock      ;
; N/A                                     ; None                                                ; 12.020 ns  ; reg_32:Olatch_MW|dflipflop:\G1:25:d|output            ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 12.009 ns  ; reg_32:DLatch_MW|dflipflop:\G1:18:d|output            ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 11.989 ns  ; reg_32:Olatch_MW|dflipflop:\G1:7:d|output             ; rf_in[7]   ; clock      ;
; N/A                                     ; None                                                ; 11.978 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[28]  ; clock      ;
; N/A                                     ; None                                                ; 11.977 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[12]  ; clock      ;
; N/A                                     ; None                                                ; 11.948 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[11]  ; clock      ;
; N/A                                     ; None                                                ; 11.940 ns  ; reg_32:DLatch_MW|dflipflop:\G1:22:d|output            ; rf_in[22]  ; clock      ;
; N/A                                     ; None                                                ; 11.906 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[2]   ; clock      ;
; N/A                                     ; None                                                ; 11.889 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 11.887 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[3]   ; clock      ;
; N/A                                     ; None                                                ; 11.868 ns  ; reg_32:Olatch_MW|dflipflop:\G1:21:d|output            ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 11.854 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[27]  ; clock      ;
; N/A                                     ; None                                                ; 11.793 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[14]  ; clock      ;
; N/A                                     ; None                                                ; 11.770 ns  ; reg_32:DLatch_MW|dflipflop:\G1:25:d|output            ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 11.712 ns  ; reg_32:Olatch_MW|dflipflop:\G1:16:d|output            ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 11.672 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[15]  ; clock      ;
; N/A                                     ; None                                                ; 11.668 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[4]   ; clock      ;
; N/A                                     ; None                                                ; 11.612 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output           ; rf_in[20]  ; clock      ;
; N/A                                     ; None                                                ; 11.612 ns  ; reg_32:Olatch_MW|dflipflop:\G1:18:d|output            ; rf_in[18]  ; clock      ;
; N/A                                     ; None                                                ; 11.571 ns  ; reg_32:DLatch_MW|dflipflop:\G1:6:d|output             ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 11.551 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 11.544 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 11.544 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.537 ns  ; reg_32:Olatch_MW|dflipflop:\G1:6:d|output             ; rf_in[6]   ; clock      ;
; N/A                                     ; None                                                ; 11.532 ns  ; reg_32:DLatch_MW|dflipflop:\G1:16:d|output            ; rf_in[16]  ; clock      ;
; N/A                                     ; None                                                ; 11.519 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[17]  ; clock      ;
; N/A                                     ; None                                                ; 11.493 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[12]  ; clock      ;
; N/A                                     ; None                                                ; 11.464 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[11]  ; clock      ;
; N/A                                     ; None                                                ; 11.412 ns  ; reg_32:DLatch_MW|dflipflop:\G1:21:d|output            ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 11.403 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[25]  ; clock      ;
; N/A                                     ; None                                                ; 11.388 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[4]   ; clock      ;
; N/A                                     ; None                                                ; 11.373 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[5]   ; clock      ;
; N/A                                     ; None                                                ; 11.361 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[21]  ; clock      ;
; N/A                                     ; None                                                ; 11.340 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[31]  ; clock      ;
; N/A                                     ; None                                                ; 11.332 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output           ; rf_in[20]  ; clock      ;
; N/A                                     ; None                                                ; 11.280 ns  ; reg_32:DLatch_MW|dflipflop:\G1:26:d|output            ; rf_in[26]  ; clock      ;
; N/A                                     ; None                                                ; 11.223 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[8]   ; clock      ;
; N/A                                     ; None                                                ; 11.221 ns  ; reg_32:DLatch_MW|dflipflop:\G1:0:d|output             ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.215 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[4]   ; clock      ;
; N/A                                     ; None                                                ; 11.197 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[26]  ; clock      ;
; N/A                                     ; None                                                ; 11.159 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output           ; rf_in[20]  ; clock      ;
; N/A                                     ; None                                                ; 11.148 ns  ; reg_32:Olatch_MW|dflipflop:\G1:10:d|output            ; rf_in[10]  ; clock      ;
; N/A                                     ; None                                                ; 11.118 ns  ; reg_32:Olatch_MW|dflipflop:\G1:28:d|output            ; rf_in[28]  ; clock      ;
; N/A                                     ; None                                                ; 11.078 ns  ; reg_32:DLatch_MW|dflipflop:\G1:24:d|output            ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 11.067 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[24]  ; clock      ;
; N/A                                     ; None                                                ; 11.060 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[13]  ; clock      ;
; N/A                                     ; None                                                ; 11.060 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.049 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output           ; rf_in[28]  ; clock      ;
; N/A                                     ; None                                                ; 11.045 ns  ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output             ; rf_in[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.035 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output           ; rf_in[17]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                       ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.447 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.503 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.532 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.028 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 30 22:15:44 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 467 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~56" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c1~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~55" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~53" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c4~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~52" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "decoder_6:decode|output~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r1~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~63" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "decoder_6:decode|output~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r3~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "decoder_6:decode|output~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~48" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r7~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "decoder_6:decode|output~96" as buffer
    Info: Detected gated clock "decoder_6:decode|output~95" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~46" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~45" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~44" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c5~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~47" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "decoder_6:decode|output~94" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~42" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r5~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~43" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "decoder_6:decode|output~92" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~39" as buffer
    Info: Detected gated clock "decoder_6:decode|output~93" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c3~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~40" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~41" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "decoder_6:decode|output~86" as buffer
    Info: Detected gated clock "decoder_6:decode|output~87" as buffer
    Info: Detected gated clock "decoder_6:decode|output~88" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~35" as buffer
    Info: Detected gated clock "decoder_6:decode|output~91" as buffer
    Info: Detected gated clock "decoder_6:decode|output~90" as buffer
    Info: Detected gated clock "decoder_6:decode|output~89" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c2~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~36" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~37" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~38" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~34" as buffer
    Info: Detected gated clock "decoder_6:decode|output~85" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "decoder_6:decode|output~82" as buffer
    Info: Detected gated clock "decoder_6:decode|output~81" as buffer
    Info: Detected gated clock "ctrl_out_f" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~32" as buffer
    Info: Detected gated clock "ctrl_il_f~3" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected gated clock "comb~8" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~137" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~60" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~62" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~66" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~36" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~116" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~117" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~32" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~58" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~46" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~126" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~127" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~50" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~147" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~146" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~76" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~84" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~82" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~138" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~73" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~45" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~57" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~157" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~156" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~88" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~92" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~90" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~98" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~94" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~110" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~108" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~102" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~167" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~166" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~104" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~106" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~139" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~143" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~123" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~133" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~150" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~152" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~158" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~91" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~95" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~111" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~113" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~103" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~168" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~105" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:18:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~107" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "ctrl_jr_f~3" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~141" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~144" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~124" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~134" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~154" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~159" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~160" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~162" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:17:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~172" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~173" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~169" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~170" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~145" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~125" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~135" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~155" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~161" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~174" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~171" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~165" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~175" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
Info: Clock "clock" has Internal fmax of 16.94 MHz between source memory "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg" and destination register "reg_32:Olatch_XM|dflipflop:\G1:27:d|output" (period= 59.03 ns)
    Info: + Longest memory to register delay is 32.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y7; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X52_Y7; Fanout = 5; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8]'
        Info: 3: + IC(2.186 ns) + CELL(0.178 ns) = 5.741 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 1; COMB Node = 'alu_a_in[8]~134'
        Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 6.213 ns; Loc. = LCCOMB_X46_Y18_N20; Fanout = 7; COMB Node = 'alu_a_in[8]~135'
        Info: 5: + IC(0.314 ns) + CELL(0.322 ns) = 6.849 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum'
        Info: 6: + IC(0.832 ns) + CELL(0.322 ns) = 8.003 ns; Loc. = LCCOMB_X46_Y17_N30; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout'
        Info: 7: + IC(1.791 ns) + CELL(0.178 ns) = 9.972 ns; Loc. = LCCOMB_X30_Y21_N24; Fanout = 7; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum'
        Info: 8: + IC(1.765 ns) + CELL(0.322 ns) = 12.059 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout'
        Info: 9: + IC(0.325 ns) + CELL(0.512 ns) = 12.896 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout'
        Info: 10: + IC(1.700 ns) + CELL(0.178 ns) = 14.774 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout'
        Info: 11: + IC(1.658 ns) + CELL(0.322 ns) = 16.754 ns; Loc. = LCCOMB_X45_Y20_N26; Fanout = 4; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum'
        Info: 12: + IC(0.308 ns) + CELL(0.178 ns) = 17.240 ns; Loc. = LCCOMB_X45_Y20_N30; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout'
        Info: 13: + IC(1.786 ns) + CELL(0.545 ns) = 19.571 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout'
        Info: 14: + IC(0.332 ns) + CELL(0.545 ns) = 20.448 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout'
        Info: 15: + IC(0.331 ns) + CELL(0.545 ns) = 21.324 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout'
        Info: 16: + IC(0.906 ns) + CELL(0.178 ns) = 22.408 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout'
        Info: 17: + IC(0.306 ns) + CELL(0.178 ns) = 22.892 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout'
        Info: 18: + IC(0.305 ns) + CELL(0.178 ns) = 23.375 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout'
        Info: 19: + IC(0.546 ns) + CELL(0.178 ns) = 24.099 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout'
        Info: 20: + IC(0.295 ns) + CELL(0.178 ns) = 24.572 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 2; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout'
        Info: 21: + IC(0.311 ns) + CELL(0.178 ns) = 25.061 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 3; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum'
        Info: 22: + IC(0.853 ns) + CELL(0.322 ns) = 26.236 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 5; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout'
        Info: 23: + IC(1.766 ns) + CELL(0.322 ns) = 28.324 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 4; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout'
        Info: 24: + IC(0.313 ns) + CELL(0.491 ns) = 29.128 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 4; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout'
        Info: 25: + IC(0.857 ns) + CELL(0.521 ns) = 30.506 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 1; COMB Node = 'alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum'
        Info: 26: + IC(1.671 ns) + CELL(0.178 ns) = 32.355 ns; Loc. = LCCOMB_X43_Y14_N26; Fanout = 1; COMB Node = 'alu:alu_unit|data_result[27]~191'
        Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 32.451 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 5; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:27:d|output'
        Info: Total cell delay = 10.700 ns ( 32.97 % )
        Info: Total interconnect delay = 21.751 ns ( 67.03 % )
    Info: - Smallest clock skew is 3.132 ns
        Info: + Shortest clock path from clock "clock" to destination register is 6.622 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
            Info: 2: + IC(5.136 ns) + CELL(0.602 ns) = 6.622 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 5; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:27:d|output'
            Info: Total cell delay = 1.486 ns ( 22.44 % )
            Info: Total interconnect delay = 5.136 ns ( 77.56 % )
        Info: - Longest clock path from clock "clock" to source memory is 3.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
            Info: 2: + IC(1.859 ns) + CELL(0.747 ns) = 3.490 ns; Loc. = M4K_X52_Y7; Fanout = 1; MEM Node = 'dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg'
            Info: Total cell delay = 1.631 ns ( 46.73 % )
            Info: Total interconnect delay = 1.859 ns ( 53.27 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:IRlatch_MW|dflipflop:\G1:26:d|output" and destination pin or register "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output" for clock "clock" (Hold time is 8.041 ns)
    Info: + Largest clock skew is 10.605 ns
        Info: + Longest clock path from clock "clock" to destination register is 13.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
            Info: 2: + IC(12.362 ns) + CELL(0.602 ns) = 13.848 ns; Loc. = LCFF_X57_Y11_N15; Fanout = 2; REG Node = 'regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output'
            Info: Total cell delay = 1.486 ns ( 10.73 % )
            Info: Total interconnect delay = 12.362 ns ( 89.27 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.243 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
            Info: 2: + IC(1.757 ns) + CELL(0.602 ns) = 3.243 ns; Loc. = LCFF_X47_Y11_N17; Fanout = 35; REG Node = 'reg_32:IRlatch_MW|dflipflop:\G1:26:d|output'
            Info: Total cell delay = 1.486 ns ( 45.82 % )
            Info: Total interconnect delay = 1.757 ns ( 54.18 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 2.573 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y11_N17; Fanout = 35; REG Node = 'reg_32:IRlatch_MW|dflipflop:\G1:26:d|output'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X47_Y11_N16; Fanout = 32; COMB Node = 'regfile:register_file|G2~41'
        Info: 3: + IC(1.457 ns) + CELL(0.758 ns) = 2.573 ns; Loc. = LCFF_X57_Y11_N15; Fanout = 2; REG Node = 'regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output'
        Info: Total cell delay = 1.116 ns ( 43.37 % )
        Info: Total interconnect delay = 1.457 ns ( 56.63 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 4.276 ns
    Info: + Longest pin to register delay is 8.178 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(6.407 ns) + CELL(0.322 ns) = 7.613 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 8.082 ns; Loc. = LCCOMB_X51_Y19_N0; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.178 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.480 ns ( 18.10 % )
        Info: Total interconnect delay = 6.698 ns ( 81.90 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.864 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
        Info: 2: + IC(2.378 ns) + CELL(0.602 ns) = 3.864 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 38.46 % )
        Info: Total interconnect delay = 2.378 ns ( 61.54 % )
Info: tco from clock "clock" to destination pin "led_14[9]" through register "led_ctrl:output_control|assert_signal:assert9|output" is 19.822 ns
    Info: + Longest clock path from clock "clock" to source register is 14.057 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
        Info: 2: + IC(12.571 ns) + CELL(0.602 ns) = 14.057 ns; Loc. = LCFF_X54_Y17_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert9|output'
        Info: Total cell delay = 1.486 ns ( 10.57 % )
        Info: Total interconnect delay = 12.571 ns ( 89.43 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y17_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert9|output'
        Info: 2: + IC(2.658 ns) + CELL(2.830 ns) = 5.488 ns; Loc. = PIN_T23; Fanout = 0; PIN Node = 'led_14[9]'
        Info: Total cell delay = 2.830 ns ( 51.57 % )
        Info: Total interconnect delay = 2.658 ns ( 48.43 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[2]", clock pin = "clock") is -3.447 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.864 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'
        Info: 2: + IC(2.378 ns) + CELL(0.602 ns) = 3.864 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 38.46 % )
        Info: Total interconnect delay = 2.378 ns ( 61.54 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.597 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in[2]'
        Info: 2: + IC(5.677 ns) + CELL(0.491 ns) = 7.032 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.501 ns; Loc. = LCCOMB_X51_Y19_N0; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.597 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.629 ns ( 21.44 % )
        Info: Total interconnect delay = 5.968 ns ( 78.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Sat Nov 30 22:15:46 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


