/*
 * Copyright (c) 2023, Anlogic Inc. and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#define     RIDR                             0x000
#define         UDRID_offset                                     24
#define         UDRID_mask                                       0xff000000
#define         PHYID_offset                                     12
#define         PHYID_mask                                       0x00fff000
#define         PUBID_offset                                     0
#define         PUBID_mask                                       0x00000fff
#define     PIR                              0x004
#define         ZCALBYP_offset                                   30
#define         ZCALBYP_mask                                     0x40000000
#define         DCALPSE_offset                                   29
#define         DCALPSE_mask                                     0x20000000
#define         OFFCAL_BYP_offset                                23
#define         OFFCAL_BYP_mask                                  0x00800000
#define         OFFCAL_offset                                    22
#define         OFFCAL_mask                                      0x00400000
#define         cfg_dcc_clrsr_offset                             21
#define         cfg_dcc_clrsr_mask                               0x00200000
#define         cfg_dcc_offset                                   20
#define         cfg_dcc_mask                                     0x00100000
#define         RDIMMINIT_offset                                 19
#define         RDIMMINIT_mask                                   0x00080000
#define         CTLDINIT_offset                                  18
#define         CTLDINIT_mask                                    0x00040000
#define         VREF_offset                                      17
#define         VREF_mask                                        0x00020000
#define         SRD_offset                                       16
#define         SRD_mask                                         0x00010000
#define         WREYE_offset                                     15
#define         WREYE_mask                                       0x00008000
#define         RDEYE_offset                                     14
#define         RDEYE_mask                                       0x00004000
#define         WRDSKW_offset                                    13
#define         WRDSKW_mask                                      0x00002000
#define         RDDSKW_offset                                    12
#define         RDDSKW_mask                                      0x00001000
#define         WLADJ_offset                                     11
#define         WLADJ_mask                                       0x00000800
#define         QSGATE_offset                                    10
#define         QSGATE_mask                                      0x00000400
#define         WL_offset                                        9
#define         WL_mask                                          0x00000200
#define         DRAMINIT_offset                                  8
#define         DRAMINIT_mask                                    0x00000100
#define         DRAMRST_offset                                   7
#define         DRAMRST_mask                                     0x00000080
#define         PHYRST_offset                                    6
#define         PHYRST_mask                                      0x00000040
#define         DCAL_offset                                      5
#define         DCAL_mask                                        0x00000020
#define         PLLINIT_offset                                   4
#define         PLLINIT_mask                                     0x00000010
#define         CA_offset                                        2
#define         CA_mask                                          0x00000004
#define         ZCAL_offset                                      1
#define         ZCAL_mask                                        0x00000002
#define         INIT_offset                                      0
#define         INIT_mask                                        0x00000001
#define     CGCR                             0x008
#define         DFIICGEN_offset                                  7
#define         DFIICGEN_mask                                    0x00000080
#define         SCHICGEN_offset                                  6
#define         SCHICGEN_mask                                    0x00000040
#define         DCUICGEN_offset                                  5
#define         DCUICGEN_mask                                    0x00000020
#define         BISTICGEN_offset                                 4
#define         BISTICGEN_mask                                   0x00000010
#define         TRAINICGEN_offset                                3
#define         TRAINICGEN_mask                                  0x00000008
#define         INITICGEN_offset                                 2
#define         INITICGEN_mask                                   0x00000004
#define         CFGICGEN_offset                                  1
#define         CFGICGEN_mask                                    0x00000002
#define         GICGEN_offset                                    0
#define         GICGEN_mask                                      0x00000001
#define     CGCR1                            0x00c
#define         cfg_vref_dual_chan_en_offset                     31
#define         cfg_vref_dual_chan_en_mask                       0x80000000
#define         cfg_ac_lb_rx_fifo_rst_en_offset                  30
#define         cfg_ac_lb_rx_fifo_rst_en_mask                    0x40000000
#define         GATEDXRDCLK_offset                               21
#define         GATEDXRDCLK_mask                                 0x3fe00000
#define         GATEDXDDRCLK_offset                              12
#define         GATEDXDDRCLK_mask                                0x001ff000
#define         GATEDXCTLCLK_offset                              3
#define         GATEDXCTLCLK_mask                                0x00000ff8
#define         GATEACRDCLK_offset                               2
#define         GATEACRDCLK_mask                                 0x00000004
#define         GATEACDDRCLK_offset                              1
#define         GATEACDDRCLK_mask                                0x00000002
#define         GATEACCTLCLK_offset                              0
#define         GATEACCTLCLK_mask                                0x00000001
#define     PGCR0                            0x010
#define         ADCP_offset                                      31
#define         ADCP_mask                                        0x80000000
#define         X4OSCWDDL_offset                                 29
#define         X4OSCWDDL_mask                                   0x60000000
#define         X4OSCWDL_offset                                  27
#define         X4OSCWDL_mask                                    0x18000000
#define         PHYFRST_offset                                   26
#define         PHYFRST_mask                                     0x04000000
#define         OSCACDL_offset                                   24
#define         OSCACDL_mask                                     0x03000000
#define         OSCWDDL_offset                                   22
#define         OSCWDDL_mask                                     0x00c00000
#define         OSCWDL_offset                                    19
#define         OSCWDL_mask                                      0x00180000
#define         DTOSEL_offset                                    14
#define         DTOSEL_mask                                      0x0007c000
#define         ACWLPON_offset                                   13
#define         ACWLPON_mask                                     0x00002000
#define         OSCDIV_offset                                    9
#define         OSCDIV_mask                                      0x00001e00
#define         OSCEN_offset                                     8
#define         OSCEN_mask                                       0x00000100
#define         DLTST_offset                                     7
#define         DLTST_mask                                       0x00000080
#define         DLTMODE_offset                                   6
#define         DLTMODE_mask                                     0x00000040
#define         CLRTSTAT_offset                                  5
#define         CLRTSTAT_mask                                    0x00000020
#define         CLRPERR_offset                                   4
#define         CLRPERR_mask                                     0x00000010
#define         INITFSMBYP_offset                                3
#define         INITFSMBYP_mask                                  0x00000008
#define         PLLFSMBYP_offset                                 2
#define         PLLFSMBYP_mask                                   0x00000004
#define         CLRZCAL_offset                                   1
#define         CLRZCAL_mask                                     0x00000002
#define         ICPC_offset                                      0
#define         ICPC_mask                                        0x00000001
#define     PGCR1                            0x014
#define         LBMODE_offset                                    31
#define         LBMODE_mask                                      0x80000000
#define         LBGDQS_offset                                    29
#define         LBGDQS_mask                                      0x60000000
#define         LBDQSS_offset                                    28
#define         LBDQSS_mask                                      0x10000000
#define         IOLB_offset                                      27
#define         IOLB_mask                                        0x08000000
#define         DLYLDTM_offset                                   26
#define         DLYLDTM_mask                                     0x04000000
#define         PHYHRST_offset                                   25
#define         PHYHRST_mask                                     0x02000000
#define         ACVLDTRN_offset                                  24
#define         ACVLDTRN_mask                                    0x01000000
#define         ACVLDDLY_offset                                  21
#define         ACVLDDLY_mask                                    0x00e00000
#define         LRDIMMST_offset                                  20
#define         LRDIMMST_mask                                    0x00100000
#define         PRCFG_EN_offset                                  19
#define         PRCFG_EN_mask                                    0x00080000
#define         UPDMSTRC0_offset                                 18
#define         UPDMSTRC0_mask                                   0x00040000
#define         LPMSTRC0_offset                                  17
#define         LPMSTRC0_mask                                    0x00020000
#define         ACPDDC_offset                                    16
#define         ACPDDC_mask                                      0x00010000
#define         DUALCHN_offset                                   15
#define         DUALCHN_mask                                     0x00008000
#define         FDEPTH_offset                                    13
#define         FDEPTH_mask                                      0x00006000
#define         LPFDEPTH_offset                                  11
#define         LPFDEPTH_mask                                    0x00001800
#define         LPFEN_offset                                     10
#define         LPFEN_mask                                       0x00000400
#define         MDLEN_offset                                     9
#define         MDLEN_mask                                       0x00000200
#define         IODDRM_offset                                    7
#define         IODDRM_mask                                      0x00000180
#define         PUBMODE_offset                                   6
#define         PUBMODE_mask                                     0x00000040
#define         DDLBYPMODE_offset                                4
#define         DDLBYPMODE_mask                                  0x00000030
#define         WLUNCRT_offset                                   3
#define         WLUNCRT_mask                                     0x00000008
#define         WLSTEP_offset                                    2
#define         WLSTEP_mask                                      0x00000004
#define         WLMODE_offset                                    1
#define         WLMODE_mask                                      0x00000002
#define         DTOMODE_offset                                   0
#define         DTOMODE_mask                                     0x00000001
#define     PGCR2                            0x018
#define         RFSHMODE_offset                                  29
#define         RFSHMODE_mask                                    0x60000000
#define         FXDLATINCR_offset                                28
#define         FXDLATINCR_mask                                  0x10000000
#define         DTPMXTMR_offset                                  20
#define         DTPMXTMR_mask                                    0x0ff00000
#define         FXDLAT_offset                                    19
#define         FXDLAT_mask                                      0x00080000
#define         CSNCIDMUX_offset                                 18
#define         CSNCIDMUX_mask                                   0x00040000
#define         tREFPRD_offset                                   0
#define         tREFPRD_mask                                     0x0003ffff
#define     PGCR3                            0x01c
#define         LPWAKEUP_THRSH_offset                            28
#define         LPWAKEUP_THRSH_mask                              0xf0000000
#define         RDBICLSEL_offset                                 27
#define         RDBICLSEL_mask                                   0x08000000
#define         PGCR3_RDBI_offset                                26
#define         PGCR3_RDBI_mask                                  0x04000000
#define         PGCR3_WDBI_offset                                25
#define         PGCR3_WDBI_mask                                  0x02000000
#define         PRFBYP_offset                                    24
#define         PRFBYP_mask                                      0x01000000
#define         CKEN_offset                                      16
#define         CKEN_mask                                        0x00ff0000
#define         LPDXRDCLKGEN_offset                              15
#define         LPDXRDCLKGEN_mask                                0x00008000
#define         LPDXDDRCLKGEN_offset                             14
#define         LPDXDDRCLKGEN_mask                               0x00004000
#define         LPDXCTLCLKGEN_offset                             13
#define         LPDXCTLCLKGEN_mask                               0x00002000
#define         DISACOE_offset                                   12
#define         DISACOE_mask                                     0x00001000
#define         LPACRDCLKGEN_offset                              11
#define         LPACRDCLKGEN_mask                                0x00000800
#define         LPACDDRCLKGEN_offset                             10
#define         LPACDDRCLKGEN_mask                               0x00000400
#define         LPACCTLCLKGEN_offset                             9
#define         LPACCTLCLKGEN_mask                               0x00000200
#define         RDBICL_offset                                    5
#define         RDBICL_mask                                      0x000000e0
#define         RDMODE_offset                                    3
#define         RDMODE_mask                                      0x00000018
#define         DISRST_offset                                    2
#define         DISRST_mask                                      0x00000004
#define         CLKLEVEL_offset                                  0
#define         CLKLEVEL_mask                                    0x00000003
#define     PGCR4                            0x020
#define         ACRDMODE_offset                                  31
#define         ACRDMODE_mask                                    0x80000000
#define         ACDCCBYP_offset                                  30
#define         ACDCCBYP_mask                                    0x40000000
#define         ACDDLLD_offset                                   29
#define         ACDDLLD_mask                                     0x20000000
#define         ACDDLBYP_offset                                  24
#define         ACDDLBYP_mask                                    0x1f000000
#define         ACVLDTRNP_offset                                 23
#define         ACVLDTRNP_mask                                   0x00800000
#define         dxdlyld_gten_offset                              22
#define         dxdlyld_gten_mask                                0x00400000
#define         acdlyld_gten_offset                              21
#define         acdlyld_gten_mask                                0x00200000
#define         DXDDLLD_offset                                   16
#define         DXDDLLD_mask                                     0x001f0000
#define         DXDDLBYP_offset                                  0
#define         DXDDLBYP_mask                                    0x0000ffff
#define     PGCR5                            0x024
#define         FRQBT_offset                                     24
#define         FRQBT_mask                                       0xff000000
#define         FRQAT_offset                                     16
#define         FRQAT_mask                                       0x00ff0000
#define         FRQBSEL_offset                                   12
#define         FRQBSEL_mask                                     0x0000f000
#define         dx_dly_gten_offset                               11
#define         dx_dly_gten_mask                                 0x00000800
#define         ac_dly_gten_offset                               10
#define         ac_dly_gten_mask                                 0x00000400
#define         ac_wdqs_gten_offset                              4
#define         ac_wdqs_gten_mask                                0x000000f0
#define         FFCDFIEN_offset                                  3
#define         FFCDFIEN_mask                                    0x00000008
#define         FFCDCAL_offset                                   2
#define         FFCDCAL_mask                                     0x00000004
#define         FRQACT_offset                                    1
#define         FRQACT_mask                                      0x00000002
#define         FRQCHANGE_offset                                 0
#define         FRQCHANGE_mask                                   0x00000001
#define     PGCR6                            0x028
#define         gt_pipe_sel_iol_offset                           28
#define         gt_pipe_sel_iol_mask                             0xf0000000
#define         gt_pipe_sel_pub_offset                           24
#define         gt_pipe_sel_pub_mask                             0x0f000000
#define         DLDLMT_offset                                    16
#define         DLDLMT_mask                                      0x00ff0000
#define         BABVT_offset                                     15
#define         BABVT_mask                                       0x00008000
#define         A15_10BVT_offset                                 14
#define         A15_10BVT_mask                                   0x00004000
#define         ACDLVT_offset                                    13
#define         ACDLVT_mask                                      0x00002000
#define         A9_0BVT_offset                                   12
#define         A9_0BVT_mask                                     0x00001000
#define         ODTBVT_offset                                    11
#define         ODTBVT_mask                                      0x00000800
#define         CKEBVT_offset                                    10
#define         CKEBVT_mask                                      0x00000400
#define         CSNBVT_offset                                    9
#define         CSNBVT_mask                                      0x00000200
#define         CKBVT_offset                                     8
#define         CKBVT_mask                                       0x00000100
#define         CIDBVT_offset                                    7
#define         CIDBVT_mask                                      0x00000080
#define         A16BVT_offset                                    6
#define         A16BVT_mask                                      0x00000040
#define         A17BVT_offset                                    5
#define         A17BVT_mask                                      0x00000020
#define         ACTNBVT_offset                                   4
#define         ACTNBVT_mask                                     0x00000010
#define         PARBVT_offset                                    3
#define         PARBVT_mask                                      0x00000008
#define         FVT_offset                                       1
#define         FVT_mask                                         0x00000002
#define         INHVT_offset                                     0
#define         INHVT_mask                                       0x00000001
#define     PGCR7                            0x02c
#define         WRPSTEX_offset                                   31
#define         WRPSTEX_mask                                     0x80000000
#define         DXDTOMUX_offset                                  26
#define         DXDTOMUX_mask                                    0x04000000
#define         DXCALCLK_offset                                  25
#define         DXCALCLK_mask                                    0x02000000
#define         DXRCLKMD_offset                                  24
#define         DXRCLKMD_mask                                    0x01000000
#define         DXQSGSEL_offset                                  23
#define         DXQSGSEL_mask                                    0x00800000
#define         DXDTOSEL_offset                                  21
#define         DXDTOSEL_mask                                    0x00600000
#define         DXGSMD_offset                                    20
#define         DXGSMD_mask                                      0x00100000
#define         DXDDLLDT_offset                                  19
#define         DXDDLLDT_mask                                    0x00080000
#define         DXQSDBYP_offset                                  18
#define         DXQSDBYP_mask                                    0x00040000
#define         DXGDBYP_offset                                   17
#define         DXGDBYP_mask                                     0x00020000
#define         DXTMODE_offset                                   16
#define         DXTMODE_mask                                     0x00010000
#define         CKNSTOPL_offset                                  7
#define         CKNSTOPL_mask                                    0x00000080
#define         ACDTOMUX_offset                                  6
#define         ACDTOMUX_mask                                    0x00000040
#define         ACCALCLK_offset                                  5
#define         ACCALCLK_mask                                    0x00000020
#define         ACRCLKMD_offset                                  4
#define         ACRCLKMD_mask                                    0x00000010
#define         ACDLDT_offset                                    3
#define         ACDLDT_mask                                      0x00000008
#define         ACDTOSEL_offset                                  1
#define         ACDTOSEL_mask                                    0x00000002
#define         ACTMODE_offset                                   0
#define         ACTMODE_mask                                     0x00000001
#define     PGCR8                            0x030
#define         cfg_ctl_ck_del_sel_offset                        24
#define         cfg_ctl_ck_del_sel_mask                          0x03000000
#define         gt_pipe_sel_dlyld_offset                         21
#define         gt_pipe_sel_dlyld_mask                           0x00e00000
#define         rank_same_en_offset                              20
#define         rank_same_en_mask                                0x00100000
#define         sof_ranksel_offset                               19
#define         sof_ranksel_mask                                 0x00080000
#define         soft_trainen_offset                              18
#define         soft_trainen_mask                                0x00040000
#define         ranksel_mode_offset                              17
#define         ranksel_mode_mask                                0x00020000
#define         rankdly_pipe_sel_offset                          14
#define         rankdly_pipe_sel_mask                            0x0001c000
#define         gt_width_sel_iol_offset                          12
#define         gt_width_sel_iol_mask                            0x00003000
#define         gt_width_sel_pub_offset                          10
#define         gt_width_sel_pub_mask                            0x00000c00
#define         DCALTYPE_offset                                  9
#define         DCALTYPE_mask                                    0x00000200
#define         DCALSVAL_offset                                  0
#define         DCALSVAL_mask                                    0x000001ff
#define     PGSR0                            0x034
#define         APLOCK_offset                                    31
#define         APLOCK_mask                                      0x80000000
#define         PGSR0_SRDERR_offset                              30
#define         PGSR0_SRDERR_mask                                0x40000000
#define         CAWRN_offset                                     29
#define         CAWRN_mask                                       0x20000000
#define         CAERR_offset                                     28
#define         CAERR_mask                                       0x10000000
#define         PGSR0_WEERR_offset                               27
#define         PGSR0_WEERR_mask                                 0x08000000
#define         PGSR0_REERR_offset                               26
#define         PGSR0_REERR_mask                                 0x04000000
#define         PGSR0_WDERR_offset                               25
#define         PGSR0_WDERR_mask                                 0x02000000
#define         PGSR0_RDERR_offset                               24
#define         PGSR0_RDERR_mask                                 0x01000000
#define         PGSR0_WLAERR_offset                              23
#define         PGSR0_WLAERR_mask                                0x00800000
#define         PGSR0_QSGERR_offset                              22
#define         PGSR0_QSGERR_mask                                0x00400000
#define         PGSR0_WLERR_offset                               21
#define         PGSR0WLERR_mask                                  0x00200000
#define         ZCERR_offset                                     20
#define         ZCERR_mask                                       0x00100000
#define         VERR_offset                                      19
#define         VERR_mask                                        0x00080000
#define         all_offcal_done_offset                           16
#define         all_offcal_done_mask                             0x00010000
#define         all_dcc_done_offset                              15
#define         all_dcc_done_mask                                0x00008000
#define         VDONE_offset                                     14
#define         VDONE_mask                                       0x00004000
#define         SRDDONE_offset                                   13
#define         SRDDONE_mask                                     0x00002000
#define         CADONE_offset                                    12
#define         CADONE_mask                                      0x00001000
#define         WEDONE_offset                                    11
#define         WEDONE_mask                                      0x00000800
#define         REDONE_offset                                    10
#define         REDONE_mask                                      0x00000400
#define         WDDONE_offset                                    9
#define         WDDONE_mask                                      0x00000200
#define         RDDONE_offset                                    8
#define         RDDONE_mask                                      0x00000100
#define         WLADONE_offset                                   7
#define         WLADONE_mask                                     0x00000080
#define         QSGDONE_offset                                   6
#define         QSGDONE_mask                                     0x00000040
#define         WLDONE_offset                                    5
#define         WLDONE_mask                                      0x00000020
#define         DIDONE_offset                                    4
#define         DIDONE_mask                                      0x00000010
#define         ZCDONE_offset                                    3
#define         ZCDONE_mask                                      0x00000008
#define         DCDONE_offset                                    2
#define         DCDONE_mask                                      0x00000004
#define         PLDONE_offset                                    1
#define         PLDONE_mask                                      0x00000002
#define         IDONE_offset                                     0
#define         IDONE_mask                                       0x00000001
#define     PGSR1                            0x038
#define         PARERR_offset                                    31
#define         PARERR_mask                                      0x80000000
#define         VTSTOP_offset                                    30
#define         VTSTOP_mask                                      0x40000000
#define         FFCDONE_offset                                   29
#define         FFCDONE_mask                                     0x20000000
#define         DLTCODE_offset                                   1
#define         DLTCODE_mask                                     0x01fffffe
#define         DLTDONE_offset                                   0
#define         DLTDONE_mask                                     0x00000001
#define     PTR0                             0x040
#define         tPLLPD_offset                                    21
#define         tPLLPD_mask                                      0xffe00000
#define         tPLLGS_offset                                    6
#define         tPLLGS_mask                                      0x001fffc0
#define         tPHYRST_offset                                   0
#define         tPHYRST_mask                                     0x0000003f
#define     PTR1                             0x044
#define         tPLLLOCK_offset                                  15
#define         tPLLLOCK_mask                                    0xffff8000
#define         tPLLRST_offset                                   0
#define         tPLLRST_mask                                     0x00001fff
#define     PTR2                             0x048
#define         cfg_wlmd_sel_offset                              31
#define         cfg_wlmd_sel_mask                                0x80000000
#define         ac_cklcdl_byp_offset                             30
#define         ac_cklcdl_byp_mask                               0x40000000
#define         ctl_ck_dly_offset                                20
#define         ctl_ck_dly_mask                                  0x1ff00000
#define         tWLDLYS_offset                                   15
#define         tWLDLYS_mask                                     0x000f8000
#define         tCALH_offset                                     10
#define         tCALH_mask                                       0x00007c00
#define         tCALS_offset                                     5
#define         tCALS_mask                                       0x000003e0
#define         tCALON_offset                                    0
#define         tCALON_mask                                      0x0000001f
#define     PTR3                             0x04c
#define         tDINIT1_offset                                   20
#define         tDINIT1_mask                                     0x3ff00000
#define         tDINIT0_offset                                   0
#define         tDINIT0_mask                                     0x000fffff
#define     PTR4                             0x050
#define         tDINIT3_offset                                   18
#define         tDINIT3_mask                                     0x1ffc0000
#define         tDINIT2_offset                                   0
#define         tDINIT2_mask                                     0x0003ffff
#define     PTR5                             0x054
#define         tPLLFRQSEL_offset                                26
#define         tPLLFRQSEL_mask                                  0xfc000000
#define         tPLLFFCRGS_offset                                14
#define         tPLLFFCRGS_mask                                  0x00ffc000
#define         tPLLFFCGS_offset                                 0
#define         tPLLFFCGS_mask                                   0x00000fff
#define     PTR6                             0x058
#define         tPLLRLCK1_offset                                 0
#define         tPLLRLCK1_mask                                   0x00003fff
#define     PLLCR0                           0x080
#define         gsdqs_ddl_cal_bypass_offset                      5
#define         gsdqs_ddl_cal_bypass_mask                        0x00000020
#define         dx_gate_rd_io_sel_offset                         4
#define         dx_gate_rd_io_sel_mask                           0x00000010
#define         ac_gate_rd_io_sel_offset                         3
#define         ac_gate_rd_io_sel_mask                           0x00000008
#define         dx_lp_fifo_en_offset                             2
#define         dx_lp_fifo_en_mask                               0x00000004
#define         ac_lp_fifo_en_offset                             1
#define         ac_lp_fifo_en_mask                               0x00000002
#define         tx_fifo_bypass_offset                            0
#define         tx_fifo_bypass_mask                              0x00000001
#define     PLLCR1                           0x06c
#define         PLLPROG_offset                                   16
#define         PLLPROG_mask                                     0xffff0000
#define         BYPVREGCP_offset                                 5
#define         BYPVREGCP_mask                                   0x00000020
#define         BYPVREGDIG_offset                                4
#define         BYPVREGDIG_mask                                  0x00000010
#define         BYPVDD_offset                                    3
#define         BYPVDD_mask                                      0x00000008
#define         LOCKPS_offset                                    2
#define         LOCKPS_mask                                      0x00000004
#define         LOCKCS_offset                                    1
#define         LOCKCS_mask                                      0x00000002
#define         LOCKDS_offset                                    0
#define         LOCKDS_mask                                      0x00000001
#define     PLLCR2                           0x070
#define         PLLCTRL_31_0_offset                              0
#define         PLLCTRL_31_0_mask                                0xffffffff
#define     PLLCR3                           0x074
#define         PLLCTRL_63_32_offset                             0
#define         PLLCTRL_63_32_mask                               0xffffffff
#define     PLLCR4                           0x078
#define         PLLCTRL_95_64_offset                             0
#define         PLLCTRL_95_64_mask                               0xffffffff
#define     PLLCR5                           0x07c
#define         PLLCTRL_103_96_offset                            0
#define         PLLCTRL_103_96_mask                              0x000000ff
#define     DXCCR                            0x088
#define         X4MODE_offset                                    31
#define         X4MODE_mask                                      0x80000000
#define         X4DQSMD_offset                                   30
#define         X4DQSMD_mask                                     0x40000000
#define         RKLOOP_offset                                    29
#define         RKLOOP_mask                                      0x20000000
#define         DXDCCBYP_offset                                  23
#define         DXDCCBYP_mask                                    0x00800000
#define         QSCNTEN_offset                                   22
#define         QSCNTEN_mask                                     0x00400000
#define         UDQIOM_offset                                    21
#define         UDQIOM_mask                                      0x00200000
#define         QSCNTENCTL_offset                                20
#define         QSCNTENCTL_mask                                  0x00100000
#define         MSBUDQ_offset                                    15
#define         MSBUDQ_mask                                      0x00038000
#define         DXSR_offset                                      13
#define         DXSR_mask                                        0x00006000
#define         DQSNRES_offset                                   9
#define         DQSNRES_mask                                     0x00001e00
#define         DQSRES_offset                                    5
#define         DQSRES_mask                                      0x000001e0
#define         DQSGLB_offset                                    3
#define         DQSGLB_mask                                      0x00000018
#define         DXCCR_MDLEN_offset                               2
#define         DXCCR_MDLEN_mask                                 0x00000004
#define         DXIOM_offset                                     1
#define         DXIOM_mask                                       0x00000002
#define         DXODT_offset                                     0
#define         DXODT_mask                                       0x00000001
#define     DSGCR                            0x090
#define         phy_offcal_update_en_offset                      28
#define         phy_offcal_update_en_mask                        0x10000000
#define         ctl_offcal_update_en_offset                      27
#define         ctl_offcal_update_en_mask                        0x08000000
#define         mode81_dfi_bypass_offset                         26
#define         mode81_dfi_bypass_mask                           0x04000000
#define         MODE81_EN_offset                                 25
#define         MODE81_EN_mask                                   0x02000000
#define         LPACIOPD_offset                                  24
#define         LPACIOPD_mask                                    0x01000000
#define         PHYZUEN_offset                                   23
#define         PHYZUEN_mask                                     0x00800000
#define         RRRMODE_offset                                   22
#define         RRRMODE_mask                                     0x00400000
#define         RSTOE_offset                                     21
#define         RSTOE_mask                                       0x00200000
#define         SDRMODE_offset                                   19
#define         SDRMODE_mask                                     0x00180000
#define         WRRMODE_offset                                   18
#define         WRRMODE_mask                                     0x00040000
#define         ATOAE_offset                                     17
#define         ATOAE_mask                                       0x00020000
#define         DTOOE_offset                                     16
#define         DTOOE_mask                                       0x00010000
#define         DTOIOM_offset                                    15
#define         DTOIOM_mask                                      0x00008000
#define         DTOPDR_offset                                    14
#define         DTOPDR_mask                                      0x00004000
#define         DTOODT_offset                                    12
#define         DTOODT_mask                                      0x00001000
#define         PUAD_offset                                      8
#define         PUAD_mask                                        0x00000f00
#define         DQSGX_offset                                     6
#define         DQSGX_mask                                       0x000000c0
#define         CUAEN_offset                                     5
#define         CUAEN_mask                                       0x00000020
#define         LPPLLPD_offset                                   4
#define         LPPLLPD_mask                                     0x00000010
#define         LPIOPD_offset                                    3
#define         LPIOPD_mask                                      0x00000008
#define         CTLZUEN_offset                                   2
#define         CTLZUEN_mask                                     0x00000004
#define         BDISEN_offset                                    1
#define         BDISEN_mask                                      0x00000002
#define         PUREN_offset                                     0
#define         PUREN_mask                                       0x00000001
#define     ODTCR                            0x098
#define         WRODT_offset                                     16
#define         WRODT_mask                                       0x0fff0000
#define         RDODT_offset                                     0
#define         RDODT_mask                                       0x00000fff
#define     AACR                             0x0a0
#define         AAOENC_offset                                    31
#define         AAOENC_mask                                      0x80000000
#define         AAENC_offset                                     30
#define         AAENC_mask                                       0x40000000
#define         AATR_offset                                      0
#define         AATR_mask                                        0x3fffffff
#define     ADDR_CKP                         0x0a4
#define         ca_ckp_ckn_same_3_offset                         30
#define         ca_ckp_ckn_same_3_mask                           0x40000000
#define         ckn_bdl_dly_3_offset                             24
#define         ckn_bdl_dly_3_mask                               0x3f000000
#define         ca_ckp_ckn_same_2_offset                         22
#define         ca_ckp_ckn_same_2_mask                           0x00400000
#define         ckn_bdl_dly_2_offset                             16
#define         ckn_bdl_dly_2_mask                               0x003f0000
#define         ca_ckp_ckn_same_1_offset                         14
#define         ca_ckp_ckn_same_1_mask                           0x00004000
#define         ckn_bdl_dly_1_offset                             8
#define         ckn_bdl_dly_1_mask                               0x00003f00
#define         ca_ckp_ckn_same_0_offset                         6
#define         ca_ckp_ckn_same_0_mask                           0x00000040
#define         ckn_bdl_dly_0_offset                             0
#define         ckn_bdl_dly_0_mask                               0x0000003f
#define     CA_GTW_DLY                       0x0a8
#define         ca_gate_w_bdl_dly_3_offset                       24
#define         ca_gate_w_bdl_dly_3_mask                         0x3f000000
#define         ca_gate_w_bdl_dly_2_offset                       16
#define         ca_gate_w_bdl_dly_2_mask                         0x003f0000
#define         ca_gate_w_bdl_dly_1_offset                       8
#define         ca_gate_w_bdl_dly_1_mask                         0x00003f00
#define         ca_gate_w_bdl_dly_0_offset                       0
#define         ca_gate_w_bdl_dly_0_mask                         0x0000003f
#define     CA_SEW_DLY                       0x0ac
#define         ca_se_w_bdl_dly_3_offset                         24
#define         ca_se_w_bdl_dly_3_mask                           0x3f000000
#define         ca_se_w_bdl_dly_2_offset                         16
#define         ca_se_w_bdl_dly_2_mask                           0x003f0000
#define         ca_se_w_bdl_dly_1_offset                         8
#define         ca_se_w_bdl_dly_1_mask                           0x00003f00
#define         ca_se_w_bdl_dly_0_offset                         0
#define         ca_se_w_bdl_dly_0_mask                           0x0000003f
#define     CA_GT_SHADOW_DLY                 0x0bc
#define         ca_gate_shadow_w_bdl_dly_3_offset                24
#define         ca_gate_shadow_w_bdl_dly_3_mask                  0x3f000000
#define         ca_gate_shadow_w_bdl_dly_2_offset                16
#define         ca_gate_shadow_w_bdl_dly_2_mask                  0x003f0000
#define         ca_gate_shadow_w_bdl_dly_1_offset                8
#define         ca_gate_shadow_w_bdl_dly_1_mask                  0x00003f00
#define         ca_gate_shadow_w_bdl_dly_0_offset                0
#define         ca_gate_shadow_w_bdl_dly_0_mask                  0x0000003f
#define     CA_CKN_MAP                       0x0b0
#define         ckn3_map_offset                                  24
#define         ckn3_map_mask                                    0xff000000
#define         ckn2_map_offset                                  16
#define         ckn2_map_mask                                    0x00ff0000
#define         ckn1_map_offset                                  8
#define         ckn1_map_mask                                    0x0000ff00
#define         ckn0_map_offset                                  0
#define         ckn0_map_mask                                    0x000000ff
#define     CA_GTW_MAP                       0x0b4
#define         ca_gtw3_map_offset                               24
#define         ca_gtw3_map_mask                                 0xff000000
#define         ca_gtw2_map_offset                               16
#define         ca_gtw2_map_mask                                 0x00ff0000
#define         ca_gtw1_map_offset                               8
#define         ca_gtw1_map_mask                                 0x0000ff00
#define         ca_gtw0_map_offset                               0
#define         ca_gtw0_map_mask                                 0x000000ff
#define     CA_SEW_MAP                       0x0b8
#define         ca_sew3_map_offset                               24
#define         ca_sew3_map_mask                                 0xff000000
#define         ca_sew2_map_offset                               16
#define         ca_sew2_map_mask                                 0x00ff0000
#define         ca_sew1_map_offset                               8
#define         ca_sew1_map_mask                                 0x0000ff00
#define         ca_sew0_map_offset                               0
#define         ca_sew0_map_mask                                 0x000000ff
#define     CA_GTSHW_MAP                     0x0d0
#define         ca_gtshw3_map_offset                             24
#define         ca_gtshw3_map_mask                               0xff000000
#define         ca_gtshw2_map_offset                             16
#define         ca_gtshw2_map_mask                               0x00ff0000
#define         ca_gtshw1_map_offset                             8
#define         ca_gtshw1_map_mask                               0x0000ff00
#define         ca_gtshw0_map_offset                             0
#define         ca_gtshw0_map_mask                               0x000000ff
#define     GPR0                             0x0c0
#define         GPR0_offset                                      0
#define         GPR0_mask                                        0xffffffff
#define     GPR1                             0x0c4
#define         GPR1_offset                                      0
#define         GPR1_mask                                        0xffffffff
#define     DCR                              0x100
#define         UBG_offset                                       30
#define         UBG_mask                                         0x40000000
#define         UDIMM_offset                                     29
#define         UDIMM_mask                                       0x20000000
#define         DDR2T_offset                                     28
#define         DDR2T_mask                                       0x10000000
#define         NOSRA_offset                                     27
#define         NOSRA_mask                                       0x08000000
#define         BYTEMASK_offset                                  10
#define         BYTEMASK_mask                                    0x0003fc00
#define         DDRTYPE_offset                                   8
#define         DDRTYPE_mask                                     0x00000300
#define         MPRDQ_offset                                     7
#define         MPRDQ_mask                                       0x00000080
#define         PDQ_offset                                       4
#define         PDQ_mask                                         0x00000070
#define         DDR8BNK_offset                                   3
#define         DDR8BNK_mask                                     0x00000008
#define         DDRMD_offset                                     0
#define         DDRMD_mask                                       0x00000007
#define     DTPR0                            0x110
#define         tRRD_offset                                      24
#define         tRRD_mask                                        0x3f000000
#define         tRAS_offset                                      16
#define         tRAS_mask                                        0x007f0000
#define         tRP_offset                                       8
#define         tRP_mask                                         0x00007f00
#define         tRTP_offset                                      0
#define         tRTP_mask                                        0x0000000f
#define     DTPR1                            0x114
#define         tWLMRD_offset                                    24
#define         tWLMRD_mask                                      0x3f000000
#define         tFAW_offset                                      16
#define         tFAW_mask                                        0x00ff0000
#define         tMOD_offset                                      8
#define         tMOD_mask                                        0x00000700
#define         tMRD_offset                                      0
#define         tMRD_mask                                        0x0000001f
#define     DTPR2                            0x118
#define         tRTW_offset                                      28
#define         tRTW_mask                                        0x10000000
#define         tRTODT_offset                                    24
#define         tRTODT_mask                                      0x01000000
#define         tCKE_offset                                      16
#define         tCKE_mask                                        0x000f0000
#define         tXS_offset                                       0
#define         tXS_mask                                         0x000003ff
#define     DTPR3                            0x11c
#define         tOFDX_offset                                     29
#define         tOFDX_mask                                       0xe0000000
#define         tCCD_offset                                      26
#define         tCCD_mask                                        0x1c000000
#define         tDLLK_offset                                     16
#define         tDLLK_mask                                       0x03ff0000
#define         tDQSCKmax_offset                                 8
#define         tDQSCKmax_mask                                   0x00000700
#define         tDQSCK_offset                                    0
#define         tDQSCK_mask                                      0x00000007
#define     DTPR4                            0x120
#define         tAOND_tAOFD_offset                               28
#define         tAOND_tAOFD_mask                                 0x30000000
#define         tRFC_offset                                      16
#define         tRFC_mask                                        0x03ff0000
#define         tWLO_offset                                      8
#define         tWLO_mask                                        0x00000f00
#define         tXP_offset                                       0
#define         tXP_mask                                         0x0000001f
#define     DTPR5                            0x124
#define         tRC_offset                                       16
#define         tRC_mask                                         0x00ff0000
#define         tRCD_offset                                      8
#define         tRCD_mask                                        0x00007f00
#define         tWTR_offset                                      0
#define         tWTR_mask                                        0x0000001f
#define     DTPR6                            0x128
#define         PUBWLEN_offset                                   31
#define         PUBWLEN_mask                                     0x80000000
#define         PUBRLEN_offset                                   30
#define         PUBRLEN_mask                                     0x40000000
#define         PUBWL_offset                                     8
#define         PUBWL_mask                                       0x00003f00
#define         PUBRL_offset                                     0
#define         PUBRL_mask                                       0x0000003f
#define     RDIMMGCR0                        0x140
#define         MIRROR_offset                                    31
#define         MIRROR_mask                                      0x80000000
#define         QCSEN_offset                                     30
#define         QCSEN_mask                                       0x40000000
#define         MIRROROE_offset                                  29
#define         MIRROROE_mask                                    0x20000000
#define         QCSENOE_offset                                   28
#define         QCSENOE_mask                                     0x10000000
#define         RDIMMIOM_offset                                  27
#define         RDIMMIOM_mask                                    0x08000000
#define         RDIMMPDR_offset                                  26
#define         RDIMMPDR_mask                                    0x04000000
#define         RDIMMODT_offset                                  24
#define         RDIMMODT_mask                                    0x01000000
#define         ERROUTOE_offset                                  23
#define         ERROUTOE_mask                                    0x00800000
#define         ERROUTIOM_offset                                 22
#define         ERROUTIOM_mask                                   0x00400000
#define         ERROUTPDR_offset                                 21
#define         ERROUTPDR_mask                                   0x00200000
#define         ERROUTODT_offset                                 19
#define         ERROUTODT_mask                                   0x00080000
#define         LRDIMM_offset                                    18
#define         LRDIMM_mask                                      0x00040000
#define         PARINIOM_offset                                  17
#define         PARINIOM_mask                                    0x00020000
#define         PARINPDR_offset                                  16
#define         PARINPDR_mask                                    0x00010000
#define         PARINODT_offset                                  14
#define         PARINODT_mask                                    0x00004000
#define         PERRDIS_offset                                   3
#define         PERRDIS_mask                                     0x00000008
#define         SOPERR_offset                                    2
#define         SOPERR_mask                                      0x00000004
#define         ERRNOREG_offset                                  1
#define         ERRNOREG_mask                                    0x00000002
#define         RDIMM_offset                                     0
#define         RDIMM_mask                                       0x00000001
#define     RDIMMGCR1                        0x144
#define         A17BID_offset                                    28
#define         A17BID_mask                                      0xf0000000
#define         tBCMRD_L2_offset                                 24
#define         tBCMRD_L2_mask                                   0x07000000
#define         tBCMRD_L_offset                                  20
#define         tBCMRD_L_mask                                    0x00700000
#define         tBCMRD_offset                                    16
#define         tBCMRD_mask                                      0x00070000
#define         tBCSTAB_offset                                   0
#define         tBCSTAB_mask                                     0x00003fff
#define     RDIMMGCR2                        0x148
#define         CRINIT_offset                                    0
#define         CRINIT_mask                                      0xffffffff
#define     RDIMMCR0                         0x150
#define         RC7_offset                                       28
#define         RC7_mask                                         0xf0000000
#define         RC6_offset                                       24
#define         RC6_mask                                         0x0f000000
#define         RC5_offset                                       20
#define         RC5_mask                                         0x00f00000
#define         RC4_offset                                       16
#define         RC4_mask                                         0x000f0000
#define         RC3_offset                                       12
#define         RC3_mask                                         0x0000f000
#define         RC2_offset                                       8
#define         RC2_mask                                         0x00000f00
#define         RC1_offset                                       4
#define         RC1_mask                                         0x000000f0
#define         RC0_offset                                       0
#define         RC0_mask                                         0x0000000f
#define     RDIMMCR1                         0x154
#define         RC15_offset                                      28
#define         RC15_mask                                        0xf0000000
#define         RC14_offset                                      24
#define         RC14_mask                                        0x0f000000
#define         RC13_offset                                      20
#define         RC13_mask                                        0x00f00000
#define         RC12_offset                                      16
#define         RC12_mask                                        0x000f0000
#define         RC11_offset                                      12
#define         RC11_mask                                        0x0000f000
#define         RC10_offset                                      8
#define         RC10_mask                                        0x00000f00
#define         RC9_offset                                       4
#define         RC9_mask                                         0x000000f0
#define         RC8_offset                                       0
#define         RC8_mask                                         0x0000000f
#define     RDIMMCR2                         0x158
#define         RC4X_offset                                      24
#define         RC4X_mask                                        0xff000000
#define         RC3X_offset                                      16
#define         RC3X_mask                                        0x00ff0000
#define         RC2X_offset                                      8
#define         RC2X_mask                                        0x0000ff00
#define         RC1X_offset                                      0
#define         RC1X_mask                                        0x000000ff
#define     RDIMMCR3                         0x15c
#define         RC8X_offset                                      24
#define         RC8X_mask                                        0xff000000
#define         RC7X_offset                                      16
#define         RC7X_mask                                        0x00ff0000
#define         RC6X_offset                                      8
#define         RC6X_mask                                        0x0000ff00
#define         RC5X_offset                                      0
#define         RC5X_mask                                        0x000000ff
#define     RDIMMCR4                         0x160
#define         RCXX_offset                                      24
#define         RCXX_mask                                        0xff000000
#define         RCBX_offset                                      16
#define         RCBX_mask                                        0x00ff0000
#define         RCAX_offset                                      8
#define         RCAX_mask                                        0x0000ff00
#define         RC9X_offset                                      0
#define         RC9X_mask                                        0x000000ff
#define     SCHCR0                           0x168
#define         SCHDQV_offset                                    14
#define         SCHDQV_mask                                      0xffffc000
#define         SP_CMD_offset                                    8
#define         SP_CMD_mask                                      0x00000f00
#define         CMD_offset                                       4
#define         CMD_mask                                         0x000000f0
#define         SCHTRIG_offset                                   0
#define         SCHTRIG_mask                                     0x0000000f
#define     SCHCR1                           0x16c
#define         SCRNK_offset                                     28
#define         SCRNK_mask                                       0xf0000000
#define         SCADDR_offset                                    8
#define         SCADDR_mask                                      0x0fffff00
#define         SCBG_offset                                      6
#define         SCBG_mask                                        0x000000c0
#define         SCBK_offset                                      4
#define         SCBK_mask                                        0x00000030
#define         ALLRANK_offset                                   2
#define         ALLRANK_mask                                     0x00000004
#define     PPC_MR0                          0x180
#define     PPC_MR1                          0x184
#define     PPC_MR2                          0x188
#define     PPC_MR3                          0x18c
#define     PPC_MR4                          0x190
#define     PPC_MR5                          0x194
#define     PPC_MR6                          0x198
#define     DTCR0                            0x200
#define         RFSHDT_offset                                    28
#define         RFSHDT_mask                                      0xf0000000
#define         DTDRS_offset                                     24
#define         DTDRS_mask                                       0x03000000
#define         DTEXG_offset                                     23
#define         DTEXG_mask                                       0x00800000
#define         DTEXD_offset                                     22
#define         DTEXD_mask                                       0x00400000
#define         DTDSTP_offset                                    21
#define         DTDSTP_mask                                      0x00200000
#define         DTDEN_offset                                     20
#define         DTDEN_mask                                       0x00100000
#define         DTDBS_offset                                     16
#define         DTDBS_mask                                       0x000f0000
#define         DTRDBITR_offset                                  14
#define         DTRDBITR_mask                                    0x0000c000
#define         DTBDC_offset                                     13
#define         DTBDC_mask                                       0x00002000
#define         DTWBDDM_offset                                   12
#define         DTWBDDM_mask                                     0x00001000
#define         DTDBS4_offset                                    11
#define         DTDBS4_mask                                      0x00000800
#define         DTCMPD_offset                                    7
#define         DTCMPD_mask                                      0x00000080
#define         DTMPR_offset                                     6
#define         DTMPR_mask                                       0x00000040
#define         DTRPTN_offset                                    0
#define         DTRPTN_mask                                      0x0000000f
#define     DTCR1                            0x204
#define         DRIFT_RIGHT_EXT_EN_offset                        30
#define         DRIFT_RIGHT_EXT_EN_mask                          0x40000000
#define         RDLVL_GSAMPLE_DIFF_EXT_EN_offset                 29
#define         RDLVL_GSAMPLE_DIFF_EXT_EN_mask                   0x20000000
#define         RDLVL_VALIDATE_VALUE_offset                      24
#define         RDLVL_VALIDATE_VALUE_mask                        0x1f000000
#define         RDLVL_VALIDATE_BYP_offset                        22
#define         RDLVL_VALIDATE_BYP_mask                          0x00400000
#define         RDLVLGS2_EN_offset                               21
#define         RDLVLGS2_EN_mask                                 0x00200000
#define         RDLVLGS2_offset                                  18
#define         RDLVLGS2_mask                                    0x001c0000
#define         RANKEN_offset                                    16
#define         RANKEN_mask                                      0x00030000
#define         DTRANK_offset                                    12
#define         DTRANK_mask                                      0x00003000
#define         WLVLDPRD_offset                                  11
#define         WLVLDPRD_mask                                    0x00000800
#define         RDLVLGDIFF_offset                                8
#define         RDLVLGDIFF_mask                                  0x00000700
#define         RDLVLGS_offset                                   4
#define         RDLVLGS_mask                                     0x00000070
#define         RDPRMBL_TRN_offset                               2
#define         RDPRMBL_TRN_mask                                 0x00000004
#define         RDLVLEN_offset                                   1
#define         RDLVLEN_mask                                     0x00000002
#define         BSTEN_offset                                     0
#define         BSTEN_mask                                       0x00000001
#define     DTAR0                            0x208
#define         MPRLOC_offset                                    28
#define         MPRLOC_mask                                      0x30000000
#define         DTBGBK1_offset                                   24
#define         DTBGBK1_mask                                     0x0f000000
#define         DTBGBK0_offset                                   20
#define         DTBGBK0_mask                                     0x00f00000
#define         DTROW_offset                                     0
#define         DTROW_mask                                       0x0003ffff
#define     DTAR1                            0x20c
#define         DTCOL1_offset                                    16
#define         DTCOL1_mask                                      0x01ff0000
#define         DTCOL0_offset                                    0
#define         DTCOL0_mask                                      0x000001ff
#define     DTAR2                            0x210
#define         DTCOL3_offset                                    16
#define         DTCOL3_mask                                      0x01ff0000
#define         DTCOL2_offset                                    0
#define         DTCOL2_mask                                      0x000001ff
#define     DTDR0                            0x218
#define         DTBYTE3_offset                                   24
#define         DTBYTE3_mask                                     0xff000000
#define         DTBYTE2_offset                                   16
#define         DTBYTE2_mask                                     0x00ff0000
#define         DTBYTE1_offset                                   8
#define         DTBYTE1_mask                                     0x0000ff00
#define         DTBYTE0_offset                                   0
#define         DTBYTE0_mask                                     0x000000ff
#define     DTDR1                            0x21c
#define         DTBYTE7_offset                                   24
#define         DTBYTE7_mask                                     0xff000000
#define         DTBYTE6_offset                                   16
#define         DTBYTE6_mask                                     0x00ff0000
#define         DTBYTE5_offset                                   8
#define         DTBYTE5_mask                                     0x0000ff00
#define         DTBYTE4_offset                                   0
#define         DTBYTE4_mask                                     0x000000ff
#define     UDDR0                            0x220
#define         UDBEAT3_offset                                   24
#define         UDBEAT3_mask                                     0xff000000
#define         UDBEAT2_offset                                   16
#define         UDBEAT2_mask                                     0x00ff0000
#define         UDBEAT1_offset                                   8
#define         UDBEAT1_mask                                     0x0000ff00
#define         UDBEAT0_offset                                   0
#define         UDBEAT0_mask                                     0x000000ff
#define     UDDR1                            0x224
#define         UDBEAT7_offset                                   24
#define         UDBEAT7_mask                                     0xff000000
#define         UDBEAT6_offset                                   16
#define         UDBEAT6_mask                                     0x00ff0000
#define         UDBEAT5_offset                                   8
#define         UDBEAT5_mask                                     0x0000ff00
#define         UDBEAT4_offset                                   0
#define         UDBEAT4_mask                                     0x000000ff
#define     DTEDR0                           0x230
#define         DTWBMX_offset                                    24
#define         DTWBMX_mask                                      0x3f000000
#define         DTWBMN_offset                                    18
#define         DTWBMN_mask                                      0x00fc0000
#define         DTWLMX_offset                                    9
#define         DTWLMX_mask                                      0x0003fe00
#define         DTWLMN_offset                                    0
#define         DTWLMN_mask                                      0x000001ff
#define     DTEDR1                           0x234
#define         DTRBMX_offset                                    24
#define         DTRBMX_mask                                      0x3f000000
#define         DTRBMN_offset                                    18
#define         DTRBMN_mask                                      0x00fc0000
#define         DTRLMX_offset                                    9
#define         DTRLMX_mask                                      0x0003fe00
#define         DTRLMN_offset                                    0
#define         DTRLMN_mask                                      0x000001ff
#define     DTEDR2                           0x238
#define     VTDR                             0x23c
#define         HVREFMX_offset                                   24
#define         HVREFMX_mask                                     0x7f000000
#define         HVREFMN_offset                                   16
#define         HVREFMN_mask                                     0x007f0000
#define         DVREFMX_offset                                   8
#define         DVREFMX_mask                                     0x00003f00
#define         DVREFMN_offset                                   0
#define         DVREFMN_mask                                     0x0000003f
#define     CATR0                            0x240
#define         CACD_offset                                      16
#define         CACD_mask                                        0x001f0000
#define         CAADR_offset                                     8
#define         CAADR_mask                                       0x00001f00
#define         CA1BYTE1_offset                                  4
#define         CA1BYTE1_mask                                    0x000000f0
#define         CA1BYTE0_offset                                  0
#define         CA1BYTE0_mask                                    0x0000000f
#define     CATR1                            0x244
#define         CA0BYTE1_offset                                  24
#define         CA0BYTE1_mask                                    0x0f000000
#define         CA0BYTE0_offset                                  20
#define         CA0BYTE0_mask                                    0x00f00000
#define         CAMRZ_offset                                     16
#define         CAMRZ_mask                                       0x000f0000
#define         CACKEH_offset                                    12
#define         CACKEH_mask                                      0x0000f000
#define         CACKEL_offset                                    8
#define         CACKEL_mask                                      0x00000f00
#define         CAEXT_offset                                     4
#define         CAEXT_mask                                       0x000000f0
#define         CAENT_offset                                     0
#define         CAENT_mask                                       0x0000000f
#define     DQSDR0                           0x250
#define         DFTDLY_offset                                    28
#define         DFTDLY_mask                                      0xf0000000
#define         DFTZQUP_offset                                   27
#define         DFTZQUP_mask                                     0x08000000
#define         DFTDDLUP_offset                                  26
#define         DFTDDLUP_mask                                    0x04000000
#define         DFTIDLRD_offset                                  22
#define         DFTIDLRD_mask                                    0x03c00000
#define         DFTRDSPC_offset                                  20
#define         DFTRDSPC_mask                                    0x00300000
#define         CTLUPDRD_offset                                  16
#define         CTLUPDRD_mask                                    0x000f0000
#define         PHYUPDRD_offset                                  12
#define         PHYUPDRD_mask                                    0x0000f000
#define         DFTUPDRD_offset                                  8
#define         DFTUPDRD_mask                                    0x00000f00
#define         DFTPDMODE_offset                                 6
#define         DFTPDMODE_mask                                   0x00000040
#define         DFTSRMODE_offset                                 5
#define         DFTSRMODE_mask                                   0x00000020
#define         DFTGPULSE_offset                                 4
#define         DFTGPULSE_mask                                   0x00000010
#define         DFTUPMODE_offset                                 2
#define         DFTUPMODE_mask                                   0x0000000c
#define         DFTDTMODE_offset                                 1
#define         DFTDTMODE_mask                                   0x00000002
#define         DFTDTEN_offset                                   0
#define         DFTDTEN_mask                                     0x00000001
#define     DQSDR1                           0x254
#define         DFTB2BRD_offset                                  26
#define         DFTB2BRD_mask                                    0x3c000000
#define         CUDFTUP_offset                                   25
#define         CUDFTUP_mask                                     0x02000000
#define         PUDFTUP_offset                                   24
#define         PUDFTUP_mask                                     0x01000000
#define         DFTRDB2BF_offset                                 20
#define         DFTRDB2BF_mask                                   0x00f00000
#define         DFTRDIDLF_offset                                 16
#define         DFTRDIDLF_mask                                   0x000f0000
#define         DFTRDB2BC_offset                                 8
#define         DFTRDB2BC_mask                                   0x0000ff00
#define         DFTRDIDLC_offset                                 0
#define         DFTRDIDLC_mask                                   0x000000ff
#define     DQSDR2                           0x258
#define         DFTTHRSH_offset                                  16
#define         DFTTHRSH_mask                                    0x00ff0000
#define         DFTMNTPRD_offset                                 0
#define         DFTMNTPRD_mask                                   0x0000ffff
#define     DCUAR                            0x300
#define         CSADDR_R_offset                                  16
#define         CSADDR_R_mask                                    0x000f0000
#define         CWADDR_R_offset                                  12
#define         CWADDR_R_mask                                    0x0000f000
#define         ATYPE_offset                                     11
#define         ATYPE_mask                                       0x00000800
#define         INCA_offset                                      10
#define         INCA_mask                                        0x00000400
#define         CSEL_offset                                      8
#define         CSEL_mask                                        0x00000300
#define         CSADDR_W_offset                                  4
#define         CSADDR_W_mask                                    0x000000f0
#define         CWADDR_W_offset                                  0
#define         CWADDR_W_mask                                    0x0000000f
#define     DCUDR                            0x304
#define         CDATA_offset                                     0
#define         CDATA_mask                                       0xffffffff
#define     DCURR                            0x308
#define         XCEN_offset                                      23
#define         XCEN_mask                                        0x00800000
#define         RCEN_offset                                      22
#define         RCEN_mask                                        0x00400000
#define         SCOF_offset                                      21
#define         SCOF_mask                                        0x00200000
#define         SONF_offset                                      20
#define         SONF_mask                                        0x00100000
#define         DCURR_NFAIL_offset                               12
#define         DCURR_NFAIL_mask                                 0x000ff000
#define         EADDR_offset                                     8
#define         EADDR_mask                                       0x00000f00
#define         SADDR_offset                                     4
#define         SADDR_mask                                       0x000000f0
#define         DINST_offset                                     0
#define         DINST_mask                                       0x0000000f
#define     DCULR                            0x30c
#define         XLEADDR_offset                                   28
#define         XLEADDR_mask                                     0xf0000000
#define         IDA_offset                                       17
#define         IDA_mask                                         0x00020000
#define         LINF_offset                                      16
#define         LINF_mask                                        0x00010000
#define         LCNT_offset                                      8
#define         LCNT_mask                                        0x0000ff00
#define         LEADDR_offset                                    4
#define         LEADDR_mask                                      0x000000f0
#define         LSADDR_offset                                    0
#define         LSADDR_mask                                      0x0000000f
#define     DCUGCR                           0x310
#define         RCSW_offset                                      0
#define         RCSW_mask                                        0x0000ffff
#define     DCUTPR                           0x314
#define         tDCUT2_offset                                    16
#define         tDCUT2_mask                                      0x00ff0000
#define         tDCUT1_offset                                    8
#define         tDCUT1_mask                                      0x0000ff00
#define         tDCUT0_offset                                    0
#define         tDCUT0_mask                                      0x000000ff
#define     DCUSR0                           0x318
#define         CFULL_offset                                     2
#define         CFULL_mask                                       0x00000004
#define         CFAIL_offset                                     1
#define         CFAIL_mask                                       0x00000002
#define         RDONE_offset                                     0
#define         RDONE_mask                                       0x00000001
#define     DCUSR1                           0x31c
#define         LPCNT_offset                                     24
#define         LPCNT_mask                                       0xff000000
#define         FLCNT_offset                                     16
#define         FLCNT_mask                                       0x00ff0000
#define         RDCNT_offset                                     0
#define         RDCNT_mask                                       0x0000ffff
#define     BISTRR                           0x400
#define         BSOMA_offset                                     30
#define         BSOMA_mask                                       0x40000000
#define         BCCSEL_offset                                    28
#define         BCCSEL_mask                                      0x30000000
#define         BCKSEL_offset                                    26
#define         BCKSEL_mask                                      0x0c000000
#define         BDXSEL_offset                                    22
#define         BDXSEL_mask                                      0x03c00000
#define         BDPAT_offset                                     17
#define         BDPAT_mask                                       0x003e0000
#define         BDMEN_offset                                     16
#define         BDMEN_mask                                       0x00010000
#define         BACEN_offset                                     15
#define         BACEN_mask                                       0x00008000
#define         BDXEN_offset                                     14
#define         BDXEN_mask                                       0x00004000
#define         BSONF_offset                                     13
#define         BSONF_mask                                       0x00002000
#define         BISTRR_NFAIL_offset                              5
#define         BISTRR_NFAIL_mask                                0x00001fe0
#define         BINF_offset                                      4
#define         BINF_mask                                        0x00000010
#define         BMODE_offset                                     3
#define         BMODE_mask                                       0x00000008
#define         BINST_offset                                     0
#define         BINST_mask                                       0x00000007
#define     BISTWCR                          0x404
#define         BWCNT_offset                                     0
#define         BWCNT_mask                                       0x000000ff
#define     BISTMSKR0                        0x408
#define         CSMSK_offset                                     20
#define         CSMSK_mask                                       0xfff00000
#define         ACTMSK_offset                                    19
#define         ACTMSK_mask                                      0x00080000
#define         AMSK_offset                                      0
#define         AMSK_mask                                        0x0003ffff
#define     BISTMSKR1                        0x40c
#define         DMMSK_offset                                     28
#define         DMMSK_mask                                       0xf0000000
#define         PARINMSK_offset                                  27
#define         PARINMSK_mask                                    0x08000000
#define         CIDMSK_offset                                    24
#define         CIDMSK_mask                                      0x07000000
#define         ODTMSK_offset                                    16
#define         ODTMSK_mask                                      0x00ff0000
#define         CKEMSK_offset                                    8
#define         CKEMSK_mask                                      0x0000ff00
#define         BAMSK_offset                                     4
#define         BAMSK_mask                                       0x000000f0
#define         X4DMMSK_offset                                   0
#define         X4DMMSK_mask                                     0x0000000f
#define     BISTMSKR2                        0x410
#define         DQMSK_offset                                     0
#define         DQMSK_mask                                       0xffffffff
#define     BISTLSR                          0x414
#define         SEED_offset                                      0
#define         SEED_mask                                        0xffffffff
#define     BISTAR0                          0x418
#define         BBANK_offset                                     28
#define         BBANK_mask                                       0xf0000000
#define         BCOL_offset                                      0
#define         BCOL_mask                                        0x00000fff
#define     BISTAR1                          0x41c
#define         BMRANK_offset                                    16
#define         BMRANK_mask                                      0x000f0000
#define         BAINC_offset                                     4
#define         BAINC_mask                                       0x0000fff0
#define         BRANK_offset                                     0
#define         BRANK_mask                                       0x0000000f
#define     BISTAR2                          0x420
#define         BMBANK_offset                                    28
#define         BMBANK_mask                                      0xf0000000
#define         BMCOL_offset                                     0
#define         BMCOL_mask                                       0x00000fff
#define     BISTAR3                          0x424
#define         BROW_offset                                      0
#define         BROW_mask                                        0x0003ffff
#define     BISTAR4                          0x428
#define         BMROW_offset                                     0
#define         BMROW_mask                                       0x0003ffff
#define     BISTUDPR                         0x42c
#define         BUDP1_offset                                     16
#define         BUDP1_mask                                       0xffff0000
#define         BUDP0_offset                                     0
#define         BUDP0_mask                                       0x0000ffff
#define     BISTGSR                          0x430
#define         PARBER_offset                                    30
#define         PARBER_mask                                      0x40000000
#define         RASBER_offset                                    28
#define         RASBER_mask                                      0x10000000
#define         DMBER_offset                                     20
#define         DMBER_mask                                       0x00f00000
#define         X4DMBER_offset                                   11
#define         X4DMBER_mask                                     0x00007800
#define         BDXERR_offset                                    2
#define         BDXERR_mask                                      0x000007fc
#define         BACERR_offset                                    1
#define         BACERR_mask                                      0x00000002
#define         BDONE_offset                                     0
#define         BDONE_mask                                       0x00000001
#define     BISTWER0                         0x434
#define         ACWER_offset                                     0
#define         ACWER_mask                                       0x0003ffff
#define     BISTWER1                         0x438
#define         DXWER_offset                                     0
#define         DXWER_mask                                       0x0000ffff
#define     BISTBER0                         0x10f
#define         BISTER0_ABER_offset                              0
#define         BISTER0_ABER_mask                                0x0000ffff
#define     BISTBER1                         0x110
#define         CSBER_offset                                     8
#define         CSBER_mask                                       0x000fff00
#define         BABER_offset                                     0
#define         BABER_mask                                       0x0000000f
#define     BISTBER2                         0x444
#define         DQBER0_offset                                    0
#define         DQBER0_mask                                      0x0000ffff
#define     BISTBER3                         0x448
#define         DQBER1_offset                                    0
#define         DQBER1_mask                                      0x0000ffff
#define     BISTBER4                         0x44c
#define         CIDBER_offset                                    8
#define         CIDBER_mask                                      0x00000700
#define         BISTBER4_ABER_mask                               0x00000003
#define     BISTWCSR                         0x450
#define         DXWCNT_offset                                    16
#define         DXWCNT_mask                                      0xffff0000
#define         ACWCNT_offset                                    0
#define         ACWCNT_mask                                      0x0000ffff
#define     BISTFWR0                         0x454
#define         CSWEBS_offset                                    20
#define         CSWEBS_mask                                      0xfff00000
#define         ACTWEBS_offset                                   18
#define         ACTWEBS_mask                                     0x00040000
#define         AWEBS_offset                                     0
#define         AWEBS_mask                                       0x0003ffff
#define     BISTFWR1                         0x458
#define         DMWEBS_offset                                    28
#define         DMWEBS_mask                                      0xf0000000
#define         X4DMWEBS_offset                                  24
#define         X4DMWEBS_mask                                    0x0f000000
#define         CIDWEBS_offset                                   20
#define         CIDWEBS_mask                                     0x00700000
#define         BAWEBS_offset                                    16
#define         BAWEBS_mask                                      0x000f0000
#define         ODTWEBS_offset                                   8
#define         ODTWEBS_mask                                     0x0000ff00
#define         CKEWEBS_offset                                   0
#define         CKEWEBS_mask                                     0x000000ff
#define     BISTFWR2                         0x45c
#define         DQWEBS_offset                                    0
#define         DQWEBS_mask                                      0xffffffff
#define     BISTBER5                         0x460
#define         ODTBER_offset                                    16
#define         ODTBER_mask                                      0x00ff0000
#define         CKEBER_offset                                    0
#define         CKEBER_mask                                      0x000000ff
#define     RANKIDR                          0x4dc
#define         RANKRID_offset                                   16
#define         RANKRID_mask                                     0x000f0000
#define         RANKWID_offset                                   0
#define         RANKWID_mask                                     0x0000000f
#define     RIOCR0                           0x4e0
#define         CSPDR_offset                                     16
#define         CSPDR_mask                                       0x0fff0000
#define         CSODT_offset                                     0
#define         CSODT_mask                                       0x00000fff
#define     RIOCR1                           0x4e4
#define         ODTPDR_offset                                    24
#define         ODTPDR_mask                                      0xff000000
#define         ODTODT_offset                                    16
#define         ODTODT_mask                                      0x00ff0000
#define         CKEPDR_offset                                    8
#define         CKEPDR_mask                                      0x0000ff00
#define         CKEODT_offset                                    0
#define         CKEODT_mask                                      0x000000ff
#define     RIOCR2                           0x4e8
#define         COEMODE_offset                                   24
#define         COEMODE_mask                                     0x3f000000
#define         CSOEMODE_offset                                  0
#define         CSOEMODE_mask                                    0x00ffffff
#define     RIOCR3                           0x4ec
#define     RIOCR4                           0x4f0
#define         CKEOEMODE_offset                                 0
#define         CKEOEMODE_mask                                   0x0000ffff
#define     RIOCR5                           0x4f4
#define         ODTOEMODE_offset                                 0
#define         ODTOEMODE_mask                                   0x0000ffff
#define     ACIOCR0                          0x500
#define         ACSR_offset                                      30
#define         ACSR_mask                                        0xc0000000
#define         RSTIOM_offset                                    29
#define         RSTIOM_mask                                      0x20000000
#define         RSTPDR_offset                                    28
#define         RSTPDR_mask                                      0x10000000
#define         RSTODT_offset                                    26
#define         RSTODT_mask                                      0x04000000
#define         CKPDR_offset                                     10
#define         CKPDR_mask                                       0x00003c00
#define         CKODT_offset                                     5
#define         CKODT_mask                                       0x000001e0
#define         ACPDR_offset                                     4
#define         ACPDR_mask                                       0x00000010
#define         ACODT_offset                                     2
#define         ACODT_mask                                       0x00000004
#define         ACIOM_offset                                     0
#define         ACIOM_mask                                       0x00000001
#define     ACIOCR1                          0x504
#define         AOEMODE_offset                                   0
#define         AOEMODE_mask                                     0xffffffff
#define     ACIOCR2                          0x508
#define     ACIOCR3                          0x50c
#define         PAROEMODE_offset                                 30
#define         PAROEMODE_mask                                   0xc0000000
#define         BGOEMODE_offset                                  26
#define         BGOEMODE_mask                                    0x3c000000
#define         BAOEMODE_offset                                  22
#define         BAOEMODE_mask                                    0x03c00000
#define         A17OEMODE_offset                                 20
#define         A17OEMODE_mask                                   0x00300000
#define         A16OEMODE_offset                                 18
#define         A16OEMODE_mask                                   0x000c0000
#define         ACTOEMODE_offset                                 16
#define         ACTOEMODE_mask                                   0x00030000
#define         CKOEMODE_offset                                  0
#define         CKOEMODE_mask                                    0x000000ff
#define     ACIOCR4                          0x510
#define     IOVCR0                           0x520
#define         ACVREFIOM_offset                                 29
#define         ACVREFIOM_mask                                   0xe0000000
#define         ACVREFPEN_offset                                 28
#define         ACVREFPEN_mask                                   0x10000000
#define         ACVREFEEN_offset                                 26
#define         ACVREFEEN_mask                                   0x0c000000
#define         ACVREFSEN_offset                                 25
#define         ACVREFSEN_mask                                   0x02000000
#define         ACVREFIEN_offset                                 24
#define         ACVREFIEN_mask                                   0x01000000
#define         ACVREFESEL_offset                                16
#define         ACVREFESEL_mask                                  0x007f0000
#define         ACVREFSSEL_offset                                8
#define         ACVREFSSEL_mask                                  0x00007f00
#define         ACVREFISEL_offset                                0
#define         ACVREFISEL_mask                                  0x0000007f
#define     IOVCR1                           0x524
#define         Ac_vref2_rk1_sel_offset                          24
#define         Ac_vref2_rk1_sel_mask                            0x7f000000
#define         Ac_vref2_rk0_sel_offset                          17
#define         Ac_vref2_rk0_sel_mask                            0x00fe0000
#define         Ac_vref1_rk1_sel_offset                          10
#define         Ac_vref1_rk1_sel_mask                            0x0001fc00
#define         ZQVREFPEN_offset                                 9
#define         ZQVREFPEN_mask                                   0x00000200
#define         ZQVREFIEN_offset                                 8
#define         ZQVREFIEN_mask                                   0x00000100
#define         ZQVREFISEL_offset                                0
#define         ZQVREFISEL_mask                                  0x0000003f
#define     VTCR0                            0x528
#define         tVREF_offset                                     29
#define         tVREF_mask                                       0xe0000000
#define         DVEN_offset                                      28
#define         DVEN_mask                                        0x10000000
#define         PDAEN_offset                                     27
#define         PDAEN_mask                                       0x08000000
#define         HVSS_offset                                      22
#define         HVSS_mask                                        0x03c00000
#define         DVSS_offset                                      18
#define         DVSS_mask                                        0x003c0000
#define         DVMAX_offset                                     12
#define         DVMAX_mask                                       0x0003f000
#define         DVMIN_offset                                     6
#define         DVMIN_mask                                       0x00000fc0
#define         DVINIT_offset                                    0
#define         DVINIT_mask                                      0x0000003f
#define     VTCR1                            0x52c
#define         HVMAX_offset                                     23
#define         HVMAX_mask                                       0x3f800000
#define         HVMIN_offset                                     16
#define         HVMIN_mask                                       0x007f0000
#define         VWCR_offset                                      12
#define         VWCR_mask                                        0x0000f000
#define         SHRNK_offset                                     9
#define         SHRNK_mask                                       0x00000600
#define         SHREN_offset                                     8
#define         SHREN_mask                                       0x00000100
#define         tVREFIO_offset                                   5
#define         tVREFIO_mask                                     0x000000e0
#define         EOFF_offset                                      3
#define         EOFF_mask                                        0x00000018
#define         ENUM_offset                                      2
#define         ENUM_mask                                        0x00000004
#define         HVEN_offset                                      1
#define         HVEN_mask                                        0x00000002
#define         HVIO_offset                                      0
#define         HVIO_mask                                        0x00000001
#define     ACBDLR0                          0x540
#define         CK3BD_offset                                     24
#define         CK3BD_mask                                       0x3f000000
#define         CK2BD_offset                                     16
#define         CK2BD_mask                                       0x003f0000
#define         CK1BD_offset                                     8
#define         CK1BD_mask                                       0x00003f00
#define         CK0BD_offset                                     0
#define         CK0BD_mask                                       0x0000003f
#define     ACBDLR1                          0x544
#define         PARBD_offset                                     24
#define         PARBD_mask                                       0x3f000000
#define         A16BD_offset                                     16
#define         A16BD_mask                                       0x003f0000
#define         A17BD_offset                                     8
#define         A17BD_mask                                       0x00003f00
#define         ACTBD_offset                                     0
#define         ACTBD_mask                                       0x0000003f
#define     ACBDLR2                          0x548
#define         BG1BD_offset                                     24
#define         BG1BD_mask                                       0x3f000000
#define         BG0BD_offset                                     16
#define         BG0BD_mask                                       0x003f0000
#define         BA1BD_offset                                     8
#define         BA1BD_mask                                       0x00003f00
#define         BA0BD_offset                                     0
#define         BA0BD_mask                                       0x0000003f
#define     ACBDLR3                          0x54c
#define         CS3BD_offset                                     24
#define         CS3BD_mask                                       0x3f000000
#define         CS2BD_offset                                     16
#define         CS2BD_mask                                       0x003f0000
#define         CS1BD_offset                                     8
#define         CS1BD_mask                                       0x00003f00
#define         CS0BD_offset                                     0
#define         CS0BD_mask                                       0x0000003f
#define     ACBDLR4                          0x550
#define         ODT3BD_offset                                    24
#define         ODT3BD_mask                                      0x3f000000
#define         ODT2BD_offset                                    16
#define         ODT2BD_mask                                      0x003f0000
#define         ODT1BD_offset                                    8
#define         ODT1BD_mask                                      0x00003f00
#define         ODT0BD_offset                                    0
#define         ODT0BD_mask                                      0x0000003f
#define     ACBDLR5                          0x554
#define         CKE3BD_offset                                    24
#define         CKE3BD_mask                                      0x3f000000
#define         CKE2BD_offset                                    16
#define         CKE2BD_mask                                      0x003f0000
#define         CKE1BD_offset                                    8
#define         CKE1BD_mask                                      0x00003f00
#define         CKE0BD_offset                                    0
#define         CKE0BD_mask                                      0x0000003f
#define     ACBDLR6                          0x558
#define         A03BD_offset                                     24
#define         A03BD_mask                                       0x3f000000
#define         A02BD_offset                                     16
#define         A02BD_mask                                       0x003f0000
#define         A01BD_offset                                     8
#define         A01BD_mask                                       0x00003f00
#define         A00BD_offset                                     0
#define         A00BD_mask                                       0x0000003f
#define     ACBDLR7                          0x55c
#define         A07BD_offset                                     24
#define         A07BD_mask                                       0x3f000000
#define         A06BD_offset                                     16
#define         A06BD_mask                                       0x003f0000
#define         A05BD_offset                                     8
#define         A05BD_mask                                       0x00003f00
#define         A04BD_offset                                     0
#define         A04BD_mask                                       0x0000003f
#define     ACBDLR8                          0x560
#define         A11BD_offset                                     24
#define         A11BD_mask                                       0x3f000000
#define         A10BD_offset                                     16
#define         A10BD_mask                                       0x003f0000
#define         A09BD_offset                                     8
#define         A09BD_mask                                       0x00003f00
#define         A08BD_offset                                     0
#define         A08BD_mask                                       0x0000003f
#define     ACBDLR9                          0x564
#define         A15BD_offset                                     24
#define         A15BD_mask                                       0x3f000000
#define         A14BD_offset                                     16
#define         A14BD_mask                                       0x003f0000
#define         A13BD_offset                                     8
#define         A13BD_mask                                       0x00003f00
#define         A12BD_offset                                     0
#define         A12BD_mask                                       0x0000003f
#define     ACBDLR10                         0x568
#define         CID2BD_offset                                    24
#define         CID2BD_mask                                      0x3f000000
#define         CID1BD_offset                                    16
#define         CID1BD_mask                                      0x003f0000
#define         CID0BD_offset                                    8
#define         CID0BD_mask                                      0x00003f00
#define     ACBDLR11                         0x56c
#define         CS7BD_offset                                     24
#define         CS7BD_mask                                       0x3f000000
#define         CS6BD_offset                                     16
#define         CS6BD_mask                                       0x003f0000
#define         CS5BD_offset                                     8
#define         CS5BD_mask                                       0x00003f00
#define         CS4BD_offset                                     0
#define         CS4BD_mask                                       0x0000003f
#define     ACBDLR12                         0x570
#define         CS11BD_offset                                    24
#define         CS11BD_mask                                      0x3f000000
#define         CS10BD_offset                                    16
#define         CS10BD_mask                                      0x003f0000
#define         CS9BD_offset                                     8
#define         CS9BD_mask                                       0x00003f00
#define         CS8BD_offset                                     0
#define         CS8BD_mask                                       0x0000003f
#define     ACBDLR13                         0x574
#define         ODT7BD_offset                                    24
#define         ODT7BD_mask                                      0x3f000000
#define         ODT6BD_offset                                    16
#define         ODT6BD_mask                                      0x003f0000
#define         ODT5BD_offset                                    8
#define         ODT5BD_mask                                      0x00003f00
#define         ODT4BD_offset                                    0
#define         ODT4BD_mask                                      0x0000003f
#define     ACBDLR14                         0x578
#define         CKE7BD_offset                                    24
#define         CKE7BD_mask                                      0x3f000000
#define         CKE6BD_offset                                    16
#define         CKE6BD_mask                                      0x003f0000
#define         CKE5BD_offset                                    8
#define         CKE5BD_mask                                      0x00003f00
#define         CKE4BD_offset                                    0
#define         CKE4BD_mask                                      0x0000003f
#define     ACLCDLR                          0x580
#define         ACD_offset                                       0
#define         ACD_mask                                         0x000001ff
#define     ACMDLR0                          0x5a0
#define         TPRD_offset                                      16
#define         TPRD_mask                                        0x01ff0000
#define         IPRD_offset                                      0
#define         IPRD_mask                                        0x000001ff
#define     ACMDLR1                          0x5a4
#define         MDLD_offset                                      0
#define         MDLD_mask                                        0x000001ff
#define     ZQCR                             0x680
#define         Cfg_zqncr_pu_drv_code_modify_offset              28
#define         Cfg_zqncr_pu_drv_code_modify_mask                0x70000000
#define         FORCE_ZCAL_VT_UPDATE_offset                      27
#define         FORCE_ZCAL_VT_UPDATE_mask                        0x08000000
#define         IODLMT_offset                                    17
#define         IODLMT_mask                                      0x01fe0000
#define         AVGEN_offset                                     16
#define         AVGEN_mask                                       0x00010000
#define         AVGMAX_offset                                    14
#define         AVGMAX_mask                                      0x0000c000
#define         ZCALT_offset                                     11
#define         ZCALT_mask                                       0x00003800
#define         PGWAIT_offset                                    8
#define         PGWAIT_mask                                      0x00000700
#define         Cfg_zqncr_pd_drv_code_modify_offset              3
#define         Cfg_zqncr_pd_drv_code_modify_mask                0x00000038
#define         ZQPD_offset                                      2
#define         ZQPD_mask                                        0x00000004
#define         TERM_OFF_offset                                  1
#define         TERM_OFF_mask                                    0x00000002
#define     ZQ0PR                            0x684
#define         DRV_ZDEN_offset                                  31
#define         DRV_ZDEN_mask                                    0x80000000
#define         ODT_ZDEN_offset                                  30
#define         ODT_ZDEN_mask                                    0x40000000
#define         ZSEGBYP_offset                                   29
#define         ZSEGBYP_mask                                     0x20000000
#define         PU_ODT_ONLY_offset                               28
#define         PU_ODT_ONLY_mask                                 0x10000000
#define         PD_DRV_ADJUST_offset                             22
#define         PD_DRV_ADJUST_mask                               0x00c00000
#define         PU_DRV_ADJUST_offset                             20
#define         PU_DRV_ADJUST_mask                               0x00300000
#define         ZPROG_PU_ODT_ONLY_offset                         16
#define         ZPROG_PU_ODT_ONLY_mask                           0x000f0000
#define         ZPROG_ASYM_DRV_PD_offset                         12
#define         ZPROG_ASYM_DRV_PD_mask                           0x0000f000
#define         ZPROG_ASYM_DRV_PU_offset                         8
#define         ZPROG_ASYM_DRV_PU_mask                           0x00000f00
#define     ZQ0DR                            0x688
#define         ZDATA_offset                                     0
#define         ZDATA_mask                                       0xffffffff
#define     ZQ0SR                            0x68c
#define         PD_DRV_SAT_offset                                11
#define         PD_DRV_SAT_mask                                  0x00000800
#define         PU_DRV_SAT_offset                                10
#define         PU_DRV_SAT_mask                                  0x00000400
#define         ZDONE_offset                                     9
#define         ZDONE_mask                                       0x00000200
#define         ZERR_offset                                      8
#define         ZERR_mask                                        0x00000100
#define         OPU_offset                                       6
#define         OPU_mask                                         0x000000c0
#define         OPD_offset                                       4
#define         OPD_mask                                         0x00000030
#define         ZPU_offset                                       2
#define         ZPU_mask                                         0x0000000c
#define         ZPD_offset                                       0
#define         ZPD_mask                                         0x00000003
#define     ZQ1PR                            0x694
#define     ZQ1DR                            0x698
#define     ZQ1SR                            0x69c
#define     ZQ2PR                            0x6a4
#define     ZQ2DR                            0x6a8
#define     ZQ2SR                            0x6ac
#define     ZQ3PR                            0x6b4
#define     ZQ3DR                            0x6b8
#define     ZQ3SR                            0x6bc
#define     DX0GCR0                          0x700
#define         CALBYP_offset                                    31
#define         CALBYP_mask                                      0x80000000
#define         DXnGCR0_MDLEN_offset                             30
#define         DXnGCR0_MDLEN_mask                               0x40000000
#define         OEAL_offset                                      27
#define         OEAL_mask                                        0x18000000
#define         TEAL_offset                                      24
#define         TEAL_mask                                        0x07000000
#define         RDDLY_offset                                     20
#define         RDDLY_mask                                       0x00f00000
#define         PLLBYP_offset                                    19
#define         PLLBYP_mask                                      0x00080000
#define         GSHIFT_offset                                    18
#define         GSHIFT_mask                                      0x00040000
#define         PLLPD_offset                                     17
#define         PLLPD_mask                                       0x00020000
#define         PLLRST_offset                                    16
#define         PLLRST_mask                                      0x00010000
#define         DQSNSEPDR_offset                                 13
#define         DQSNSEPDR_mask                                   0x00002000
#define         DQSSEPDR_offset                                  12
#define         DQSSEPDR_mask                                    0x00001000
#define         RTTOAL_offset                                    11
#define         RTTOAL_mask                                      0x00000800
#define         RTTOH_offset                                     9
#define         RTTOH_mask                                       0x00000600
#define         PDRAL_offset                                     6
#define         PDRAL_mask                                       0x000001c0
#define         DQSGPDR_offset                                   5
#define         DQSGPDR_mask                                     0x00000020
#define         DQSGODT_offset                                   3
#define         DQSGODT_mask                                     0x00000008
#define         DQSGOE_offset                                    2
#define         DQSGOE_mask                                      0x00000004
#define         DXEN_offset                                      0
#define         DXEN_mask                                        0x00000001
#define     DX0GCR1                          0x704
#define         DXPDRMODE_offset                                 16
#define         DXPDRMODE_mask                                   0xffff0000
#define         dfi_rd_vref_rnk_delay_offset                     12
#define         dfi_rd_vref_rnk_delay_mask                       0x0000f000
#define         dfi_rd_te_num_offset                             8
#define         dfi_rd_te_num_mask                               0x00000f00
#define         dfi_rd_pdr_num_offset                            4
#define         dfi_rd_pdr_num_mask                              0x000000f0
#define         dfi_rd_vref_rnk_num_offset                       0
#define         dfi_rd_vref_rnk_num_mask                         0x0000000f
#define     DX0GCR2                          0x708
#define         DXOEMODE_offset                                  16
#define         DXOEMODE_mask                                    0xffff0000
#define         DXTEMODE_offset                                  0
#define         DXTEMODE_mask                                    0x0000ffff
#define     DX0GCR3                          0x70c
#define         RDMBVT_offset                                    31
#define         RDMBVT_mask                                      0x80000000
#define         WDMBVT_offset                                    30
#define         WDMBVT_mask                                      0x40000000
#define         RDBVT_offset                                     29
#define         RDBVT_mask                                       0x20000000
#define         WDBVT_offset                                     28
#define         WDBVT_mask                                       0x10000000
#define         RGLVT_offset                                     27
#define         RGLVT_mask                                       0x08000000
#define         RDLVT_offset                                     26
#define         RDLVT_mask                                       0x04000000
#define         WDLVT_offset                                     25
#define         WDLVT_mask                                       0x02000000
#define         WLLVT_offset                                     24
#define         WLLVT_mask                                       0x01000000
#define         RGSLVT_offset                                    23
#define         RGSLVT_mask                                      0x00800000
#define         RDSBVT_offset                                    22
#define         RDSBVT_mask                                      0x00400000
#define         WDSBVT_offset                                    21
#define         WDSBVT_mask                                      0x00200000
#define         TEBVT_offset                                     20
#define         TEBVT_mask                                       0x00100000
#define         PDRBVT_offset                                    19
#define         PDRBVT_mask                                      0x00080000
#define         OEBVT_offset                                     18
#define         OEBVT_mask                                       0x00040000
#define         DMOEMODE_offset                                  14
#define         DMOEMODE_mask                                    0x0000c000
#define         DMTEMODE_offset                                  12
#define         DMTEMODE_mask                                    0x00003000
#define         DMPDRMODE_offset                                 10
#define         DMPDRMODE_mask                                   0x00000c00
#define         vref_rnk_byp_offset                              8
#define         vref_rnk_byp_mask                                0x00000100
#define         DSOEMODE_offset                                  6
#define         DSOEMODE_mask                                    0x000000c0
#define         DSTEMODE_offset                                  4
#define         DSTEMODE_mask                                    0x00000030
#define         DSPDRMODE_offset                                 2
#define         DSPDRMODE_mask                                   0x0000000c
#define         te_rtt_adj_byp_offset                            1
#define         te_rtt_adj_byp_mask                              0x00000002
#define         pdr_rtt_adj_byp_offset                           0
#define         pdr_rtt_adj_byp_mask                             0x00000001
#define     DX0GCR4                          0x710
#define         DXREFIOM_offset                                  29
#define         DXREFIOM_mask                                    0xe0000000
#define         DXREFPEN_offset                                  28
#define         DXREFPEN_mask                                    0x10000000
#define         DXREFEEN_offset                                  26
#define         DXREFEEN_mask                                    0x0c000000
#define         DXREFSEN_offset                                  25
#define         DXREFSEN_mask                                    0x02000000
#define         DXREFESEL_offset                                 16
#define         DXREFESEL_mask                                   0x003f0000
#define         DXREFSSEL_offset                                 8
#define         DXREFSSEL_mask                                   0x00003f00
#define         DXREFIEN_offset                                  2
#define         DXREFIEN_mask                                    0x0000003c
#define         DXREFIMON_offset                                 0
#define         DXREFIMON_mask                                   0x00000003
#define     DX0GCR5                          0x714
#define         DXREFISELR3_offset                               24
#define         DXREFISELR3_mask                                 0x7f000000
#define         DXREFISELR2_offset                               16
#define         DXREFISELR2_mask                                 0x007f0000
#define         DXREFISELR1_offset                               8
#define         DXREFISELR1_mask                                 0x00007f00
#define         DXREFISELR0_offset                               0
#define         DXREFISELR0_mask                                 0x0000007f
#define     DX0GCR6                          0x718
#define         DXDQVREFR3_offset                                24
#define         DXDQVREFR3_mask                                  0x3f000000
#define         DXDQVREFR2_offset                                16
#define         DXDQVREFR2_mask                                  0x003f0000
#define         DXDQVREFR1_offset                                8
#define         DXDQVREFR1_mask                                  0x00003f00
#define         DXDQVREFR0_offset                                0
#define         DXDQVREFR0_mask                                  0x0000003f
#define     DX0GCR7                          0x71c
#define         X4RDDLY_offset                                   26
#define         X4RDDLY_mask                                     0x3c000000
#define         X4RTTOAL_offset                                  25
#define         X4RTTOAL_mask                                    0x02000000
#define         X4RTTOH_offset                                   23
#define         X4RTTOH_mask                                     0x01800000
#define         X4DQSNSEPDR_offset                               22
#define         X4DQSNSEPDR_mask                                 0x00400000
#define         X4DQSSEPDR_offset                                21
#define         X4DQSSEPDR_mask                                  0x00200000
#define         X4DQSGPDR_offset                                 19
#define         X4DQSGPDR_mask                                   0x00080000
#define         X4DQSGODT_offset                                 17
#define         X4DQSGODT_mask                                   0x00020000
#define         X4DQSGOE_offset                                  16
#define         X4DQSGOE_mask                                    0x00010000
#define         X4DXOEMODE_offset                                14
#define         X4DXOEMODE_mask                                  0x0000c000
#define         X4DXTEMODE_offset                                12
#define         X4DXTEMODE_mask                                  0x00003000
#define         X4DXPDRMODE_offset                               10
#define         X4DXPDRMODE_mask                                 0x00000c00
#define         X4DSOEMODE_offset                                6
#define         X4DSOEMODE_mask                                  0x000000c0
#define         X4DSTEMODE_offset                                4
#define         X4DSTEMODE_mask                                  0x00000030
#define         X4DSPDRMODE_offset                               2
#define         X4DSPDRMODE_mask                                 0x0000000c
#define     DX0GCR8                          0x720
#define         cmdadj_bypass_set_offset                         24
#define         cmdadj_bypass_set_mask                           0x3f000000
#define         te_bypass_set_offset                             16
#define         te_bypass_set_mask                               0x00ff0000
#define         pdr_bypass_set_offset                            8
#define         pdr_bypass_set_mask                              0x0000ff00
#define         vref_bypass_set_offset                           0
#define         vref_bypass_set_mask                             0x000000ff
#define     DX0GCR9                          0x724
#define         te_rtt_alat_slave_offset                         11
#define         te_rtt_alat_slave_mask                           0x00001800
#define         te_rtt_alat_offset                               8
#define         te_rtt_alat_mask                                 0x00000700
#define         pdr_rtt_alat_slave_offset                        6
#define         pdr_rtt_alat_slave_mask                          0x000000c0
#define         pdr_rtt_alat_offset                              3
#define         pdr_rtt_alat_mask                                0x00000038
#define         pdr_rtt_off_late_offset                          2
#define         pdr_rtt_off_late_mask                            0x00000004
#define         pdr_rtt_off_hold_offset                          0
#define         pdr_rtt_off_hold_mask                            0x00000003
#define     DX0BDLR0                         0x740
#define         DQ3WBD_offset                                    24
#define         DQ3WBD_mask                                      0x3f000000
#define         DQ2WBD_offset                                    16
#define         DQ2WBD_mask                                      0x003f0000
#define         DQ1WBD_offset                                    8
#define         DQ1WBD_mask                                      0x00003f00
#define         DQ0WBD_offset                                    0
#define         DQ0WBD_mask                                      0x0000003f
#define     DX0BDLR1                         0x744
#define         DQ7WBD_offset                                    24
#define         DQ7WBD_mask                                      0x3f000000
#define         DQ6WBD_offset                                    16
#define         DQ6WBD_mask                                      0x003f0000
#define         DQ5WBD_offset                                    8
#define         DQ5WBD_mask                                      0x00003f00
#define         DQ4WBD_offset                                    0
#define         DQ4WBD_mask                                      0x0000003f
#define     DX0BDLR2                         0x748
#define         DSOEBD_offset                                    16
#define         DSOEBD_mask                                      0x003f0000
#define         DSWBD_offset                                     8
#define         DSWBD_mask                                       0x00003f00
#define         DMWBD_offset                                     0
#define         DMWBD_mask                                       0x0000003f
#define     DX0BDLR3                         0x750
#define         DQ3RBD_offset                                    24
#define         DQ3RBD_mask                                      0x3f000000
#define         DQ2RBD_offset                                    16
#define         DQ2RBD_mask                                      0x003f0000
#define         DQ1RBD_offset                                    8
#define         DQ1RBD_mask                                      0x00003f00
#define         DQ0RBD_offset                                    0
#define         DQ0RBD_mask                                      0x0000003f
#define     DX0BDLR4                         0x754
#define         DQ7RBD_offset                                    24
#define         DQ7RBD_mask                                      0x3f000000
#define         DQ6RBD_offset                                    16
#define         DQ6RBD_mask                                      0x003f0000
#define         DQ5RBD_offset                                    8
#define         DQ5RBD_mask                                      0x00003f00
#define         DQ4RBD_offset                                    0
#define         DQ4RBD_mask                                      0x0000003f
#define     DX0BDLR5                         0x758
#define         DSNRBD_offset                                    16
#define         DSNRBD_mask                                      0x003f0000
#define         DSRBD_offset                                     8
#define         DSRBD_mask                                       0x00003f00
#define         DMRBD_offset                                     0
#define         DMRBD_mask                                       0x0000003f
#define     DX0BDLR6                         0x760
#define         TERBD_offset                                     16
#define         TERBD_mask                                       0x003f0000
#define         PDRBD_offset                                     8
#define         PDRBD_mask                                       0x00003f00
#define     DX0BDLR7                         0x764
#define         X4DSOEBD_offset                                  16
#define         X4DSOEBD_mask                                    0x003f0000
#define         X4DSWBD_offset                                   8
#define         X4DSWBD_mask                                     0x00003f00
#define         X4DMWBD_offset                                   0
#define         X4DMWBD_mask                                     0x0000003f
#define     DX0BDLR8                         0x768
#define         X4DSNRBD_offset                                  16
#define         X4DSNRBD_mask                                    0x003f0000
#define         X4DSRBD_offset                                   8
#define         X4DSRBD_mask                                     0x00003f00
#define         X4DMRBD_offset                                   0
#define         X4DMRBD_mask                                     0x0000003f
#define     DX0BDLR9                         0x76c
#define         X4TERBD_offset                                   16
#define         X4TERBD_mask                                     0x003f0000
#define         X4PDRBD_offset                                   8
#define         X4PDRBD_mask                                     0x00003f00
#define     DX0LCDLR0                        0x780
#define         X4WLD_offset                                     16
#define         X4WLD_mask                                       0x01ff0000
#define         WLD_offset                                       0
#define         WLD_mask                                         0x000001ff
#define     DX0LCDLR1                        0x784
#define         X4WDQD_offset                                    16
#define         X4WDQD_mask                                      0x01ff0000
#define         WDQD_offset                                      0
#define         WDQD_mask                                        0x000001ff
#define     DX0LCDLR2                        0x788
#define         X4DQSGD_offset                                   16
#define         X4DQSGD_mask                                     0x01ff0000
#define         DQSGD_offset                                     0
#define         DQSGD_mask                                       0x000001ff
#define     DX0LCDLR3                        0x78c
#define         X4RDQSD_offset                                   16
#define         X4RDQSD_mask                                     0x01ff0000
#define         RDQSD_offset                                     0
#define         RDQSD_mask                                       0x000001ff
#define     DX0LCDLR4                        0x790
#define         X4RDQSND_offset                                  16
#define         X4RDQSND_mask                                    0x01ff0000
#define         RDQSND_offset                                    0
#define         RDQSND_mask                                      0x000001ff
#define     DX0LCDLR5                        0x794
#define         X4DQSGSD_offset                                  16
#define         X4DQSGSD_mask                                    0x01ff0000
#define         DQSGSD_offset                                    0
#define         DQSGSD_mask                                      0x000001ff
#define     DX0MDLR0                         0x7a0
#define     DX0MDLR1                         0x7a4
#define     DX0GTR0                          0x7c0
#define         X4WLSL_offset                                    20
#define         X4WLSL_mask                                      0x00f00000
#define         WLSL_offset                                      16
#define         WLSL_mask                                        0x000f0000
#define         X4DGSL_offset                                    8
#define         X4DGSL_mask                                      0x00001f00
#define         DGSL_offset                                      0
#define         DGSL_mask                                        0x0000001f
#define     DX0RSR0                          0x7d0
#define         X4QSGERR_offset                                  16
#define         X4QSGERR_mask                                    0xffff0000
#define         DXnRSR0_QSGERR_offset                            0
#define         DXnRSR0_QSGERR_mask                              0x0000ffff
#define     DX0RSR1                          0x7d4
#define         X4RDLVLERR_offset                                16
#define         X4RDLVLERR_mask                                  0xffff0000
#define         RDLVLERR_offset                                  0
#define         RDLVLERR_mask                                    0x0000ffff
#define     DX0RSR2                          0x7d8
#define         X4WLAWN_offset                                   16
#define         X4WLAWN_mask                                     0xffff0000
#define         WLAWN_offset                                     0
#define         WLAWN_mask                                       0x0000ffff
#define     DX0RSR3                          0x7dc
#define         X4WLAERR_offset                                  16
#define         X4WLAERR_mask                                    0xffff0000
#define         DXnRSR3_WLAERR_offset                            0
#define         DXnRSR3_WLAERR_mask                              0x0000ffff
#define     DX0GSR0                          0x7e0
#define         WLDQ_offset                                      30
#define         WLDQ_mask                                        0x40000000
#define         WLWN_offset                                      26
#define         WLWN_mask                                        0x04000000
#define         GDQSPRD_offset                                   17
#define         GDQSPRD_mask                                     0x03fe0000
#define         DPLOCK_offset                                    16
#define         DPLOCK_mask                                      0x00010000
#define         WLPRD_offset                                     7
#define         WLPRD_mask                                       0x0000ff80
#define         DXnGSR0_WLERR_offset                             6
#define         DXnGSR0_WLERR_mask                               0x00000040
#define         WLCAL_offset                                     4
#define         WLCAL_mask                                       0x00000010
#define         GDQSCAL_offset                                   3
#define         GDQSCAL_mask                                     0x00000008
#define         RDQSNCAL_offset                                  2
#define         RDQSNCAL_mask                                    0x00000004
#define         RDQSCAL_offset                                   1
#define         RDQSCAL_mask                                     0x00000002
#define         WDQCAL_offset                                    0
#define         WDQCAL_mask                                      0x00000001
#define     DX0GSR1                          0x7e4
#define         DQS_CNT_offset                                   25
#define         DQS_CNT_mask                                     0x06000000
#define     DX0GSR2                          0x7e8
#define         GSDQSPRD_offset                                  23
#define         GSDQSPRD_mask                                    0xff800000
#define         GSDQSCAL_offset                                  22
#define         GSDQSCAL_mask                                    0x00400000
#define         DXnGSR2_SRDERR_offset                            20
#define         DXnGSR2_SRDERR_mask                              0x00100000
#define         DBDQ_offset                                      12
#define         DBDQ_mask                                        0x000ff000
#define         DXnGSR2_ESTAT_offset                             8
#define         DXnGSR2_ESTAT_mask                               0x00000f00
#define         WEWN_offset                                      7
#define         WEWN_mask                                        0x00000080
#define         DXnGSR2_WEERR_offset                             6
#define         DXnGSR2_WEERR_mask                               0x00000040
#define         REWN_offset                                      5
#define         REWN_mask                                        0x00000020
#define         DXnGSR2_REERR_offset                             4
#define         DXnGSR2_REERR_mask                               0x00000010
#define         WDWN_offset                                      3
#define         WDWN_mask                                        0x00000008
#define         DXnGSR2_WDERR_offset                             2
#define         DXnGSR2_WDERR_mask                               0x00000004
#define         RDWN_offset                                      1
#define         RDWN_mask                                        0x00000002
#define         DXnGSR2_RDERR_offset                             0
#define         DXnGSR2_RDERR_mask                               0x00000001
#define     DX0GSR3                          0x7ec
#define         DXnGSR3_ESTAT_offset                             24
#define         DXnGSR3_ESTAT_mask                               0x07000000
#define         DVWRN_offset                                     20
#define         DVWRN_mask                                       0x00f00000
#define         DVERR_offset                                     16
#define         DVERR_mask                                       0x000f0000
#define         HVWRN_offset                                     12
#define         HVWRN_mask                                       0x0000f000
#define         HVERR_offset                                     8
#define         HVERR_mask                                       0x00000f00
#define         SRDPC_offset                                     0
#define         SRDPC_mask                                       0x00000003
#define     DX0GSR4                          0x7f0
#define         X4WLDQ_offset                                    30
#define         X4WLDQ_mask                                      0x40000000
#define         X4WLWN_offset                                    26
#define         X4WLWN_mask                                      0x04000000
#define         X4GDQSPRD_offset                                 17
#define         X4GDQSPRD_mask                                   0x03fe0000
#define         X4DPLOCK_offset                                  16
#define         X4DPLOCK_mask                                    0x00010000
#define         X4WLPRD_offset                                   7
#define         X4WLPRD_mask                                     0x0000ff80
#define         X4WLERR_offset                                   6
#define         X4WLERR_mask                                     0x00000040
#define         X4WLDONE_offset                                  5
#define         X4WLDONE_mask                                    0x00000020
#define         X4WLCAL_offset                                   4
#define         X4WLCAL_mask                                     0x00000010
#define         X4GDQSCAL_offset                                 3
#define         X4GDQSCAL_mask                                   0x00000008
#define         X4RDQSNCAL_offset                                2
#define         X4RDQSNCAL_mask                                  0x00000004
#define         X4RDQSCAL_offset                                 1
#define         X4RDQSCAL_mask                                   0x00000002
#define         X4WDQCAL_offset                                  0
#define         X4WDQCAL_mask                                    0x00000001
#define     DX0GSR5                          0x7f4
#define         X4GSDQSPRD_offset                                23
#define         X4GSDQSPRD_mask                                  0xff800000
#define         X4GSDQSCAL_offset                                22
#define         X4GSDQSCAL_mask                                  0x00400000
#define         X4SRDERR_offset                                  20
#define         X4SRDERR_mask                                    0x00100000
#define         X4ESTAT_offset                                   8
#define         X4ESTAT_mask                                     0x00000f00
#define         X4WEWN_offset                                    7
#define         X4WEWN_mask                                      0x00000080
#define         X4WEERR_offset                                   6
#define         X4WEERR_mask                                     0x00000040
#define         X4REWN_offset                                    5
#define         X4REWN_mask                                      0x00000020
#define         X4REERR_offset                                   4
#define         X4REERR_mask                                     0x00000010
#define         X4WDWN_offset                                    3
#define         X4WDWN_mask                                      0x00000008
#define         X4WDERR_offset                                   2
#define         X4WDERR_mask                                     0x00000004
#define         X4RDWN_offset                                    1
#define         X4RDWN_mask                                      0x00000002
#define         X4RDERR_offset                                   0
#define         X4RDERR_mask                                     0x00000001
#define     DX0GSR6                          0x7f8
#define         X4DVWRN_offset                                   20
#define         X4DVWRN_mask                                     0x00f00000
#define         X4DVERR_offset                                   16
#define         X4DVERR_mask                                     0x000f0000
#define         X4HVWRN_offset                                   12
#define         X4HVWRN_mask                                     0x0000f000
#define         X4HVERR_offset                                   8
#define         X4HVERR_mask                                     0x00000f00
#define         X4SRDPC_offset                                   2
#define         X4SRDPC_mask                                     0x0000000c
#define     DX1GCR0                          0x800
#define     DX1GCR1                          0x804
#define     DX1GCR2                          0x808
#define     DX1GCR3                          0x80c
#define     DX1GCR4                          0x810
#define     DX1GCR5                          0x814
#define     DX1GCR6                          0x818
#define     DX1GCR7                          0x81c
#define     DX1GCR8                          0x820
#define     DX1GCR9                          0x824
#define     DX1BDLR0                         0x840
#define     DX1BDLR1                         0x844
#define     DX1BDLR2                         0x848
#define     DX1BDLR3                         0x850
#define     DX1BDLR4                         0x854
#define     DX1BDLR5                         0x858
#define     DX1BDLR6                         0x860
#define     DX1BDLR7                         0x864
#define     DX1BDLR8                         0x868
#define     DX1BDLR9                         0x86c
#define     DX1LCDLR0                        0x880
#define     DX1LCDLR1                        0x884
#define     DX1LCDLR2                        0x888
#define     DX1LCDLR3                        0x88c
#define     DX1LCDLR4                        0x890
#define     DX1LCDLR5                        0x894
#define     DX1MDLR0                         0x8a0
#define     DX1MDLR1                         0x8a4
#define     DX1GTR0                          0x8c0
#define     DX1RSR0                          0x8d0
#define     DX1RSR1                          0x8d4
#define     DX1RSR2                          0x8d8
#define     DX1RSR3                          0x8dc
#define     DX1GSR0                          0x8e0
#define     DX1GSR1                          0x8e4
#define     DX1GSR2                          0x8e8
#define     DX1GSR3                          0x8ec
#define     DX1GSR4                          0x8f0
#define     DX1GSR5                          0x8f4
#define     DX1GSR6                          0x8f8
#define     DX2GCR0                          0x900
#define     DX2GCR1                          0x904
#define     DX2GCR2                          0x908
#define     DX2GCR3                          0x90c
#define     DX2GCR4                          0x910
#define     DX2GCR5                          0x914
#define     DX2GCR6                          0x918
#define     DX2GCR7                          0x91c
#define     DX2GCR8                          0x920
#define     DX2GCR9                          0x924
#define     DX2BDLR0                         0x940
#define     DX2BDLR1                         0x944
#define     DX2BDLR2                         0x948
#define     DX2BDLR3                         0x950
#define     DX2BDLR4                         0x954
#define     DX2BDLR5                         0x958
#define     DX2BDLR6                         0x960
#define     DX2BDLR7                         0x964
#define     DX2BDLR8                         0x968
#define     DX2BDLR9                         0x96c
#define     DX2LCDLR0                        0x980
#define     DX2LCDLR1                        0x984
#define     DX2LCDLR2                        0x988
#define     DX2LCDLR3                        0x98c
#define     DX2LCDLR4                        0x990
#define     DX2LCDLR5                        0x994
#define     DX2MDLR0                         0x9a0
#define     DX2MDLR1                         0x9a4
#define     DX2GTR0                          0x9c0
#define     DX2RSR0                          0x9d0
#define     DX2RSR1                          0x9d4
#define     DX2RSR2                          0x9d8
#define     DX2RSR3                          0x9dc
#define     DX2GSR0                          0x9e0
#define     DX2GSR1                          0x9e4
#define     DX2GSR2                          0x9e8
#define     DX2GSR3                          0x9ec
#define     DX2GSR4                          0x9f0
#define     DX2GSR5                          0x9f4
#define     DX2GSR6                          0x9f8
#define     DX3GCR0                          0xa00
#define     DX3GCR1                          0xa04
#define     DX3GCR2                          0xa08
#define     DX3GCR3                          0xa0c
#define     DX3GCR4                          0xa10
#define     DX3GCR5                          0xa14
#define     DX3GCR6                          0xa18
#define     DX3GCR7                          0xa1c
#define     DX3GCR8                          0xa20
#define     DX3GCR9                          0xa24
#define     DX3BDLR0                         0xa40
#define     DX3BDLR1                         0xa44
#define     DX3BDLR2                         0xa48
#define     DX3BDLR3                         0xa50
#define     DX3BDLR4                         0xa54
#define     DX3BDLR5                         0xa58
#define     DX3BDLR6                         0xa60
#define     DX3BDLR7                         0xa64
#define     DX3BDLR8                         0xa68
#define     DX3BDLR9                         0xa6c
#define     DX3LCDLR0                        0xa80
#define     DX3LCDLR1                        0xa84
#define     DX3LCDLR2                        0xa88
#define     DX3LCDLR3                        0xa8c
#define     DX3LCDLR4                        0xa90
#define     DX3LCDLR5                        0xa94
#define     DX3MDLR0                         0xaa0
#define     DX3MDLR1                         0xaa4
#define     DX3GTR0                          0xac0
#define     DX3RSR0                          0xad0
#define     DX3RSR1                          0xad4
#define     DX3RSR2                          0xad8
#define     DX3RSR3                          0xadc
#define     DX3GSR0                          0xae0
#define     DX3GSR1                          0xae4
#define     DX3GSR2                          0xae8
#define     DX3GSR3                          0xaec
#define     DX3GSR4                          0xaf0
#define     DX3GSR5                          0xaf4
#define     DX3GSR6                          0xaf8
#define     DX4GCR0                          0xb00
#define     DX4GCR1                          0xb04
#define     DX4GCR2                          0xb08
#define     DX4GCR3                          0xb0c
#define     DX4GCR4                          0xb10
#define     DX4GCR5                          0xb14
#define     DX4GCR6                          0xb18
#define     DX4GCR7                          0xb1c
#define     DX4GCR8                          0xb20
#define     DX4GCR9                          0xb24
#define     DX4BDLR0                         0xb40
#define     DX4BDLR1                         0xb44
#define     DX4BDLR2                         0xb48
#define     DX4BDLR3                         0xb50
#define     DX4BDLR4                         0xb54
#define     DX4BDLR5                         0xb58
#define     DX4BDLR6                         0xb60
#define     DX4BDLR7                         0xb64
#define     DX4BDLR8                         0xb68
#define     DX4BDLR9                         0xb6c
#define     DX4LCDLR0                        0xb80
#define     DX4LCDLR1                        0xb84
#define     DX4LCDLR2                        0xb88
#define     DX4LCDLR3                        0xb8c
#define     DX4LCDLR4                        0xb90
#define     DX4LCDLR5                        0xb94
#define     DX4MDLR0                         0xba0
#define     DX4MDLR1                         0xba4
#define     DX4GTR0                          0xbc0
#define     DX4RSR0                          0xbd0
#define     DX4RSR1                          0xbd4
#define     DX4RSR2                          0xbd8
#define     DX4RSR3                          0xbdc
#define     DX4GSR0                          0xbe0
#define     DX4GSR1                          0xbe4
#define     DX4GSR2                          0xbe8
#define     DX4GSR3                          0xbec
#define     DX4GSR4                          0xbf0
#define     DX4GSR5                          0xbf4
#define     DX4GSR6                          0xbf8
#define     DX5GCR0                          0xc00
#define     DX5GCR1                          0xc04
#define     DX5GCR2                          0xc08
#define     DX5GCR3                          0xc0c
#define     DX5GCR4                          0xc10
#define     DX5GCR5                          0xc14
#define     DX5GCR6                          0xc18
#define     DX5GCR7                          0xc1c
#define     DX5GCR8                          0xc20
#define     DX5GCR9                          0xc24
#define     DX5BDLR0                         0xc40
#define     DX5BDLR1                         0xc44
#define     DX5BDLR2                         0xc48
#define     DX5BDLR3                         0xc50
#define     DX5BDLR4                         0xc54
#define     DX5BDLR5                         0xc58
#define     DX5BDLR6                         0xc60
#define     DX5BDLR7                         0xc64
#define     DX5BDLR8                         0xc68
#define     DX5BDLR9                         0xc6c
#define     DX5LCDLR0                        0xc80
#define     DX5LCDLR1                        0xc84
#define     DX5LCDLR2                        0xc88
#define     DX5LCDLR3                        0xc8c
#define     DX5LCDLR4                        0xc90
#define     DX5LCDLR5                        0xc94
#define     DX5MDLR0                         0xca0
#define     DX5MDLR1                         0xca4
#define     DX5GTR0                          0xcc0
#define     DX5RSR0                          0xcd0
#define     DX5RSR1                          0xcd4
#define     DX5RSR2                          0xcd8
#define     DX5RSR3                          0xcdc
#define     DX5GSR0                          0xce0
#define     DX5GSR1                          0xce4
#define     DX5GSR2                          0xce8
#define     DX5GSR3                          0xcec
#define     DX5GSR4                          0xcf0
#define     DX5GSR5                          0xcf4
#define     DX5GSR6                          0xcf8
#define     DX6GCR0                          0xd00
#define     DX6GCR1                          0xd04
#define     DX6GCR2                          0xd08
#define     DX6GCR3                          0xd0c
#define     DX6GCR4                          0xd10
#define     DX6GCR5                          0xd14
#define     DX6GCR6                          0xd18
#define     DX6GCR7                          0xd1c
#define     DX6GCR8                          0xd20
#define     DX6GCR9                          0xd24
#define     DX6BDLR0                         0xd40
#define     DX6BDLR1                         0xd44
#define     DX6BDLR2                         0xd48
#define     DX6BDLR3                         0xd50
#define     DX6BDLR4                         0xd54
#define     DX6BDLR5                         0xd58
#define     DX6BDLR6                         0xd60
#define     DX6BDLR7                         0xd64
#define     DX6BDLR8                         0xd68
#define     DX6BDLR9                         0xd6c
#define     DX6LCDLR0                        0xd80
#define     DX6LCDLR1                        0xd84
#define     DX6LCDLR2                        0xd88
#define     DX6LCDLR3                        0xd8c
#define     DX6LCDLR4                        0xd90
#define     DX6LCDLR5                        0xd94
#define     DX6MDLR0                         0xda0
#define     DX6MDLR1                         0xda4
#define     DX6GTR0                          0xdc0
#define     DX6RSR0                          0xdd0
#define     DX6RSR1                          0xdd4
#define     DX6RSR2                          0xdd8
#define     DX6RSR3                          0xddc
#define     DX6GSR0                          0xde0
#define     DX6GSR1                          0xde4
#define     DX6GSR2                          0xde8
#define     DX6GSR3                          0xdec
#define     DX6GSR4                          0xdf0
#define     DX6GSR5                          0xdf4
#define     DX6GSR6                          0xdf8
#define     DX7GCR0                          0xe00
#define     DX7GCR1                          0xe04
#define     DX7GCR2                          0xe08
#define     DX7GCR3                          0xe0c
#define     DX7GCR4                          0xe10
#define     DX7GCR5                          0xe14
#define     DX7GCR6                          0xe18
#define     DX7GCR7                          0xe1c
#define     DX7GCR8                          0xe20
#define     DX7GCR9                          0xe24
#define     DX7BDLR0                         0xe40
#define     DX7BDLR1                         0xe44
#define     DX7BDLR2                         0xe48
#define     DX7BDLR3                         0xe50
#define     DX7BDLR4                         0xe54
#define     DX7BDLR5                         0xe58
#define     DX7BDLR6                         0xe60
#define     DX7BDLR7                         0xe64
#define     DX7BDLR8                         0xe68
#define     DX7BDLR9                         0xe6c
#define     DX7LCDLR0                        0xe80
#define     DX7LCDLR1                        0xe84
#define     DX7LCDLR2                        0xe88
#define     DX7LCDLR3                        0xe8c
#define     DX7LCDLR4                        0xe90
#define     DX7LCDLR5                        0xe94
#define     DX7MDLR0                         0xea0
#define     DX7MDLR1                         0xea4
#define     DX7GTR0                          0xec0
#define     DX7RSR0                          0xed0
#define     DX7RSR1                          0xed4
#define     DX7RSR2                          0xed8
#define     DX7RSR3                          0xedc
#define     DX7GSR0                          0xee0
#define     DX7GSR1                          0xee4
#define     DX7GSR2                          0xee8
#define     DX7GSR3                          0xeec
#define     DX7GSR4                          0xef0
#define     DX7GSR5                          0xef4
#define     DX7GSR6                          0xef8
#define     DX8GCR0                          0xf00
#define     DX8GCR1                          0xf04
#define     DX8GCR2                          0xf08
#define     DX8GCR3                          0xf0c
#define     DX8GCR4                          0xf10
#define     DX8GCR5                          0xf14
#define     DX8GCR6                          0xf18
#define     DX8GCR7                          0xf1c
#define     DX8GCR8                          0xf20
#define     DX8GCR9                          0xf24
#define     DX8BDLR0                         0xf40
#define     DX8BDLR1                         0xf44
#define     DX8BDLR2                         0xf48
#define     DX8BDLR3                         0xf50
#define     DX8BDLR4                         0xf54
#define     DX8BDLR5                         0xf58
#define     DX8BDLR6                         0xf60
#define     DX8BDLR7                         0xf64
#define     DX8BDLR8                         0xf68
#define     DX8BDLR9                         0xf6c
#define     DX8LCDLR0                        0xf80
#define     DX8LCDLR1                        0xf84
#define     DX8LCDLR2                        0xf88
#define     DX8LCDLR3                        0xf8c
#define     DX8LCDLR4                        0xf90
#define     DX8LCDLR5                        0xf94
#define     DX8MDLR0                         0xfa0
#define     DX8MDLR1                         0xfa4
#define     DX8GTR0                          0xfc0
#define     DX8RSR0                          0xfd0
#define     DX8RSR1                          0xfd4
#define     DX8RSR2                          0xfd8
#define     DX8RSR3                          0xfdc
#define     DX8GSR0                          0xfe0
#define     DX8GSR1                          0xfe4
#define     DX8GSR2                          0xfe8
#define     DX8GSR3                          0xfec
#define     DX8GSR4                          0xff0
#define     DX8GSR5                          0xff4
#define     DX8GSR6                          0xff8
#define     BISTPRBS_SEED                    0x5c0
#define         BISTPRBS_SEED_offset                             0
#define         BISTPRBS_SEED_mask                               0xffffffff
#define     BISTPRBS_MAX_BIT                 0x5c4
#define         postamble_delay_offset                           8
#define         postamble_delay_mask                             0x00000300
#define         BISTPRBS_MARK_RATIO_offset                       5
#define         BISTPRBS_MARK_RATIO_mask                         0x000000e0
#define         BISTPRBS_MAX_BIT_offset                          0
#define         BISTPRBS_MAX_BIT_mask                            0x0000001f
#define     BISTPRBS_POLY0                   0x5c8
#define         BISTPRBS_POLY0_offset                            0
#define         BISTPRBS_POLY0_mask                              0xffffffff
#define     BISTPRBS_POLY1                   0x5cc
#define         BISTPRBS_POLY1_offset                            0
#define         BISTPRBS_POLY1_mask                              0xffffffff
#define     BISTPRBS_POLY2                   0x5d0
#define         BISTPRBS_POLY2_offset                            0
#define         BISTPRBS_POLY2_mask                              0xffffffff
#define     BISTPRBS_POLY3                   0x5d4
#define         BISTPRBS_POLY3_offset                            0
#define         BISTPRBS_POLY3_mask                              0xffffffff
#define     BISTPRBS_POLY4                   0x5d8
#define         BISTPRBS_POLY4_offset                            0
#define         BISTPRBS_POLY4_mask                              0xffffffff
#define     BISTPRBS_POLY5                   0x5dc
#define         BISTPRBS_POLY5_offset                            0
#define         BISTPRBS_POLY5_mask                              0xffffffff
#define     BISTPRBS_POLY6                   0x5e0
#define         BISTPRBS_POLY6_offset                            0
#define         BISTPRBS_POLY6_mask                              0xffffffff
#define     BISTPRBS_POLY7                   0x5e4
#define         BISTPRBS_POLY7_offset                            0
#define         BISTPRBS_POLY7_mask                              0xffffffff
#define     BISTPRBS_POLY8                   0x5e8
#define         BISTPRBS_POLY8_offset                            0
#define         BISTPRBS_POLY8_mask                              0xffffffff
#define     BISTPRBS_POLY9                   0x5ec
#define         BISTPRBS_POLY9_offset                            0
#define         BISTPRBS_POLY9_mask                              0xffffffff
#define     BISTPRBS_POLY10                  0x5f0
#define         BISTPRBS_POLY10_offset                           0
#define         BISTPRBS_POLY10_mask                             0xffffffff
#define     BISTPRBS_POLY11                  0x5f4
#define         BISTPRBS_POLY11_offset                           0
#define         BISTPRBS_POLY11_mask                             0xffffffff
#define     BISTPRBS_POLY12                  0x5f8
#define         BISTPRBS_POLY12_offset                           0
#define         BISTPRBS_POLY12_mask                             0xffffffff
#define     BISTPRBS_POLY13                  0x5fc
#define         BISTPRBS_POLY13_offset                           0
#define         BISTPRBS_POLY13_mask                             0xffffffff
#define     BISTPRBS_POLY14                  0x600
#define         BISTPRBS_POLY14_offset                           0
#define         BISTPRBS_POLY14_mask                             0xffffffff
#define     BISTPRBS_POLY15                  0x604
#define         BISTPRBS_POLY15_offset                           0
#define         BISTPRBS_POLY15_mask                             0xffffffff
#define     BISTPRBS_POLY16                  0x608
#define         BISTPRBS_POLY16_offset                           0
#define         BISTPRBS_POLY16_mask                             0xffffffff
#define     BISTPRBS_POLY17                  0x60c
#define         BISTPRBS_POLY17_offset                           0
#define         BISTPRBS_POLY17_mask                             0xffffffff
#define     BISTPRBS_POLY18                  0x610
#define         BISTPRBS_POLY18_offset                           0
#define         BISTPRBS_POLY18_mask                             0xffffffff
#define     BISTPRBS_POLY19                  0x614
#define         BISTPRBS_POLY19_offset                           0
#define         BISTPRBS_POLY19_mask                             0xffffffff
#define     BISTPRBS_POLY20                  0x618
#define         BISTPRBS_POLY20_offset                           0
#define         BISTPRBS_POLY20_mask                             0xffffffff
#define     BISTPRBS_POLY21                  0x61c
#define         BISTPRBS_POLY21_offset                           0
#define         BISTPRBS_POLY21_mask                             0xffffffff
#define     BISTPRBS_POLY22                  0x620
#define         BISTPRBS_POLY22_offset                           0
#define         BISTPRBS_POLY22_mask                             0xffffffff
#define     BISTPRBS_POLY23                  0x624
#define         BISTPRBS_POLY23_offset                           0
#define         BISTPRBS_POLY23_mask                             0xffffffff
#define     BISTPRBS_POLY24                  0x628
#define         BISTPRBS_POLY24_offset                           0
#define         BISTPRBS_POLY24_mask                             0xffffffff
#define     BISTPRBS_POLY25                  0x62c
#define         BISTPRBS_POLY25_offset                           0
#define         BISTPRBS_POLY25_mask                             0xffffffff
#define     BISTPRBS_POLY26                  0x630
#define         BISTPRBS_POLY26_offset                           0
#define         BISTPRBS_POLY26_mask                             0xffffffff
#define     BISTPRBS_POLY27                  0x634
#define         BISTPRBS_POLY27_offset                           0
#define         BISTPRBS_POLY27_mask                             0xffffffff
#define     BISTPRBS_POLY28                  0x638
#define         BISTPRBS_POLY28_offset                           0
#define         BISTPRBS_POLY28_mask                             0xffffffff
#define     BISTPRBS_POLY29                  0x63c
#define         BISTPRBS_POLY29_offset                           0
#define         BISTPRBS_POLY29_mask                             0xffffffff
#define     BISTPRBS_POLY30                  0x640
#define         BISTPRBS_POLY30_offset                           0
#define         BISTPRBS_POLY30_mask                             0xffffffff
#define     OFFCAL_PR                        0x644
#define         dqs_pupd_en_offset                               17
#define         dqs_pupd_en_mask                                 0x000e0000
#define         low_max_up_en_offset                             16
#define         low_max_up_en_mask                               0x00010000
#define         dfi_rd_vref_rnk_up_en_offset                     15
#define         dfi_rd_vref_rnk_up_en_mask                       0x00008000
#define         eye_rdbi_rpt_cnt_offset                          12
#define         eye_rdbi_rpt_cnt_mask                            0x00007000
#define         eye_rdbi_rpt_en_offset                           11
#define         eye_rdbi_rpt_en_mask                             0x00000800
#define         eye_wrskew_start_clr_offset                      10
#define         eye_wrskew_start_clr_mask                        0x00000400
#define         ddr3_bk_same_byp_offset                          9
#define         ddr3_bk_same_byp_mask                            0x00000200
#define         rfsh_dualchn_ext_en_offset                       8
#define         rfsh_dualchn_ext_en_mask                         0x00000100
#define         dtp_on_ext_en_offset                             7
#define         dtp_on_ext_en_mask                               0x00000080
#define         rtt_ext_sel_offset                               5
#define         rtt_ext_sel_mask                                 0x00000060
#define         OFFCAL_CLR_SELF_CLR_EN_offset                    4
#define         OFFCAL_CLR_SELF_CLR_EN_mask                      0x00000010
#define         OFFCAL_BYP_SELF_CLR_EN_offset                    3
#define         OFFCAL_BYP_SELF_CLR_EN_mask                      0x00000008
#define         OFFCAL_UPDATE_offset                             2
#define         OFFCAL_UPDATE_mask                               0x00000004
#define         OFFCAL_FORCE_VT_UPDATE_offset                    1
#define         OFFCAL_FORCE_VT_UPDATE_mask                      0x00000002
#define         OFFCAL_CLR_offset                                0
#define         OFFCAL_CLR_mask                                  0x00000001
#define     OFFCAL_ST                        0x648
#define         m81_low_rwl_pipe_plus_offset                     17
#define         m81_low_rwl_pipe_plus_mask                       0x001e0000
#define         m41_low_rwl_pipe_plus_offset                     13
#define         m41_low_rwl_pipe_plus_mask                       0x0001e000
#define         neg_wsl_offset                                   12
#define         neg_wsl_mask                                     0x00001000
#define         OFFCAL_DONE_offset                               0
#define         OFFCAL_DONE_mask                                 0x00000fff
#define     EYE_DDL_UPD_WAIT_TIMER_CR0       0x64c
#define         eye_ddl_upd_wait_timer_byte3_offset              24
#define         eye_ddl_upd_wait_timer_byte3_mask                0xff000000
#define         eye_ddl_upd_wait_timer_byte2_offset              16
#define         eye_ddl_upd_wait_timer_byte2_mask                0x00ff0000
#define         eye_ddl_upd_wait_timer_byte1_offset              8
#define         eye_ddl_upd_wait_timer_byte1_mask                0x0000ff00
#define         eye_ddl_upd_wait_timer_byte0_offset              0
#define         eye_ddl_upd_wait_timer_byte0_mask                0x000000ff
#define     EYE_DDL_UPD_WAIT_TIMER_CR1       0x650
#define         eye_ddl_upd_wait_timer_byte7_offset              24
#define         eye_ddl_upd_wait_timer_byte7_mask                0xff000000
#define         eye_ddl_upd_wait_timer_byte6_offset              16
#define         eye_ddl_upd_wait_timer_byte6_mask                0x00ff0000
#define         eye_ddl_upd_wait_timer_byte5_offset              8
#define         eye_ddl_upd_wait_timer_byte5_mask                0x0000ff00
#define         eye_ddl_upd_wait_timer_byte4_offset              0
#define         eye_ddl_upd_wait_timer_byte4_mask                0x000000ff
#define     EYE_DDL_UPD_WAIT_TIMER_CR2       0x654
#define         eye_ddl_upd_wait_timer_byte8_offset              0
#define         eye_ddl_upd_wait_timer_byte8_mask                0x000000ff
#define     PHY_EYE_CR3                      0x658
#define         static_rd_all_byte_en_offset                     31
#define         static_rd_all_byte_en_mask                       0x80000000
#define         chn_rd_only_en_offset                            30
#define         chn_rd_only_en_mask                              0x40000000
#define         grp1_sel_offset                                  25
#define         grp1_sel_mask                                    0x3e000000
#define         grp0_sel_offset                                  20
#define         grp0_sel_mask                                    0x01f00000
#define         rdlvlgs2_ext_offset                              13
#define         rdlvlgs2_ext_mask                                0x000fe000
#define         clk_gate_polar_offset                            12
#define         clk_gate_polar_mask                              0x00001000
#define         reset_cke_off_en_offset                          11
#define         reset_cke_off_en_mask                            0x00000800
#define         rd_pdr_sel_offset                                9
#define         rd_pdr_sel_mask                                  0x00000600
#define         perrank_dfi_en_offset                            8
#define         perrank_dfi_en_mask                              0x00000100
#define         eye_dm_train_type1_offset                        7
#define         eye_dm_train_type1_mask                          0x00000080
#define         dfi_rd_rnk_short_offset                          6
#define         dfi_rd_rnk_short_mask                            0x00000040
#define         low_rwl_pipe_plus_offset                         2
#define         low_rwl_pipe_plus_mask                           0x0000003c
#define         eye_rdbi_train_type1_offset                      1
#define         eye_rdbi_train_type1_mask                        0x00000002
#define         eye_rst_ec_addr_en_offset                        0
#define         eye_rst_ec_addr_en_mask                          0x00000001
#define     PHY_DT_CMD0                      0x65c
#define         dt_active_rpt_max_offset                         19
#define         dt_active_rpt_max_mask                           0x03f80000
#define         dt_ld_mode_rpt_max_offset                        12
#define         dt_ld_mode_rpt_max_mask                          0x0007f000
#define         dt_rd2wr_nop_rpt_max_offset                      6
#define         dt_rd2wr_nop_rpt_max_mask                        0x00000fc0
#define         dt_wr2rd_nop_rpt_max_offset                      0
#define         dt_wr2rd_nop_rpt_max_mask                        0x0000003f
#define     PHY_DT_CMD1                      0x660
#define         dt_rd_rpt_max_offset                             7
#define         dt_rd_rpt_max_mask                               0x00003f80
#define         dt_wr_rpt_max_offset                             0
#define         dt_wr_rpt_max_mask                               0x0000007f
#define     ADDR_MAP_0                       0x1c0
#define         a3_map_info_offset                               24
#define         a3_map_info_mask                                 0xff000000
#define         a2_map_info_offset                               16
#define         a2_map_info_mask                                 0x00ff0000
#define         a1_map_info_offset                               8
#define         a1_map_info_mask                                 0x0000ff00
#define         a0_map_info_offset                               0
#define         a0_map_info_mask                                 0x000000ff
#define     ADDR_MAP_1                       0x1c4
#define         a7_map_info_offset                               24
#define         a7_map_info_mask                                 0xff000000
#define         a6_map_info_offset                               16
#define         a6_map_info_mask                                 0x00ff0000
#define         a5_map_info_offset                               8
#define         a5_map_info_mask                                 0x0000ff00
#define         a4_map_info_offset                               0
#define         a4_map_info_mask                                 0x000000ff
#define     ADDR_MAP_2                       0x1c8
#define         a11_map_info_offset                              24
#define         a11_map_info_mask                                0xff000000
#define         a10_map_info_offset                              16
#define         a10_map_info_mask                                0x00ff0000
#define         a9_map_info_offset                               8
#define         a9_map_info_mask                                 0x0000ff00
#define         a8_map_info_offset                               0
#define         a8_map_info_mask                                 0x000000ff
#define     ADDR_MAP_3                       0x1cc
#define         a15_map_info_offset                              24
#define         a15_map_info_mask                                0xff000000
#define         a14_map_info_offset                              16
#define         a14_map_info_mask                                0x00ff0000
#define         a13_map_info_offset                              8
#define         a13_map_info_mask                                0x0000ff00
#define         a12_map_info_offset                              0
#define         a12_map_info_mask                                0x000000ff
#define     ADDR_MAP_4                       0x1d0
#define         RESVERD_31_16_offset                             16
#define         RESVERD_31_16_mask                               0x00ff0000
#define         a17_map_info_offset                              8
#define         a17_map_info_mask                                0x0000ff00
#define         a16_map_info_offset                              0
#define         a16_map_info_mask                                0x000000ff
#define     CK_MAP                           0x1d4
#define         ck3_map_info_offset                              24
#define         ck3_map_info_mask                                0xff000000
#define         ck2_map_info_offset                              16
#define         ck2_map_info_mask                                0x00ff0000
#define         ck1_map_info_offset                              8
#define         ck1_map_info_mask                                0x0000ff00
#define         ck0_map_info_offset                              0
#define         ck0_map_info_mask                                0x000000ff
#define     ODT_MAP                          0x1d8
#define         odt1_map_info_offset                             8
#define         odt1_map_info_mask                               0x0000ff00
#define         odt0_map_info_offset                             0
#define         odt0_map_info_mask                               0x000000ff
#define     CKE_MAP                          0x1dc
#define         cke1_map_info_offset                             8
#define         cke1_map_info_mask                               0x0000ff00
#define         cke0_map_info_offset                             0
#define         cke0_map_info_mask                               0x000000ff
#define     CS_MAP                           0x1e0
#define         cs1_map_info_offset                              8
#define         cs1_map_info_mask                                0x0000ff00
#define         cs0_map_info_offset                              0
#define         cs0_map_info_mask                                0x000000ff
#define     CIDACT_MAP                       0x1e4
#define         act_map_info_offset                              24
#define         act_map_info_mask                                0xff000000
#define         cid2_map_info_offset                             16
#define         cid2_map_info_mask                               0x00ff0000
#define         cid1_map_info_offset                             8
#define         cid1_map_info_mask                               0x0000ff00
#define         cid0_map_info_offset                             0
#define         cid0_map_info_mask                               0x000000ff
#define     BGBA_MAP                         0x1e8
#define         bg1_map_info_offset                              24
#define         bg1_map_info_mask                                0xff000000
#define         bg0_map_info_offset                              16
#define         bg0_map_info_mask                                0x00ff0000
#define         ba1_map_info_offset                              8
#define         ba1_map_info_mask                                0x0000ff00
#define         ba0_map_info_offset                              0
#define         ba0_map_info_mask                                0x000000ff
#define     MDL_MAP                          0x1ec
#define         mdl3_map_info_offset                             24
#define         mdl3_map_info_mask                               0xff000000
#define         mdl2_map_info_offset                             16
#define         mdl2_map_info_mask                               0x00ff0000
#define         mdl1_map_info_offset                             8
#define         mdl1_map_info_mask                               0x0000ff00
#define         mdl0_map_info_offset                             0
#define         mdl0_map_info_mask                               0x000000ff
#define     AC_LCDL_MAP                      0x1f0
#define         lcdl3_map_info_offset                            24
#define         lcdl3_map_info_mask                              0xff000000
#define         lcdl2_map_info_offset                            16
#define         lcdl2_map_info_mask                              0x00ff0000
#define         lcdl1_map_info_offset                            8
#define         lcdl1_map_info_mask                              0x0000ff00
#define         lcdl0_map_info_offset                            0
#define         lcdl0_map_info_mask                              0x000000ff
#define     PARITY_MAP                       0x1f4
#define         RESVERD_31_8_offset                              8
#define         RESVERD_31_8_mask                                0xffffff00
#define         parity_map_info_offset                           0
#define         parity_map_info_mask                             0x000000ff
#define     CK_LCDL_MAP                      0x1f8
#define         ck_lcdl3_map_info_offset                         24
#define         ck_lcdl3_map_info_mask                           0xff000000
#define         ck_lcdl2_map_info_offset                         16
#define         ck_lcdl2_map_info_mask                           0x00ff0000
#define         ck_lcdl1_map_info_offset                         8
#define         ck_lcdl1_map_info_mask                           0x0000ff00
#define         ck_lcdl0_map_info_offset                         0
#define         ck_lcdl0_map_info_mask                           0x000000ff
#define     DX0_DQ_INFO_0                    0x728
#define         dq3_map_info_offset                              24
#define         dq3_map_info_mask                                0x3f000000
#define         dq2_map_info_offset                              16
#define         dq2_map_info_mask                                0x003f0000
#define         dq1_map_info_offset                              8
#define         dq1_map_info_mask                                0x00003f00
#define         dq0_map_info_offset                              0
#define         dq0_map_info_mask                                0x0000003f
#define     DX0_DQ_INFO_1                    0x72c
#define         dq7_map_info_offset                              24
#define         dq7_map_info_mask                                0x3f000000
#define         dq6_map_info_offset                              16
#define         dq6_map_info_mask                                0x003f0000
#define         dq5_map_info_offset                              8
#define         dq5_map_info_mask                                0x00003f00
#define         dq4_map_info_offset                              0
#define         dq4_map_info_mask                                0x0000003f
#define     DX0_DQ_INFO_2                    0x730
#define         dx_wdqs_wdqsn_same_offset                        16
#define         dx_wdqs_wdqsn_same_mask                          0x00010000
#define         dx_wdqsn_bdl_dly_offset                          8
#define         dx_wdqsn_bdl_dly_mask                            0x00003f00
#define         dm_map_info_offset                               0
#define         dm_map_info_mask                                 0x0000003f
#define     DX0_DQ_INFO_3                    0x734
#define         se_map_offset                                    24
#define         se_map_mask                                      0x3f000000
#define         gate_map_offset                                  16
#define         gate_map_mask                                    0x003f0000
#define         dqsn_map_offset                                  8
#define         dqsn_map_mask                                    0x00003f00
#define         dqsp_map_offset                                  0
#define         dqsp_map_mask                                    0x0000003f
#define     DX0_DQ_INFO_4                    0x738
#define         dx_se_r_bdl_dly_offset                           24
#define         dx_se_r_bdl_dly_mask                             0x3f000000
#define         dx_se_w_bdl_dly_offset                           16
#define         dx_se_w_bdl_dly_mask                             0x003f0000
#define         dx_gate_r_bdl_dly_offset                         8
#define         dx_gate_r_bdl_dly_mask                           0x00003f00
#define         dx_gate_w_bdl_dly_offset                         0
#define         dx_gate_w_bdl_dly_mask                           0x0000003f
#define     DX0_DQ_INFO_5                    0x7fc
#define         gate_shadow_r_map_offset                         24
#define         gate_shadow_r_map_mask                           0x3f000000
#define         gate_shadow_w_map_offset                         16
#define         gate_shadow_w_map_mask                           0x003f0000
#define         dx_gate_shadow_r_bdl_dly_offset                  8
#define         dx_gate_shadow_r_bdl_dly_mask                    0x00003f00
#define         dx_gate_shadow_w_bdl_dly_offset                  0
#define         dx_gate_shadow_w_bdl_dly_mask                    0x0000003f
#define     DX0_AA_EN                        0x73c
#define         wdqs_gten_offset                                 31
#define         wdqs_gten_mask                                   0x80000000
#define         dxbdl_aaen_offset                                16
#define         dxbdl_aaen_mask                                  0x01ff0000
#define         dxlcdl_aaen_offset                               0
#define         dxlcdl_aaen_mask                                 0x000001ff
#define     DX1_DQ_INFO_0                    0x828
#define     DX1_DQ_INFO_1                    0x82c
#define     DX1_DQ_INFO_2                    0x830
#define     DX1_DQ_INFO_3                    0x834
#define     DX1_DQ_INFO_4                    0x838
#define     DX1_DQ_INFO_5                    0x8fc
#define     DX1_AA_EN                        0x83c
#define     DX2_DQ_INFO_0                    0x928
#define     DX2_DQ_INFO_1                    0x92c
#define     DX2_DQ_INFO_2                    0x930
#define     DX2_DQ_INFO_3                    0x934
#define     DX2_DQ_INFO_4                    0x938
#define     DX2_DQ_INFO_5                    0x9fc
#define     DX2_AA_EN                        0x93c
#define     DX3_DQ_INFO_0                    0xa28
#define     DX3_DQ_INFO_1                    0xa2c
#define     DX3_DQ_INFO_2                    0xa30
#define     DX3_DQ_INFO_3                    0xa34
#define     DX3_DQ_INFO_4                    0xa38
#define     DX3_DQ_INFO_5                    0xafc
#define     DX3_AA_EN                        0xa3c
#define     DX4_DQ_INFO_0                    0xb28
#define     DX4_DQ_INFO_1                    0xb2c
#define     DX4_DQ_INFO_2                    0xb30
#define     DX4_DQ_INFO_3                    0xb34
#define     DX4_DQ_INFO_4                    0xb38
#define     DX4_DQ_INFO_5                    0xbfc
#define     DX4_AA_EN                        0xb3c
#define     DX5_DQ_INFO_0                    0xc28
#define     DX5_DQ_INFO_1                    0xc2c
#define     DX5_DQ_INFO_2                    0xc30
#define     DX5_DQ_INFO_3                    0xc34
#define     DX5_DQ_INFO_4                    0xc38
#define     DX5_DQ_INFO_5                    0xcfc
#define     DX5_AA_EN                        0xc3c
#define     DX6_DQ_INFO_0                    0xd28
#define     DX6_DQ_INFO_1                    0xd2c
#define     DX6_DQ_INFO_2                    0xd30
#define     DX6_DQ_INFO_3                    0xd34
#define     DX6_DQ_INFO_4                    0xd38
#define     DX6_DQ_INFO_5                    0xdfc
#define     DX6_AA_EN                        0xd3c
#define     DX7_DQ_INFO_0                    0xe28
#define     DX7_DQ_INFO_1                    0xe2c
#define     DX7_DQ_INFO_2                    0xe30
#define     DX7_DQ_INFO_3                    0xe34
#define     DX7_DQ_INFO_4                    0xe38
#define     DX7_DQ_INFO_5                    0xefc
#define     DX7_AA_EN                        0xe3c
#define     DX8_DQ_INFO_0                    0xf28
#define     DX8_DQ_INFO_1                    0xf2c
#define     DX8_DQ_INFO_2                    0xf30
#define     DX8_DQ_INFO_3                    0xf34
#define     DX8_DQ_INFO_4                    0xf38
#define     DX8_DQ_INFO_5                    0xffc
#define     DX8_AA_EN                        0xf3c
#define     ACPGSR0                          0x0c8
#define     ACPGSR1                          0x0cc
