/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [27:0] _04_;
  wire [3:0] _05_;
  wire [21:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [26:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[0] ? celloutsig_0_2z[1] : celloutsig_0_1z;
  assign celloutsig_1_9z = in_data[126] ? celloutsig_1_2z : in_data[143];
  assign celloutsig_0_18z = celloutsig_0_14z ? celloutsig_0_7z[4] : celloutsig_0_11z;
  assign celloutsig_0_46z = !(celloutsig_0_3z ? in_data[8] : celloutsig_0_25z[9]);
  assign celloutsig_0_27z = !(celloutsig_0_19z ? celloutsig_0_8z : celloutsig_0_0z);
  assign celloutsig_0_64z = ~(celloutsig_0_38z | celloutsig_0_45z);
  assign celloutsig_1_18z = ~(celloutsig_1_2z | celloutsig_1_9z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z | in_data[79]);
  assign celloutsig_0_16z = ~(celloutsig_0_4z | _00_);
  assign celloutsig_0_38z = celloutsig_0_7z[1] | ~(celloutsig_0_28z[5]);
  assign celloutsig_0_9z = in_data[83] | ~(in_data[59]);
  assign celloutsig_0_17z = celloutsig_0_13z[5] | ~(celloutsig_0_7z[5]);
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[37];
  assign celloutsig_0_19z = _02_ ^ celloutsig_0_3z;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_22z };
  reg [27:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 28'h0000000;
    else _22_ <= in_data[68:41];
  assign { _04_[27:26], _00_, _04_[24:6], _01_, _04_[4:0] } = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 4'h0;
    else _23_ <= in_data[123:120];
  assign { _05_[3], celloutsig_1_2z, _05_[1:0] } = _23_;
  reg [21:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 22'h000000;
    else _24_ <= { _04_[23:6], _01_, _04_[4:3], celloutsig_0_9z };
  assign { _06_[21:2], _02_, _06_[0] } = _24_;
  assign celloutsig_0_26z = { celloutsig_0_13z[6:4], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_11z } & { celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_15z } / { 1'h1, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_9z };
  assign celloutsig_0_3z = { celloutsig_0_2z[3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >= { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[48:44], celloutsig_0_2z } >= { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_50z = { in_data[83:78], celloutsig_0_35z } >= celloutsig_0_24z[11:5];
  assign celloutsig_0_63z = { in_data[93:92], celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_42z, _03_, celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_33z } >= { in_data[76:70], celloutsig_0_20z, celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_27z, celloutsig_0_50z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_15z[1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z } >= { _04_[27], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_33z = in_data[81:71] <= { in_data[6:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_11z = in_data[24:6] <= { _04_[17:6], _01_, _04_[4:0], celloutsig_0_10z };
  assign celloutsig_0_35z = { in_data[88:81], celloutsig_0_18z } && _06_[21:13];
  assign celloutsig_0_40z = { celloutsig_0_28z[7:3], celloutsig_0_31z, celloutsig_0_32z } && { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_38z, celloutsig_0_33z, celloutsig_0_21z };
  assign celloutsig_0_23z = ! { _04_[8:6], _01_, _04_[4:0] };
  assign celloutsig_0_31z = ! _06_[17:2];
  assign celloutsig_0_8z = { in_data[14:13], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } || celloutsig_0_7z[5:1];
  assign celloutsig_0_25z = { _04_[14:6], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_9z } % { 1'h1, _04_[21:10] };
  assign celloutsig_0_13z = celloutsig_0_7z[4] ? { _04_[23], celloutsig_0_7z[5], 1'h1, celloutsig_0_7z[3:0] } : { _06_[16:11], celloutsig_0_9z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[69], 3'h7 } : in_data[23:20];
  assign celloutsig_0_24z = celloutsig_0_21z ? { _06_[20:8], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_11z } : { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_4z = - { in_data[115:114], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_15z = - { celloutsig_0_13z[1], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_19z = { _05_[3], celloutsig_1_2z, _05_[1] } | { celloutsig_1_5z[1:0], celloutsig_1_2z };
  assign celloutsig_0_32z = & { celloutsig_0_25z[12:11], celloutsig_0_11z };
  assign celloutsig_1_1z = & { celloutsig_1_2z, _05_[3], _05_[1:0], in_data[175:165] };
  assign celloutsig_0_30z = & { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_9z, _04_[20:16] };
  assign celloutsig_0_10z = | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_22z = | { celloutsig_0_2z[2], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_44z = celloutsig_0_21z & celloutsig_0_31z;
  assign celloutsig_0_0z = ^ in_data[18:8];
  assign celloutsig_0_45z = ^ { _04_[15:6], _01_, _04_[4], celloutsig_0_17z, celloutsig_0_30z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[52:48], celloutsig_0_0z };
  assign celloutsig_0_42z = celloutsig_0_20z[3:0] >>> { celloutsig_0_2z[1:0], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_1_5z = in_data[160:156] >>> { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_28z = { celloutsig_0_25z[11:1], celloutsig_0_7z } ~^ { _06_[20:19], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_41z = ~((celloutsig_0_14z & celloutsig_0_9z) | (in_data[83] & celloutsig_0_7z[2]));
  assign { _04_[25], _04_[5] } = { _00_, _01_ };
  assign _05_[2] = celloutsig_1_2z;
  assign _06_[1] = _02_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
