#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Jun 16 11:43:25 2018
# Process ID: 10060
# Log file: D:/workplace/verilog/E8-R_CPU/planAhead_run_4/planAhead.log
# Journal file: D:/workplace/verilog/E8-R_CPU/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/workplace/verilog/E8-R_CPU/pa.fromNetlist.tcl
# create_project -name R_CPU -dir "D:/workplace/verilog/E8-R_CPU/planAhead_run_4" -part xc6slx16csg324-3
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     D:/workplace/verilog/E8-R_CPU/planAhead_run_4/R_CPU.ppr
     D:/workplace/verilog/E8-R_CPU/planAhead_run_4/R_CPU.data

    while executing
"create_project -name R_CPU -dir "D:/workplace/verilog/E8-R_CPU/planAhead_run_4" -part xc6slx16csg324-3"
    (file "D:/workplace/verilog/E8-R_CPU/pa.fromNetlist.tcl" line 4)
