#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar  1 19:49:32 2023
# Process ID: 6697
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.runs/synth_1
# Command line: vivado -log CORE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CORE.tcl
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.runs/synth_1/CORE.vds
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.runs/synth_1/vivado.jou
# Running On: LAPTOP-QKPB5NLF, OS: Linux, CPU Frequency: 3193.885 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source CORE.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/utils_1/imports/synth_1/CORE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/utils_1/imports/synth_1/CORE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CORE -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6723
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.770 ; gain = 0.000 ; free physical = 1634 ; free virtual = 5522
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORE' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:62]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'CORE' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:62]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-3848] Net resultRegistersXADC in module/entity CORE does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.srcs/sources_1/new/CORE.vhd:63]
WARNING: [Synth 8-7129] Port di_in[15] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[14] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[13] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[12] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[11] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[10] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[9] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[8] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[7] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[6] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[5] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[4] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[3] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[2] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[1] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[0] in module CORE is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.770 ; gain = 0.000 ; free physical = 2618 ; free virtual = 6506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.770 ; gain = 0.000 ; free physical = 2620 ; free virtual = 6508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2616 ; free virtual = 6504
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DRP_read.operation_selector_reg' in module 'CORE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 | 00000000000000000000000000000000
                  iSTATE |                              010 | 00000000000000000000000000000001
                 iSTATE0 |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DRP_read.operation_selector_reg' using encoding 'one-hot' in module 'CORE'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2544 ; free virtual = 6431
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design CORE has port daddr_out[6] driven by constant 0
WARNING: [Synth 8-3917] design CORE has port daddr_out[5] driven by constant 0
WARNING: [Synth 8-7129] Port di_in[15] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[14] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[13] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[12] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[11] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[10] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[9] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[8] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[7] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[6] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[5] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[4] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[3] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[2] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[1] in module CORE is either unconnected or has no load
WARNING: [Synth 8-7129] Port di_in[0] in module CORE is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2315 ; free virtual = 6203
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2314 ; free virtual = 6201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    35|
|5     |LUT3   |     8|
|6     |LUT4   |     6|
|7     |LUT5   |     8|
|8     |LUT6   |     2|
|9     |FDRE   |    53|
|10    |FDSE   |     7|
|11    |IBUF   |     2|
|12    |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   184|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2313 ; free virtual = 6200
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.773 ; gain = 8.004 ; free physical = 2314 ; free virtual = 6201
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2731.781 ; gain = 8.004 ; free physical = 2316 ; free virtual = 6203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2731.781 ; gain = 0.000 ; free physical = 2405 ; free virtual = 6293
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.801 ; gain = 0.000 ; free physical = 2308 ; free virtual = 6195
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 954cf572
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.801 ; gain = 64.031 ; free physical = 2392 ; free virtual = 6279
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/XADC_to_reg/XADC_to_reg.runs/synth_1/CORE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CORE_utilization_synth.rpt -pb CORE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 19:49:58 2023...
