 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: Q-2019.12-SP3
Date   : Fri Apr 30 11:53:31 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<5> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U519/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2311/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<5> (memc_Size16_1)                   0.00       1.14 f
  c1/U183/Y (AOI22X1)                                     0.03       1.17 r
  c1/U22/Y (BUFX2)                                        0.03       1.20 r
  c1/U66/Y (AND2X2)                                       0.03       1.24 r
  c1/U67/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<5> (cache_cache_id2)                        0.00       1.25 f
  U736/Y (INVX1)                                          0.00       1.26 r
  U881/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<5> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<15>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U519/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2318/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<15> (memc_Size16_1)                  0.00       1.14 f
  c1/U202/Y (AOI22X1)                                     0.03       1.17 r
  c1/U31/Y (BUFX2)                                        0.03       1.20 r
  c1/U86/Y (AND2X2)                                       0.03       1.24 r
  c1/U87/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<15> (cache_cache_id2)                       0.00       1.25 f
  U745/Y (INVX1)                                          0.00       1.26 r
  U891/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<15> (out)                                       0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<11>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U253/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U490/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2317/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<11> (memc_Size16_1)                  0.00       1.14 f
  c1/U195/Y (AOI22X1)                                     0.03       1.17 r
  c1/U28/Y (BUFX2)                                        0.03       1.20 r
  c1/U78/Y (AND2X2)                                       0.03       1.24 r
  c1/U79/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<11> (cache_cache_id2)                       0.00       1.25 f
  U742/Y (INVX1)                                          0.00       1.26 r
  U887/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<11> (out)                                       0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<9> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U253/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U490/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2315/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<9> (memc_Size16_1)                   0.00       1.14 f
  c1/U191/Y (AOI22X1)                                     0.03       1.17 r
  c1/U26/Y (BUFX2)                                        0.03       1.20 r
  c1/U74/Y (AND2X2)                                       0.03       1.24 r
  c1/U75/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<9> (cache_cache_id2)                        0.00       1.25 f
  U740/Y (INVX1)                                          0.00       1.26 r
  U885/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<9> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<4> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U253/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U490/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2310/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<4> (memc_Size16_1)                   0.00       1.14 f
  c1/U181/Y (AOI22X1)                                     0.03       1.17 r
  c1/U21/Y (BUFX2)                                        0.03       1.20 r
  c1/U64/Y (AND2X2)                                       0.03       1.24 r
  c1/U65/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<4> (cache_cache_id2)                        0.00       1.25 f
  U735/Y (INVX1)                                          0.00       1.26 r
  U880/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<4> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<1> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U519/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2307/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<1> (memc_Size16_1)                   0.00       1.14 f
  c1/U175/Y (AOI22X1)                                     0.03       1.17 r
  c1/U18/Y (BUFX2)                                        0.03       1.20 r
  c1/U58/Y (AND2X2)                                       0.03       1.24 r
  c1/U59/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<1> (cache_cache_id2)                        0.00       1.25 f
  U732/Y (INVX1)                                          0.00       1.26 r
  U877/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<1> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<8> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U519/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2314/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<8> (memc_Size16_1)                   0.00       1.14 f
  c1/U189/Y (AOI22X1)                                     0.03       1.17 r
  c1/U25/Y (BUFX2)                                        0.03       1.20 r
  c1/U72/Y (AND2X2)                                       0.03       1.24 r
  c1/U73/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<8> (cache_cache_id2)                        0.00       1.25 f
  U739/Y (INVX1)                                          0.00       1.26 r
  U884/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<8> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<2> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U519/Y (AND2X2)                               0.04       1.10 f
  c1/mem_w2/U2308/Y (AND2X2)                              0.03       1.14 f
  c1/mem_w2/data_out<2> (memc_Size16_1)                   0.00       1.14 f
  c1/U177/Y (AOI22X1)                                     0.03       1.17 r
  c1/U19/Y (BUFX2)                                        0.03       1.20 r
  c1/U60/Y (AND2X2)                                       0.03       1.24 r
  c1/U61/Y (INVX1)                                        0.02       1.25 f
  c1/data_out<2> (cache_cache_id2)                        0.00       1.25 f
  U733/Y (INVX1)                                          0.00       1.26 r
  U878/Y (OAI21X1)                                        0.01       1.26 f
  DataOut<2> (out)                                        0.00       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: DataOut<13>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U137/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U294/Y (INVX1)                                0.01       0.16 r
  c0/mem_tg/U744/Y (NAND3X1)                              0.01       0.17 f
  c0/mem_tg/U219/Y (BUFX2)                                0.04       0.21 f
  c0/mem_tg/U2/Y (INVX2)                                  0.02       0.23 r
  c0/mem_tg/U246/Y (AND2X2)                               0.03       0.26 r
  c0/mem_tg/U247/Y (INVX1)                                0.01       0.27 f
  c0/mem_tg/U237/Y (NAND2X1)                              0.02       0.30 r
  c0/mem_tg/U238/Y (INVX1)                                0.02       0.32 f
  c0/mem_tg/U180/Y (AND2X2)                               0.04       0.35 f
  c0/mem_tg/U131/Y (AND2X2)                               0.03       0.38 f
  c0/mem_tg/U70/Y (NOR2X1)                                0.02       0.41 r
  c0/mem_tg/U152/Y (BUFX2)                                0.03       0.44 r
  c0/mem_tg/U202/Y (AND2X2)                               0.03       0.47 r
  c0/mem_tg/U148/Y (NOR3X1)                               0.03       0.50 f
  c0/mem_tg/data_out<0> (memc_Size5_1)                    0.00       0.50 f
  c0/U108/Y (XNOR2X1)                                     0.05       0.55 r
  c0/U143/Y (NOR3X1)                                      0.04       0.58 f
  c0/U134/Y (AND2X2)                                      0.04       0.62 f
  c0/hit (cache_cache_id0)                                0.00       0.62 f
  U227/Y (NOR2X1)                                         0.03       0.65 r
  U412/Y (BUFX2)                                          0.04       0.69 r
  U814/Y (AOI21X1)                                        0.01       0.70 f
  c1/write (cache_cache_id2)                              0.00       0.70 f
  c1/U88/Y (BUFX2)                                        0.04       0.74 f
  c1/U113/Y (AND2X2)                                      0.03       0.77 f
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.77 f
  c1/mem_tg/U14/Y (NOR3X1)                                0.04       0.81 r
  c1/mem_tg/data_out<2> (memc_Size5_0)                    0.00       0.81 r
  c1/U41/Y (NOR3X1)                                       0.04       0.85 f
  c1/U99/Y (NOR2X1)                                       0.03       0.88 r
  c1/U100/Y (INVX1)                                       0.02       0.90 f
  c1/U44/Y (OR2X2)                                        0.04       0.95 f
  c1/U51/Y (AND2X2)                                       0.03       0.98 f
  c1/U52/Y (INVX1)                                        0.00       0.98 r
  c1/U163/Y (NOR3X1)                                      0.03       1.01 f
  c1/mem_w0/write (memc_Size16_3)                         0.00       1.01 f
  c1/mem_w0/U336/Y (INVX2)                                0.02       1.03 r
  c1/mem_w0/U383/Y (AND2X2)                               0.05       1.08 r
  c1/mem_w0/U2423/Y (AND2X2)                              0.03       1.12 r
  c1/mem_w0/data_out<13> (memc_Size16_3)                  0.00       1.12 r
  c1/U197/Y (AOI22X1)                                     0.03       1.14 f
  c1/U29/Y (BUFX2)                                        0.04       1.18 f
  c1/U82/Y (AND2X2)                                       0.04       1.22 f
  c1/U83/Y (INVX1)                                        0.00       1.22 r
  c1/data_out<13> (cache_cache_id2)                       0.00       1.22 r
  U743/Y (INVX1)                                          0.01       1.23 f
  U889/Y (OAI21X1)                                        0.03       1.26 r
  DataOut<13> (out)                                       0.00       1.26 r
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><15>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2226/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><15>/D (DFFPOSX1)                  0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><15>/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><13>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2224/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><13>/D (DFFPOSX1)                  0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><13>/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><12>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2223/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><12>/D (DFFPOSX1)                  0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><12>/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><9>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2220/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><9>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><9>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><8>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2219/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><8>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><8>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><7>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2218/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><7>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><7>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><6>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2217/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><6>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><6>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><5>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2216/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><5>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><5>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><4>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2215/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><4>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><4>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><3>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2214/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><3>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><3>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: Addr<4> (input port clocked by clk)
  Endpoint: c1/mem_w2/mem_reg<26><0>
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  Addr<4> (in)                                            0.03       0.13 r
  c0/index<1> (cache_cache_id0)                           0.00       0.13 r
  c0/mem_tg/addr<1> (memc_Size5_1)                        0.00       0.13 r
  c0/mem_tg/U138/Y (INVX1)                                0.02       0.15 f
  c0/mem_tg/U743/Y (NAND3X1)                              0.03       0.18 r
  c0/mem_tg/U312/Y (BUFX2)                                0.04       0.22 r
  c0/mem_tg/U54/Y (INVX1)                                 0.02       0.24 f
  c0/mem_tg/U55/Y (INVX1)                                 0.00       0.24 r
  c0/mem_tg/U327/Y (OR2X2)                                0.04       0.28 r
  c0/mem_tg/U724/Y (OAI21X1)                              0.01       0.29 f
  c0/mem_tg/U721/Y (NOR3X1)                               0.03       0.32 r
  c0/mem_tg/U710/Y (AOI22X1)                              0.04       0.35 f
  c0/mem_tg/U151/Y (BUFX2)                                0.04       0.39 f
  c0/mem_tg/U207/Y (AND2X2)                               0.04       0.43 f
  c0/mem_tg/U147/Y (NOR3X1)                               0.04       0.46 r
  c0/mem_tg/data_out<4> (memc_Size5_1)                    0.00       0.46 r
  c0/U17/Y (XNOR2X1)                                      0.04       0.50 f
  c0/U23/Y (NOR3X1)                                       0.04       0.54 r
  c0/U13/Y (INVX2)                                        0.02       0.57 f
  c0/U143/Y (NOR3X1)                                      0.02       0.59 r
  c0/U134/Y (AND2X2)                                      0.04       0.63 r
  c0/hit (cache_cache_id0)                                0.00       0.63 r
  U227/Y (NOR2X1)                                         0.01       0.64 f
  U412/Y (BUFX2)                                          0.03       0.68 f
  U814/Y (AOI21X1)                                        0.03       0.71 r
  c1/write (cache_cache_id2)                              0.00       0.71 r
  c1/U88/Y (BUFX2)                                        0.04       0.75 r
  c1/U113/Y (AND2X2)                                      0.04       0.78 r
  c1/mem_tg/write (memc_Size5_0)                          0.00       0.78 r
  c1/mem_tg/U93/Y (INVX1)                                 0.02       0.80 f
  c1/mem_tg/U10/Y (INVX1)                                 0.00       0.81 r
  c1/mem_tg/U91/Y (INVX1)                                 0.01       0.82 f
  c1/mem_tg/U520/Y (AND2X2)                               0.04       0.86 f
  c1/mem_tg/data_out<0> (memc_Size5_0)                    0.00       0.86 f
  c1/U117/Y (XOR2X1)                                      0.03       0.89 r
  c1/U89/Y (AND2X2)                                       0.04       0.93 r
  c1/U90/Y (INVX1)                                        0.02       0.94 f
  c1/U93/Y (AND2X2)                                       0.03       0.98 f
  c1/U159/Y (NOR3X1)                                      0.05       1.03 r
  c1/mem_w2/write (memc_Size16_1)                         0.00       1.03 r
  c1/mem_w2/U520/Y (INVX1)                                0.03       1.06 f
  c1/mem_w2/U209/Y (INVX1)                                0.00       1.06 r
  c1/mem_w2/U289/Y (AND2X2)                               0.04       1.10 r
  c1/mem_w2/U218/Y (INVX1)                                0.02       1.12 f
  c1/mem_w2/U219/Y (INVX1)                                0.00       1.12 r
  c1/mem_w2/U2178/Y (NAND3X1)                             0.01       1.13 f
  c1/mem_w2/U288/Y (BUFX2)                                0.04       1.16 f
  c1/mem_w2/U188/Y (INVX1)                                0.00       1.17 r
  c1/mem_w2/U627/Y (AND2X2)                               0.03       1.20 r
  c1/mem_w2/U151/Y (INVX1)                                0.02       1.22 f
  c1/mem_w2/U122/Y (INVX4)                                0.05       1.27 r
  c1/mem_w2/U2211/Y (MUX2X1)                              0.04       1.31 f
  c1/mem_w2/mem_reg<26><0>/D (DFFPOSX1)                   0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  c1/mem_w2/mem_reg<26><0>/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
