/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  reg [11:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_11z ? celloutsig_0_8z : in_data[63];
  assign celloutsig_0_32z = celloutsig_0_18z ? celloutsig_0_16z : in_data[61];
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_6z[3] : celloutsig_1_6z[5]);
  assign celloutsig_0_9z = !(celloutsig_0_2z ? celloutsig_0_4z[1] : celloutsig_0_5z[8]);
  assign celloutsig_1_19z = celloutsig_1_14z[4] | celloutsig_1_5z;
  assign celloutsig_0_1z = in_data[64] ^ in_data[94];
  assign celloutsig_1_9z = ~(celloutsig_1_4z[3] ^ celloutsig_1_7z);
  assign celloutsig_0_0z = in_data[27:13] / { 1'h1, in_data[75:62] };
  assign celloutsig_1_14z = { celloutsig_1_6z[4:0], celloutsig_1_1z } / { 1'h1, in_data[140:137], celloutsig_1_10z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_1z = in_data[140:126] == { in_data[115:102], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[13:12], celloutsig_0_10z } == { celloutsig_0_5z[0], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[191:170], celloutsig_1_1z } === in_data[155:133];
  assign celloutsig_1_10z = { in_data[140:139], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z } === { celloutsig_1_6z[5], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[0], celloutsig_0_3z } === { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[8:1] === celloutsig_0_4z;
  assign celloutsig_0_16z = { in_data[40:34], celloutsig_0_11z } === in_data[82:75];
  assign celloutsig_0_18z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z } >= { in_data[95:90], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_13z[3:1], celloutsig_0_9z } >= celloutsig_0_4z[5:2];
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_3z[3:0] : { in_data[180:178], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[35:24], 1'h1 } : in_data[43:31];
  assign celloutsig_0_2z = | in_data[82:74];
  assign celloutsig_0_3z = | { celloutsig_0_0z[8:0], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[115:100];
  assign celloutsig_1_5z = ^ celloutsig_1_4z;
  assign celloutsig_1_18z = { celloutsig_1_6z[3:0], celloutsig_1_7z, celloutsig_1_2z } >>> { celloutsig_1_14z[5:3], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_0z[12:6], celloutsig_0_2z } - celloutsig_0_6z[8:1];
  assign celloutsig_0_4z = in_data[92:85] ~^ in_data[13:6];
  assign celloutsig_1_3z = { in_data[167:164], celloutsig_1_0z } ^ in_data[111:107];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[68:57];
  assign { out_data[33], out_data[34], out_data[35], out_data[38:36] } = ~ { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z[1:0], celloutsig_0_1z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[34], celloutsig_0_32z };
endmodule
