{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570915554356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570915554377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 16:25:54 2019 " "Processing started: Sat Oct 12 16:25:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570915554377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915554377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915554377 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1570915554947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDATAPATH " "Found entity 1: uDATAPATH" {  } { { "rtl/uDATAPATH.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/uDATAPATH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegGENERAL.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/SC_RegFIXED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_DECODER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_MEMORY " "Found entity 1: MAIN_MEMORY" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/microcode_store.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/microcode_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 MICROCODE_STORE " "Found entity 1: MICROCODE_STORE" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_LOGIC " "Found entity 1: BRANCH_LOGIC" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/address_incrementer.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/address_incrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_INCREMENTER " "Found entity 1: ADDRESS_INCREMENTER" {  } { { "rtl/ADDRESS_INCREMENTER.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/csaddress.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/csaddress.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSADDRESS " "Found entity 1: CSADDRESS" {  } { { "rtl/CSADDRESS.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/psr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/psr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "rtl/PSR.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_load.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_load.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_LOAD " "Found entity 1: CC_MUXX_LOAD" {  } { { "rtl/CC_MUXX_LOAD.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_LOAD.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx_externo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx_externo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX_EXTERNO " "Found entity 1: CC_MUXX_EXTERNO" {  } { { "rtl/CC_MUXX_EXTERNO.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570915564722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915564722 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(46) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(46): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564723 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATAPATH DATAPATH.v(47) " "Verilog HDL Parameter Declaration warning at DATAPATH.v(47): Parameter Declaration in module \"DATAPATH\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/DATAPATH.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564723 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(46) " "Verilog HDL Parameter Declaration warning at CONTROL.v(46): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564724 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(47) " "Verilog HDL Parameter Declaration warning at CONTROL.v(47): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564724 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(48) " "Verilog HDL Parameter Declaration warning at CONTROL.v(48): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564724 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(49) " "Verilog HDL Parameter Declaration warning at CONTROL.v(49): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/CONTROL.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1570915564724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570915564776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:DATAPATH_u0 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:DATAPATH_u0\"" {  } { { "BB_SYSTEM.v" "DATAPATH_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_ALU DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0 " "Elaborating entity \"CC_ALU\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_ALU:CC_ALU_u0\"" {  } { { "rtl/DATAPATH.v" "CC_ALU_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition0 CC_ALU.v(50) " "Verilog HDL or VHDL warning at CC_ALU.v(50): object \"addition0\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570915564838 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addition1 CC_ALU.v(51) " "Verilog HDL or VHDL warning at CC_ALU.v(51): object \"addition1\" assigned a value but never read" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570915564838 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CC_ALU_SetCode_Out CC_ALU.v(40) " "Output port \"CC_ALU_SetCode_Out\" at CC_ALU.v(40) has no driver" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_ALU.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564838 "|BB_SYSTEM|DATAPATH:DATAPATH_u0|CC_ALU:CC_ALU_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS " "Elaborating entity \"CC_MUXX\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_ABUS" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_LOAD DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX " "Elaborating entity \"CC_MUXX_LOAD\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_LOAD:CC_MUXX_LOAD_CBUSMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_LOAD_CBUSMUX" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CC_MUXX_EXTERNO DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX " "Elaborating entity \"CC_MUXX_EXTERNO\" for hierarchy \"DATAPATH:DATAPATH_u0\|CC_MUXX_EXTERNO:CC_MUXX_EXTERNO_AMUX\"" {  } { { "rtl/DATAPATH.v" "CC_MUXX_EXTERNO_AMUX" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R0\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegFIXED DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1 " "Elaborating entity \"SC_RegFIXED\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegFIXED:SC_RegFIXED_R1\"" {  } { { "rtl/DATAPATH.v" "SC_RegFIXED_R1" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_RegGENERAL DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC " "Elaborating entity \"SC_RegGENERAL\" for hierarchy \"DATAPATH:DATAPATH_u0\|SC_RegGENERAL:SC_RegGENERAL_PC\"" {  } { { "rtl/DATAPATH.v" "SC_RegGENERAL_PC" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/DATAPATH.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:CONTROL_u0 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:CONTROL_u0\"" {  } { { "BB_SYSTEM.v" "CONTROL_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MICROCODE_STORE CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0 " "Elaborating entity \"MICROCODE_STORE\" for hierarchy \"CONTROL:CONTROL_u0\|MICROCODE_STORE:MICROCODE_STORE_u0\"" {  } { { "rtl/CONTROL.v" "MICROCODE_STORE_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OUT MICROCODE_STORE.v(67) " "Verilog HDL or VHDL warning at MICROCODE_STORE.v(67): object \"OUT\" assigned a value but never read" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_DirA_Out MICROCODE_STORE.v(50) " "Output port \"MICROCODE_STORE_DirA_Out\" at MICROCODE_STORE.v(50) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_DirB_Out MICROCODE_STORE.v(51) " "Output port \"MICROCODE_STORE_DirB_Out\" at MICROCODE_STORE.v(51) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_DirC_Out MICROCODE_STORE.v(52) " "Output port \"MICROCODE_STORE_DirC_Out\" at MICROCODE_STORE.v(52) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_ALUOperation_OutBus MICROCODE_STORE.v(55) " "Output port \"MICROCODE_STORE_ALUOperation_OutBus\" at MICROCODE_STORE.v(55) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_Condition_OutBus MICROCODE_STORE.v(56) " "Output port \"MICROCODE_STORE_Condition_OutBus\" at MICROCODE_STORE.v(56) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_JumpAddress_OutBus MICROCODE_STORE.v(57) " "Output port \"MICROCODE_STORE_JumpAddress_OutBus\" at MICROCODE_STORE.v(57) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_SelectA_OutBus MICROCODE_STORE.v(47) " "Output port \"MICROCODE_STORE_SelectA_OutBus\" at MICROCODE_STORE.v(47) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_SelectB_OutBus MICROCODE_STORE.v(48) " "Output port \"MICROCODE_STORE_SelectB_OutBus\" at MICROCODE_STORE.v(48) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_SelectC_OutBus MICROCODE_STORE.v(49) " "Output port \"MICROCODE_STORE_SelectC_OutBus\" at MICROCODE_STORE.v(49) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_RD_Out MICROCODE_STORE.v(53) " "Output port \"MICROCODE_STORE_RD_Out\" at MICROCODE_STORE.v(53) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MICROCODE_STORE_WRMain_Out MICROCODE_STORE.v(54) " "Output port \"MICROCODE_STORE_WRMain_Out\" at MICROCODE_STORE.v(54) has no driver" {  } { { "rtl/MICROCODE_STORE.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MICROCODE_STORE.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564882 "|BB_SYSTEM|CONTROL:CONTROL_u0|MICROCODE_STORE:MICROCODE_STORE_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_LOGIC CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0 " "Elaborating entity \"BRANCH_LOGIC\" for hierarchy \"CONTROL:CONTROL_u0\|BRANCH_LOGIC:BRANCH_LOGIC_u0\"" {  } { { "rtl/CONTROL.v" "BRANCH_LOGIC_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564884 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BRANCH_LOGIC_Tipo_OutBus BRANCH_LOGIC.v(39) " "Output port \"BRANCH_LOGIC_Tipo_OutBus\" at BRANCH_LOGIC.v(39) has no driver" {  } { { "rtl/BRANCH_LOGIC.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/BRANCH_LOGIC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564885 "|BB_SYSTEM|CONTROL:CONTROL_u0|BRANCH_LOGIC:BRANCH_LOGIC_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_INCREMENTER CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0 " "Elaborating entity \"ADDRESS_INCREMENTER\" for hierarchy \"CONTROL:CONTROL_u0\|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0\"" {  } { { "rtl/CONTROL.v" "ADDRESS_INCREMENTER_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADDRESS_INCREMENTER.v(55) " "Verilog HDL assignment warning at ADDRESS_INCREMENTER.v(55): truncated value with size 32 to match size of target (11)" {  } { { "rtl/ADDRESS_INCREMENTER.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/ADDRESS_INCREMENTER.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570915564888 "|BB_SYSTEM|CONTROL:CONTROL_u0|ADDRESS_INCREMENTER:ADDRESS_INCREMENTER_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSADDRESS CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0 " "Elaborating entity \"CSADDRESS\" for hierarchy \"CONTROL:CONTROL_u0\|CSADDRESS:CSADDRESS_u0\"" {  } { { "rtl/CONTROL.v" "CSADDRESS_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564890 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CSADDRESS_CSAddress_OutBus CSADDRESS.v(40) " "Output port \"CSADDRESS_CSAddress_OutBus\" at CSADDRESS.v(40) has no driver" {  } { { "rtl/CSADDRESS.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CSADDRESS.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564891 "|BB_SYSTEM|CONTROL:CONTROL_u0|CSADDRESS:CSADDRESS_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR CONTROL:CONTROL_u0\|PSR:PSR_u0 " "Elaborating entity \"PSR\" for hierarchy \"CONTROL:CONTROL_u0\|PSR:PSR_u0\"" {  } { { "rtl/CONTROL.v" "PSR_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CONTROL.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564892 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSR_Psr_OutBus PSR.v(41) " "Output port \"PSR_Psr_OutBus\" at PSR.v(41) has no driver" {  } { { "rtl/PSR.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/PSR.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564892 "|BB_SYSTEM|CONTROL:CONTROL_u0|PSR:PSR_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_MEMORY MAIN_MEMORY:MAIN_MEMORY_u0 " "Elaborating entity \"MAIN_MEMORY\" for hierarchy \"MAIN_MEMORY:MAIN_MEMORY_u0\"" {  } { { "BB_SYSTEM.v" "MAIN_MEMORY_u0" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915564894 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAIN_MEMORY_Data_OutBus MAIN_MEMORY.v(42) " "Output port \"MAIN_MEMORY_Data_OutBus\" at MAIN_MEMORY.v(42) has no driver" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564895 "|BB_SYSTEM|MAIN_MEMORY:MAIN_MEMORY_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAIN_MEMORY_ACK_Out MAIN_MEMORY.v(41) " "Output port \"MAIN_MEMORY_ACK_Out\" at MAIN_MEMORY.v(41) has no driver" {  } { { "rtl/MAIN_MEMORY.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/MAIN_MEMORY.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570915564895 "|BB_SYSTEM|MAIN_MEMORY:MAIN_MEMORY_u0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[0\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[0\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[1\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[1\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[2\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[2\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[3\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[3\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[4\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[4\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[5\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[5\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[6\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[6\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[7\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[7\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[8\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[8\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[9\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[9\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[10\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[10\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[11\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[11\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[12\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[12\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[13\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[13\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[14\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[14\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[15\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[15\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[16\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[16\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[17\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[17\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[18\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[18\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[19\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[19\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[20\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[20\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[21\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[21\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[22\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[22\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[23\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[23\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[24\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[24\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[25\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[25\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[26\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[26\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[27\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[27\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[28\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[28\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[29\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[29\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[30\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[30\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BB_SYSTEM_data_OutBUS\[31\] GND " "Pin \"BB_SYSTEM_data_OutBUS\[31\]\" is stuck at GND" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570915565836 "|BB_SYSTEM|BB_SYSTEM_data_OutBUS[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570915565836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570915565970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570915565970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570915566063 "|BB_SYSTEM|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "BB_SYSTEM.v" "" { Text "C:/Users/js.gonzalez15/Documents/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570915566063 "|BB_SYSTEM|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570915566063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570915566064 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570915566064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570915566064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570915566080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 16:26:06 2019 " "Processing ended: Sat Oct 12 16:26:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570915566080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570915566080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570915566080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570915566080 ""}
