INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link
	Log files: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin.link_summary, at Mon Dec 20 22:49:52 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Dec 20 22:49:52 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_GAT_compute_one_graph.link_guidance.html', at Mon Dec 20 22:49:54 2021
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_u50_gen3x16_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:50:00] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.xo -keep --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --temp_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Dec 20 22:50:03 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:50:04] build_xd_ip_db started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/hw.hpfm -clkid 0 -ip /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_GAT_compute_one_graph_1_0,GAT_compute_one_graph -o /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:50:11] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.664 ; gain = 0.000 ; free physical = 193078 ; free virtual = 227678
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:50:11] cfgen started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cfgen -dmclkid 0 -r /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: GAT_compute_one_graph, num: 1  {GAT_compute_one_graph_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.node_feature_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.edge_list_in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.graph_attr to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.task_tb to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.graph_pred_linear_weight_fixed to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.graph_pred_linear_bias_fixed to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.gat_net_scoring_fn_target_fixed to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.gat_net_scoring_fn_source_fixed to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.gat_net_linear_proj_weight_fixed to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument GAT_compute_one_graph_1.gat_net_skip_proj_weight_fixed to HBM[0]
INFO: [SYSTEM_LINK 82-37] [22:50:15] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2017.664 ; gain = 0.000 ; free physical = 193074 ; free virtual = 227675
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:50:15] cf2bd started: /tools/reconfig/xilinx/Vitis/2021.1/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link --output_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:50:19] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.664 ; gain = 0.000 ; free physical = 193060 ; free virtual = 227667
INFO: [v++ 60-1441] [22:50:19] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 193096 ; free virtual = 227703
INFO: [v++ 60-1443] [22:50:19] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -rtd /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw.rtd -nofilter /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -o /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [22:50:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 193097 ; free virtual = 227706
INFO: [v++ 60-1443] [22:50:22] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [22:50:23] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 193082 ; free virtual = 227691
INFO: [v++ 60-1443] [22:50:23] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_gen3x16_xdma_201920_3 --remote_ip_cache /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/.ipcache -s --output_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int --log_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link --report_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link --config /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/vplConfig.ini -k /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link --no-info --iprepo /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_GAT_compute_one_graph_1_0 --messageDb /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link/vpl.pb /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link

****** vpl v2021.1.1 (64-bit)
  **** SW Build 3278995 on 2021-07-20-20:33:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.1
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[22:50:58] Run vpl: Step create_project: Started
Creating Vivado project.
[22:51:02] Run vpl: Step create_project: Completed
[22:51:02] Run vpl: Step create_bd: Started
[22:52:22] Run vpl: Step create_bd: RUNNING...
[22:52:32] Run vpl: Step create_bd: Completed
[22:52:32] Run vpl: Step update_bd: Started
[22:52:34] Run vpl: Step update_bd: Completed
[22:52:34] Run vpl: Step generate_target: Started
[22:53:52] Run vpl: Step generate_target: RUNNING...
[22:54:01] Run vpl: Step generate_target: Completed
[22:54:01] Run vpl: Step config_hw_runs: Started
[22:54:05] Run vpl: Step config_hw_runs: Completed
[22:54:05] Run vpl: Step synth: Started
[22:54:37] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:55:09] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:55:39] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:56:10] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:56:41] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:57:12] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:57:43] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:58:14] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:58:45] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:59:16] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[22:59:46] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:00:17] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:00:48] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:01:19] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:01:50] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:02:21] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:02:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:03:23] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:03:54] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:04:25] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:04:56] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:05:26] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:05:57] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:06:28] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:06:59] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:07:30] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:08:01] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:08:31] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:09:02] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:09:33] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[23:10:04] Top-level synthesis in progress.
[23:10:35] Top-level synthesis in progress.
[23:11:03] Run vpl: Step synth: Completed
[23:11:03] Run vpl: Step impl: Started
[23:17:46] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 27m 20s 

[23:17:46] Starting logic optimization..
[23:18:17] Phase 1 Retarget
[23:18:48] Phase 2 Constant propagation
[23:18:48] Phase 3 Sweep
[23:19:19] Phase 4 BUFG optimization
[23:19:50] Phase 5 Shift Register Optimization
[23:19:50] Phase 6 Post Processing Netlist
[23:21:54] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 07s 

[23:21:54] Starting logic placement..
[23:22:25] Phase 1 Placer Initialization
[23:22:25] Phase 1.1 Placer Initialization Netlist Sorting
[23:23:57] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:24:59] Phase 1.3 Build Placer Netlist Model
[23:26:32] Phase 1.4 Constrain Clocks/Macros
[23:26:32] Phase 2 Global Placement
[23:26:32] Phase 2.1 Floorplanning
[23:27:03] Phase 2.1.1 Partition Driven Placement
[23:27:03] Phase 2.1.1.1 PBP: Partition Driven Placement
[23:28:05] Phase 2.1.1.2 PBP: Clock Region Placement
[23:28:36] Phase 2.1.1.3 PBP: Discrete Incremental
[23:29:07] Phase 2.1.1.4 PBP: Compute Congestion
[23:29:07] Phase 2.1.1.5 PBP: Macro Placement
[23:29:07] Phase 2.1.1.6 PBP: UpdateTiming
[23:29:38] Phase 2.1.1.7 PBP: Add part constraints
[23:29:38] Phase 2.2 Physical Synthesis After Floorplan
[23:30:09] Phase 2.3 Update Timing before SLR Path Opt
[23:30:09] Phase 2.4 Post-Processing in Floorplanning
[23:30:09] Phase 2.5 Global Placement Core
[23:34:18] Phase 2.5.1 Physical Synthesis In Placer
[23:37:55] Phase 3 Detail Placement
[23:37:55] Phase 3.1 Commit Multi Column Macros
[23:37:55] Phase 3.2 Commit Most Macros & LUTRAMs
[23:38:57] Phase 3.3 Small Shape DP
[23:38:57] Phase 3.3.1 Small Shape Clustering
[23:39:28] Phase 3.3.2 Flow Legalize Slice Clusters
[23:39:28] Phase 3.3.3 Slice Area Swap
[23:39:59] Phase 3.4 Place Remaining
[23:39:59] Phase 3.5 Re-assign LUT pins
[23:40:30] Phase 3.6 Pipeline Register Optimization
[23:40:30] Phase 3.7 Fast Optimization
[23:41:32] Phase 4 Post Placement Optimization and Clean-Up
[23:41:32] Phase 4.1 Post Commit Optimization
[23:42:34] Phase 4.1.1 Post Placement Optimization
[23:42:34] Phase 4.1.1.1 BUFG Insertion
[23:42:34] Phase 1 Physical Synthesis Initialization
[23:43:05] Phase 4.1.1.2 BUFG Replication
[23:43:05] Phase 4.1.1.3 Post Placement Timing Optimization
[23:45:10] Phase 4.1.1.4 Replication
[23:46:12] Phase 4.2 Post Placement Cleanup
[23:46:12] Phase 4.3 Placer Reporting
[23:46:12] Phase 4.3.1 Print Estimated Congestion
[23:46:12] Phase 4.4 Final Placement Cleanup
[23:54:29] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 32m 34s 

[23:54:29] Starting logic routing..
[23:55:00] Phase 1 Build RT Design
[23:56:33] Phase 2 Router Initialization
[23:56:33] Phase 2.1 Fix Topology Constraints
[23:57:04] Phase 2.2 Pre Route Cleanup
[23:57:35] Phase 2.3 Global Clock Net Routing
[23:57:35] Phase 2.4 Update Timing
[23:59:39] Phase 2.5 Update Timing for Bus Skew
[23:59:39] Phase 2.5.1 Update Timing
[00:00:10] Phase 3 Initial Routing
[00:00:10] Phase 3.1 Global Routing
[00:01:12] Phase 4 Rip-up And Reroute
[00:01:12] Phase 4.1 Global Iteration 0
[00:07:25] Phase 4.2 Global Iteration 1
[00:10:00] Phase 4.3 Global Iteration 2
[00:11:03] Phase 5 Delay and Skew Optimization
[00:11:03] Phase 5.1 Delay CleanUp
[00:11:03] Phase 5.1.1 Update Timing
[00:11:34] Phase 5.1.2 Update Timing
[00:12:05] Phase 5.2 Clock Skew Optimization
[00:12:36] Phase 6 Post Hold Fix
[00:12:36] Phase 6.1 Hold Fix Iter
[00:12:36] Phase 6.1.1 Update Timing
[00:13:07] Phase 7 Leaf Clock Prog Delay Opt
[00:14:41] Phase 7.1 Delay CleanUp
[00:14:41] Phase 7.1.1 Update Timing
[00:15:12] Phase 7.1.2 Update Timing
[00:15:43] Phase 7.2 Hold Fix Iter
[00:15:43] Phase 7.2.1 Update Timing
[00:16:14] Phase 7.3 Additional Hold Fix
[00:17:16] Phase 8 Route finalize
[00:17:47] Phase 9 Verifying routed nets
[00:17:47] Phase 10 Depositing Routes
[00:18:18] Phase 11 Post Router Timing
[00:18:49] Phase 12 Physical Synthesis in Router
[00:18:49] Phase 12.1 Physical Synthesis Initialization
[00:19:51] Phase 12.2 Critical Path Optimization
[00:20:22] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 25m 52s 

[00:20:22] Starting bitstream generation..
[00:28:08] Creating bitmap...
[00:34:52] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[00:34:52] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 30s 
[00:35:36] Run vpl: Step impl: Completed
[00:35:37] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [00:35:38] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:04 ; elapsed = 01:45:14 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 189326 ; free virtual = 225493
INFO: [v++ 60-1443] [00:35:38] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 435, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 247
INFO: [v++ 60-1453] Command Line: cf2sw -a /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/address_map.xml -sdsl /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/sdsl.dat -xclbin /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/xclbin_orig.xml -rtd /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link.rtd -o /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [00:35:41] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 189327 ; free virtual = 225494
INFO: [v++ 60-1443] [00:35:41] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link.rtd --append-section :JSON:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link_xml.rtd --add-section BUILD_METADATA:JSON:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link.xml --add-section SYSTEM_METADATA:RAW:/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 36427826 bytes
Format : RAW
File   : '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3317 bytes
Format : JSON
File   : '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 228607 bytes
Format : RAW
File   : '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/GAT_compute_one_graph.link.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17353 bytes
Format : RAW
File   : '/nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (36706344 bytes) to the output file: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [00:35:42] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 189291 ; free virtual = 225493
INFO: [v++ 60-1443] [00:35:42] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin.info --input /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [00:35:42] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 189293 ; free virtual = 225495
INFO: [v++ 60-1443] [00:35:42] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [00:35:42] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1886.492 ; gain = 0.000 ; free physical = 189293 ; free virtual = 225495
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/system_estimate_GAT_compute_one_graph.link.xtxt
INFO: [v++ 60-586] Created /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.ltx
INFO: [v++ 60-586] Created ./build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/v++_link_GAT_compute_one_graph.link_guidance.html
	Timing Report: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/vivado.log
	Steps Log File: /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/_x.hw.xilinx_u50_gen3x16_xdma_201920_3/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /nethome/yhe374/GNN_Acc/GAT/GAT_U50/HLS_test_cosim/build_dir.hw.xilinx_u50_gen3x16_xdma_201920_3/GAT_compute_one_graph.link.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 46m 7s
INFO: [v++ 60-1653] Closing dispatch client.
