Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/3150101155/vram/top_vga_test_isim_beh.exe -prj F:/3150101155/vram/top_vga_test_beh.prj work.top_vga_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "F:/3150101155/vram/vga_sync.v" into library work
Analyzing Verilog file "F:/3150101155/vram/ipcore_dir/vram.v" into library work
Analyzing Verilog file "F:/3150101155/vram/vga.v" into library work
Analyzing Verilog file "F:/3150101155/vram/clkdiv.v" into library work
Analyzing Verilog file "F:/3150101155/vram/top_vga.v" into library work
Analyzing Verilog file "F:/3150101155/vram/top_vga_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106504 KB
Fuse CPU Usage: 374 ms
Compiling module VCC
Compiling module GND
Compiling module clkdiv
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module vram
Compiling module vga_sync
Compiling module vga
Compiling module BUF
Compiling module top_vga
Compiling module top_vga_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable F:/3150101155/vram/top_vga_test_isim_beh.exe
Fuse Memory Usage: 112824 KB
Fuse CPU Usage: 499 ms
