// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Wed Nov 20 01:56:29 2024
// Host        : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_yolo_max_pool_top_0_0_sim_netlist.v
// Design      : design_1_yolo_max_pool_top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_yolo_max_pool_top_0_0,yolo_max_pool_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "yolo_max_pool_top,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_BRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TDATA,
    inStream_TDEST,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TDATA,
    outStream_TDEST,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR" *) input [5:0]s_axi_CTRL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID" *) input s_axi_CTRL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY" *) output s_axi_CTRL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA" *) input [31:0]s_axi_CTRL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB" *) input [3:0]s_axi_CTRL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID" *) input s_axi_CTRL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY" *) output s_axi_CTRL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP" *) output [1:0]s_axi_CTRL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID" *) output s_axi_CTRL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY" *) input s_axi_CTRL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR" *) input [5:0]s_axi_CTRL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID" *) input s_axi_CTRL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY" *) output s_axi_CTRL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA" *) output [31:0]s_axi_CTRL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP" *) output [1:0]s_axi_CTRL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID" *) output s_axi_CTRL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:inStream:outStream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TVALID" *) input inStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TREADY" *) output inStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDATA" *) input [63:0]inStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDEST" *) input [5:0]inStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TKEEP" *) input [7:0]inStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TSTRB" *) input [7:0]inStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TUSER" *) input [1:0]inStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TLAST" *) input [0:0]inStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME inStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]inStream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TVALID" *) output outStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TREADY" *) input outStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDATA" *) output [63:0]outStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDEST" *) output [5:0]outStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TKEEP" *) output [7:0]outStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TSTRB" *) output [7:0]outStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TUSER" *) output [1:0]outStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TLAST" *) output [0:0]outStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME outStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [4:0]outStream_TID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:0]inStream_TDATA;
  wire [5:0]inStream_TDEST;
  wire [4:0]inStream_TID;
  wire [7:0]inStream_TKEEP;
  wire inStream_TREADY;
  wire [7:0]inStream_TSTRB;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;
  wire interrupt;
  wire [63:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [7:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire [7:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [9:0]\^s_axi_CTRL_BUS_RDATA ;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire [1:0]NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED;
  wire [31:10]NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED;

  assign s_axi_CTRL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[15] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[14] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[13] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[12] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[11] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[10] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[9:0] = \^s_axi_CTRL_BUS_RDATA [9:0];
  assign s_axi_CTRL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "10'b0000000001" *) 
  (* ap_ST_fsm_state10 = "10'b1000000000" *) 
  (* ap_ST_fsm_state2 = "10'b0000000010" *) 
  (* ap_ST_fsm_state3 = "10'b0000000100" *) 
  (* ap_ST_fsm_state4 = "10'b0000001000" *) 
  (* ap_ST_fsm_state5 = "10'b0000010000" *) 
  (* ap_ST_fsm_state6 = "10'b0000100000" *) 
  (* ap_ST_fsm_state7 = "10'b0001000000" *) 
  (* ap_ST_fsm_state8 = "10'b0010000000" *) 
  (* ap_ST_fsm_state9 = "10'b0100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TID(inStream_TID),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TLAST(1'b0),
        .inStream_TREADY(inStream_TREADY),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID),
        .interrupt(interrupt),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TID(outStream_TID),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB),
        .outStream_TUSER(outStream_TUSER),
        .outStream_TVALID(outStream_TVALID),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARREADY(s_axi_CTRL_BUS_ARREADY),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWREADY(s_axi_CTRL_BUS_AWREADY),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_BRESP(NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BUS_BVALID(s_axi_CTRL_BUS_BVALID),
        .s_axi_CTRL_BUS_RDATA({NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED[31:10],\^s_axi_CTRL_BUS_RDATA }),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RRESP(NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_BUS_WDATA[8:0]}),
        .s_axi_CTRL_BUS_WREADY(s_axi_CTRL_BUS_WREADY),
        .s_axi_CTRL_BUS_WSTRB({1'b0,1'b0,s_axi_CTRL_BUS_WSTRB[1:0]}),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID));
endmodule

(* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "10'b0000000001" *) 
(* ap_ST_fsm_state10 = "10'b1000000000" *) (* ap_ST_fsm_state2 = "10'b0000000010" *) (* ap_ST_fsm_state3 = "10'b0000000100" *) 
(* ap_ST_fsm_state4 = "10'b0000001000" *) (* ap_ST_fsm_state5 = "10'b0000010000" *) (* ap_ST_fsm_state6 = "10'b0000100000" *) 
(* ap_ST_fsm_state7 = "10'b0001000000" *) (* ap_ST_fsm_state8 = "10'b0010000000" *) (* ap_ST_fsm_state9 = "10'b0100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top
   (ap_clk,
    ap_rst_n,
    inStream_TDATA,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    inStream_TDEST,
    outStream_TDATA,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID,
    outStream_TDEST,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [63:0]inStream_TDATA;
  input inStream_TVALID;
  output inStream_TREADY;
  input [7:0]inStream_TKEEP;
  input [7:0]inStream_TSTRB;
  input [1:0]inStream_TUSER;
  input [0:0]inStream_TLAST;
  input [4:0]inStream_TID;
  input [5:0]inStream_TDEST;
  output [63:0]outStream_TDATA;
  output outStream_TVALID;
  input outStream_TREADY;
  output [7:0]outStream_TKEEP;
  output [7:0]outStream_TSTRB;
  output [1:0]outStream_TUSER;
  output [0:0]outStream_TLAST;
  output [4:0]outStream_TID;
  output [5:0]outStream_TDEST;
  input s_axi_CTRL_BUS_AWVALID;
  output s_axi_CTRL_BUS_AWREADY;
  input [5:0]s_axi_CTRL_BUS_AWADDR;
  input s_axi_CTRL_BUS_WVALID;
  output s_axi_CTRL_BUS_WREADY;
  input [31:0]s_axi_CTRL_BUS_WDATA;
  input [3:0]s_axi_CTRL_BUS_WSTRB;
  input s_axi_CTRL_BUS_ARVALID;
  output s_axi_CTRL_BUS_ARREADY;
  input [5:0]s_axi_CTRL_BUS_ARADDR;
  output s_axi_CTRL_BUS_RVALID;
  input s_axi_CTRL_BUS_RREADY;
  output [31:0]s_axi_CTRL_BUS_RDATA;
  output [1:0]s_axi_CTRL_BUS_RRESP;
  output s_axi_CTRL_BUS_BVALID;
  input s_axi_CTRL_BUS_BREADY;
  output [1:0]s_axi_CTRL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_10;
  wire B_V_data_1_sel_wr_11;
  wire B_V_data_1_sel_wr_6;
  wire B_V_data_1_sel_wr_7;
  wire B_V_data_1_sel_wr_8;
  wire B_V_data_1_sel_wr_9;
  wire [1:1]B_V_data_1_state;
  wire [1:1]B_V_data_1_state_0;
  wire [1:1]B_V_data_1_state_1;
  wire [1:1]B_V_data_1_state_2;
  wire [1:1]B_V_data_1_state_3;
  wire [1:1]B_V_data_1_state_4;
  wire [1:1]B_V_data_1_state_5;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0 ;
  wire \cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0 ;
  wire \cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0 ;
  wire \cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0] ;
  wire [16:0]dout;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg;
  wire [15:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1;
  wire [15:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1;
  wire [15:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1;
  wire [11:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0;
  wire [11:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1;
  wire [15:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1;
  wire [11:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0;
  wire [11:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74;
  wire [63:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA;
  wire [5:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST;
  wire [4:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID;
  wire [7:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST;
  wire [7:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB;
  wire [1:0]grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire \icmp_ln1027_1_reg_854[0]_i_1_n_0 ;
  wire \icmp_ln1027_1_reg_854[0]_i_2_n_0 ;
  wire \icmp_ln1027_1_reg_854_reg_n_0_[0] ;
  wire \icmp_ln1027_2_reg_859[0]_i_1_n_0 ;
  wire \icmp_ln1027_2_reg_859[0]_i_2_n_0 ;
  wire \icmp_ln1027_2_reg_859[0]_i_3_n_0 ;
  wire \icmp_ln1027_2_reg_859[0]_i_4_n_0 ;
  wire \icmp_ln1027_2_reg_859[0]_i_5_n_0 ;
  wire \icmp_ln1027_2_reg_859_reg_n_0_[0] ;
  wire \icmp_ln1027_reg_899[0]_i_1_n_0 ;
  wire \icmp_ln1027_reg_899_reg_n_0_[0] ;
  wire [63:0]inStream_TDATA;
  wire [63:0]inStream_TDATA_int_regslice;
  wire [5:0]inStream_TDEST;
  wire [5:0]inStream_TDEST_int_regslice;
  wire [4:0]inStream_TID;
  wire [4:0]inStream_TID_int_regslice;
  wire [7:0]inStream_TKEEP;
  wire [7:0]inStream_TKEEP_int_regslice;
  wire inStream_TREADY;
  wire inStream_TREADY_int_regslice;
  wire [7:0]inStream_TSTRB;
  wire [7:0]inStream_TSTRB_int_regslice;
  wire [1:0]inStream_TUSER;
  wire [1:0]inStream_TUSER_int_regslice;
  wire inStream_TVALID;
  wire inStream_TVALID_int_regslice;
  wire [3:0]input_fold_ch;
  wire [3:0]input_fold_ch_read_reg_789;
  wire [8:0]input_h;
  wire [8:0]input_h_read_reg_803;
  wire [8:0]input_w;
  wire [8:0]input_w_read_reg_797;
  wire interrupt;
  wire [15:0]line_buff_group_0_val_V_1_q0;
  wire [15:0]line_buff_group_0_val_V_q0;
  wire line_buff_group_1_val_V_1_ce0;
  wire [15:0]line_buff_group_1_val_V_1_q0;
  wire line_buff_group_1_val_V_1_we1;
  wire line_buff_group_1_val_V_ce0;
  wire [15:0]line_buff_group_1_val_V_q0;
  wire [15:0]line_buff_group_2_val_V_1_q0;
  wire [15:0]line_buff_group_2_val_V_q0;
  wire [15:0]line_buff_group_3_val_V_1_q0;
  wire [15:0]line_buff_group_3_val_V_q0;
  wire [14:0]mul_ln4_1_reg_826;
  wire mul_ln4_1_reg_826_reg_i_1_n_0;
  wire mul_ln4_1_reg_826_reg_i_2_n_0;
  wire mul_ln4_1_reg_826_reg_i_3_n_0;
  wire mul_ln4_1_reg_826_reg_i_4_n_0;
  wire mul_ln4_1_reg_826_reg_i_5_n_0;
  wire mul_ln4_1_reg_826_reg_i_6_n_0;
  wire [16:0]mul_ln4_2_reg_833;
  wire [25:0]mul_ln4_3_reg_849;
  wire [5:0]mul_ln4_reg_820;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_0;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_1;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_10;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_11;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_12;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_13;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_14;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_15;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_16;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_17;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_18;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_19;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_2;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_20;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_21;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_22;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_23;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_24;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_25;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_26;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_27;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_28;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_29;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_3;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_30;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_31;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_32;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_4;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_5;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_6;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_7;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_8;
  wire mul_mul_9ns_17ns_26_4_1_U55_n_9;
  wire notlhs1_mid1182_fu_749_p2;
  wire notlhs1_mid1182_reg_884;
  wire notrhs_mid1192_fu_756_p2;
  wire notrhs_mid1192_reg_889;
  wire \notrhs_mid1192_reg_889[0]_i_2_n_0 ;
  wire [63:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [7:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;
  wire [7:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire [8:0]output_h;
  wire [8:0]output_h_read_reg_814;
  wire [8:0]output_w;
  wire [8:0]output_w_read_reg_808;
  wire regslice_both_outStream_V_data_V_U_n_4;
  wire regslice_both_outStream_V_dest_V_U_n_0;
  wire regslice_both_outStream_V_dest_V_U_n_1;
  wire regslice_both_outStream_V_id_V_U_n_0;
  wire regslice_both_outStream_V_id_V_U_n_1;
  wire regslice_both_outStream_V_keep_V_U_n_0;
  wire regslice_both_outStream_V_keep_V_U_n_1;
  wire regslice_both_outStream_V_last_V_U_n_0;
  wire regslice_both_outStream_V_last_V_U_n_1;
  wire regslice_both_outStream_V_strb_V_U_n_0;
  wire regslice_both_outStream_V_strb_V_U_n_1;
  wire regslice_both_outStream_V_user_V_U_n_0;
  wire regslice_both_outStream_V_user_V_U_n_1;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [9:0]\^s_axi_CTRL_BUS_RDATA ;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire [1:0]stride;
  wire [1:0]stride_read_reg_781;
  wire [2:0]sub_i_i270_fu_712_p2;
  wire [2:0]sub_i_i270_reg_864;
  wire [9:0]sub_i_i56_fu_732_p2;
  wire [9:0]sub_i_i56_reg_874;
  wire \sub_i_i56_reg_874[9]_i_2_n_0 ;
  wire [0:0]sub_i_i87_fu_722_p2;
  wire [9:0]sub_i_i87_reg_869;
  wire \sub_i_i87_reg_869[1]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[2]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[3]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[4]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[5]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[6]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[7]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[8]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[9]_i_1_n_0 ;
  wire \sub_i_i87_reg_869[9]_i_2_n_0 ;
  wire [4:0]sub_i_i_fu_742_p2;
  wire [4:0]sub_i_i_reg_879;
  wire NLW_mul_ln4_1_reg_826_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mul_ln4_1_reg_826_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mul_ln4_1_reg_826_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mul_ln4_1_reg_826_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mul_ln4_1_reg_826_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mul_ln4_1_reg_826_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mul_ln4_1_reg_826_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mul_ln4_1_reg_826_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mul_ln4_1_reg_826_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_mul_ln4_1_reg_826_reg_P_UNCONNECTED;
  wire [47:0]NLW_mul_ln4_1_reg_826_reg_PCOUT_UNCONNECTED;

  assign s_axi_CTRL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[15] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[14] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[13] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[12] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[11] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[10] = \<const0> ;
  assign s_axi_CTRL_BUS_RDATA[9:0] = \^s_axi_CTRL_BUS_RDATA [9:0];
  assign s_axi_CTRL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_CTRL_BUS_s_axi CTRL_BUS_s_axi_U
       (.D(stride),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_BUS_WREADY),
        .Q(input_fold_ch),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_2__0_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_3__0_n_0 ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .int_ap_start_reg_0(ap_NS_fsm[1]),
        .\int_input_h_reg[8]_0 (input_h),
        .\int_input_w_reg[8]_0 (input_w),
        .\int_output_h_reg[8]_0 (output_h),
        .\int_output_w_reg[8]_0 (output_w),
        .interrupt(interrupt),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_BVALID(s_axi_CTRL_BUS_BVALID),
        .s_axi_CTRL_BUS_RDATA(\^s_axi_CTRL_BUS_RDATA ),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA(s_axi_CTRL_BUS_WDATA[8:0]),
        .s_axi_CTRL_BUS_WSTRB(s_axi_CTRL_BUS_WSTRB[1:0]),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_0_[5] ),
        .I1(\ap_CS_fsm_reg_n_0_[4] ),
        .I2(\ap_CS_fsm_reg_n_0_[3] ),
        .I3(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state7),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cmp_i_i606_not_mid1214_reg_894[0]_i_1 
       (.I0(\cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0 ),
        .I1(\cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0 ),
        .I2(ap_CS_fsm_state8),
        .I3(\cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0] ),
        .O(\cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_i_i606_not_mid1214_reg_894[0]_i_2 
       (.I0(input_w_read_reg_797[1]),
        .I1(input_w_read_reg_797[0]),
        .I2(input_w_read_reg_797[3]),
        .I3(input_w_read_reg_797[2]),
        .O(\cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cmp_i_i606_not_mid1214_reg_894[0]_i_3 
       (.I0(input_w_read_reg_797[4]),
        .I1(input_w_read_reg_797[5]),
        .I2(input_w_read_reg_797[6]),
        .I3(input_w_read_reg_797[7]),
        .I4(input_w_read_reg_797[8]),
        .I5(ap_CS_fsm_state8),
        .O(\cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0 ));
  FDRE \cmp_i_i606_not_mid1214_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0 ),
        .Q(\cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_6),
        .B_V_data_1_sel_wr_10(B_V_data_1_sel_wr_8),
        .B_V_data_1_sel_wr_11(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_6(B_V_data_1_sel_wr_7),
        .B_V_data_1_sel_wr_7(B_V_data_1_sel_wr_9),
        .B_V_data_1_sel_wr_8(B_V_data_1_sel_wr_11),
        .B_V_data_1_sel_wr_9(B_V_data_1_sel_wr_10),
        .B_V_data_1_state(B_V_data_1_state_5),
        .B_V_data_1_state_0(B_V_data_1_state_4),
        .B_V_data_1_state_1(B_V_data_1_state_3),
        .B_V_data_1_state_2(B_V_data_1_state_2),
        .B_V_data_1_state_3(B_V_data_1_state_1),
        .B_V_data_1_state_4(B_V_data_1_state_0),
        .B_V_data_1_state_5(B_V_data_1_state),
        .\B_V_data_1_state_reg[1] (regslice_both_outStream_V_dest_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_dest_V_U_n_0),
        .\B_V_data_1_state_reg[1]_1 (regslice_both_outStream_V_id_V_U_n_1),
        .\B_V_data_1_state_reg[1]_10 (regslice_both_outStream_V_keep_V_U_n_0),
        .\B_V_data_1_state_reg[1]_11 (outStream_TVALID),
        .\B_V_data_1_state_reg[1]_2 (regslice_both_outStream_V_id_V_U_n_0),
        .\B_V_data_1_state_reg[1]_3 (regslice_both_outStream_V_last_V_U_n_1),
        .\B_V_data_1_state_reg[1]_4 (regslice_both_outStream_V_last_V_U_n_0),
        .\B_V_data_1_state_reg[1]_5 (regslice_both_outStream_V_user_V_U_n_1),
        .\B_V_data_1_state_reg[1]_6 (regslice_both_outStream_V_user_V_U_n_0),
        .\B_V_data_1_state_reg[1]_7 (regslice_both_outStream_V_strb_V_U_n_1),
        .\B_V_data_1_state_reg[1]_8 (regslice_both_outStream_V_strb_V_U_n_0),
        .\B_V_data_1_state_reg[1]_9 (regslice_both_outStream_V_keep_V_U_n_1),
        .D(ap_NS_fsm[9:8]),
        .P(mul_ln4_1_reg_826),
        .Q(sub_i_i270_reg_864),
        .WEA(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51),
        .add_ln984_1_reg_2456_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0),
        .address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1),
        .\ap_CS_fsm_reg[1]_0 (line_buff_group_1_val_V_ce0),
        .\ap_CS_fsm_reg[1]_1 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59),
        .\ap_CS_fsm_reg[1]_2 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60),
        .\ap_CS_fsm_reg[1]_3 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61),
        .\ap_CS_fsm_reg[1]_4 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62),
        .\ap_CS_fsm_reg[1]_5 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63),
        .\ap_CS_fsm_reg[1]_6 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64),
        .\ap_CS_fsm_reg[1]_7 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65),
        .\ap_CS_fsm_reg[1]_8 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66),
        .\ap_CS_fsm_reg[9] ({ap_CS_fsm_state9,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[9]_0 (regslice_both_outStream_V_data_V_U_n_4),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53),
        .ap_enable_reg_pp0_iter2_reg_1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54),
        .ap_enable_reg_pp0_iter2_reg_2(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55),
        .ap_enable_reg_pp0_iter2_reg_3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56),
        .ap_enable_reg_pp0_iter2_reg_4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57),
        .ap_enable_reg_pp0_iter2_reg_5(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58),
        .ap_enable_reg_pp0_iter3_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68),
        .ap_enable_reg_pp0_iter3_reg_1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69),
        .ap_enable_reg_pp0_iter3_reg_2(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70),
        .ap_enable_reg_pp0_iter3_reg_3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71),
        .ap_enable_reg_pp0_iter3_reg_4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72),
        .ap_enable_reg_pp0_iter3_reg_5(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73),
        .ap_enable_reg_pp0_iter3_reg_6(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74),
        .\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1),
        .\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1),
        .\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1),
        .\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(line_buff_group_1_val_V_1_ce0),
        .ce1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52),
        .\curr_input_dest_V_load_reg_2676_reg[5]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST),
        .\curr_input_id_V_load_reg_2671_reg[4]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID),
        .\curr_input_keep_V_load_reg_2656_reg[7]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP),
        .\curr_input_strb_V_load_reg_2661_reg[7]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB),
        .\curr_input_user_V_load_reg_2666_reg[1]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .\icmp_ln1027_3_reg_2152_reg[0]_0 (mul_ln4_3_reg_849),
        .\icmp_ln1027_4_reg_2162_reg[0]_0 (mul_ln4_2_reg_833),
        .inStream_TDATA_int_regslice(inStream_TDATA_int_regslice),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .\input_h_cast_cast_reg_2107_reg[8]_0 (input_h_read_reg_803),
        .\input_w_cast_cast_reg_2100_reg[8]_0 (input_w_read_reg_797),
        .\kernel_window_val_V_10_reg_2561_reg[15]_0 (line_buff_group_2_val_V_1_q0),
        .\kernel_window_val_V_12_reg_2566_reg[15]_0 (line_buff_group_3_val_V_q0),
        .\kernel_window_val_V_14_reg_2571_reg[15]_0 (line_buff_group_3_val_V_1_q0),
        .\kernel_window_val_V_2_reg_2541_reg[15]_0 (line_buff_group_0_val_V_1_q0),
        .\kernel_window_val_V_4_reg_2546_reg[15]_0 (line_buff_group_1_val_V_q0),
        .\kernel_window_val_V_6_reg_2551_reg[15]_0 (line_buff_group_1_val_V_1_q0),
        .\kernel_window_val_V_8_reg_2556_reg[15]_0 (line_buff_group_2_val_V_q0),
        .\last_reg_2441_reg[0]_0 (sub_i_i_reg_879),
        .\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1),
        .notlhs1_mid1182_reg_884(notlhs1_mid1182_reg_884),
        .notlhs_fu_885_p2_carry_0(sub_i_i87_reg_869),
        .notrhs_fu_991_p2_carry_0(sub_i_i56_reg_874),
        .notrhs_mid1192_reg_889(notrhs_mid1192_reg_889),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .\p_read_reg_72_reg[15] (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA),
        .q0(line_buff_group_0_val_V_q0),
        .\select_ln1027_10_reg_2184_reg[0]_0 (\icmp_ln1027_2_reg_859_reg_n_0_[0] ),
        .\select_ln1027_22_reg_2281_reg[0]_0 (input_fold_ch_read_reg_789),
        .\select_ln1027_23_reg_2286_reg[0]_0 (mul_ln4_reg_820),
        .\select_ln1027_23_reg_2286_reg[0]_1 (\icmp_ln1027_1_reg_854_reg_n_0_[0] ),
        .\select_ln1027_33_reg_2349_reg[0]_0 (\icmp_ln1027_reg_899_reg_n_0_[0] ),
        .\select_ln1027_37_reg_2376_reg[0]_0 (\cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0] ),
        .\stride_cast2_cast_reg_2092_reg[1]_0 (stride_read_reg_781),
        .\tmp_dest_V_reg_2416_reg[5]_0 (inStream_TDEST_int_regslice),
        .\tmp_id_V_reg_2411_reg[4]_0 (inStream_TID_int_regslice),
        .\tmp_keep_V_reg_2396_reg[7]_0 (inStream_TKEEP_int_regslice),
        .\tmp_strb_V_reg_2401_reg[7]_0 (inStream_TSTRB_int_regslice),
        .\tmp_user_V_reg_2406_reg[1]_0 (inStream_TUSER_int_regslice),
        .we1(line_buff_group_1_val_V_1_we1));
  FDRE #(
    .INIT(1'b0)) 
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67),
        .Q(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \icmp_ln1027_1_reg_854[0]_i_1 
       (.I0(mul_ln4_reg_820[2]),
        .I1(mul_ln4_reg_820[1]),
        .I2(mul_ln4_reg_820[0]),
        .I3(\icmp_ln1027_1_reg_854[0]_i_2_n_0 ),
        .I4(ap_CS_fsm_state7),
        .I5(\icmp_ln1027_1_reg_854_reg_n_0_[0] ),
        .O(\icmp_ln1027_1_reg_854[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1027_1_reg_854[0]_i_2 
       (.I0(mul_ln4_reg_820[5]),
        .I1(ap_CS_fsm_state7),
        .I2(mul_ln4_reg_820[4]),
        .I3(mul_ln4_reg_820[3]),
        .O(\icmp_ln1027_1_reg_854[0]_i_2_n_0 ));
  FDRE \icmp_ln1027_1_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_1_reg_854[0]_i_1_n_0 ),
        .Q(\icmp_ln1027_1_reg_854_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \icmp_ln1027_2_reg_859[0]_i_1 
       (.I0(\icmp_ln1027_2_reg_859[0]_i_2_n_0 ),
        .I1(\icmp_ln1027_2_reg_859[0]_i_3_n_0 ),
        .I2(\icmp_ln1027_2_reg_859[0]_i_4_n_0 ),
        .I3(\icmp_ln1027_2_reg_859[0]_i_5_n_0 ),
        .I4(ap_CS_fsm_state7),
        .I5(\icmp_ln1027_2_reg_859_reg_n_0_[0] ),
        .O(\icmp_ln1027_2_reg_859[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln1027_2_reg_859[0]_i_2 
       (.I0(mul_ln4_1_reg_826[14]),
        .I1(ap_CS_fsm_state7),
        .I2(mul_ln4_1_reg_826[13]),
        .I3(mul_ln4_1_reg_826[12]),
        .O(\icmp_ln1027_2_reg_859[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1027_2_reg_859[0]_i_3 
       (.I0(mul_ln4_1_reg_826[11]),
        .I1(mul_ln4_1_reg_826[10]),
        .I2(mul_ln4_1_reg_826[9]),
        .I3(mul_ln4_1_reg_826[8]),
        .O(\icmp_ln1027_2_reg_859[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1027_2_reg_859[0]_i_4 
       (.I0(mul_ln4_1_reg_826[1]),
        .I1(mul_ln4_1_reg_826[0]),
        .I2(mul_ln4_1_reg_826[3]),
        .I3(mul_ln4_1_reg_826[2]),
        .O(\icmp_ln1027_2_reg_859[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1027_2_reg_859[0]_i_5 
       (.I0(mul_ln4_1_reg_826[7]),
        .I1(mul_ln4_1_reg_826[6]),
        .I2(mul_ln4_1_reg_826[5]),
        .I3(mul_ln4_1_reg_826[4]),
        .O(\icmp_ln1027_2_reg_859[0]_i_5_n_0 ));
  FDRE \icmp_ln1027_2_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_2_reg_859[0]_i_1_n_0 ),
        .Q(\icmp_ln1027_2_reg_859_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \icmp_ln1027_reg_899[0]_i_1 
       (.I0(input_fold_ch_read_reg_789[0]),
        .I1(input_fold_ch_read_reg_789[1]),
        .I2(input_fold_ch_read_reg_789[2]),
        .I3(input_fold_ch_read_reg_789[3]),
        .I4(ap_CS_fsm_state8),
        .I5(\icmp_ln1027_reg_899_reg_n_0_[0] ),
        .O(\icmp_ln1027_reg_899[0]_i_1_n_0 ));
  FDRE \icmp_ln1027_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1027_reg_899[0]_i_1_n_0 ),
        .Q(\icmp_ln1027_reg_899_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \input_fold_ch_read_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_fold_ch[0]),
        .Q(input_fold_ch_read_reg_789[0]),
        .R(1'b0));
  FDRE \input_fold_ch_read_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_fold_ch[1]),
        .Q(input_fold_ch_read_reg_789[1]),
        .R(1'b0));
  FDRE \input_fold_ch_read_reg_789_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_fold_ch[2]),
        .Q(input_fold_ch_read_reg_789[2]),
        .R(1'b0));
  FDRE \input_fold_ch_read_reg_789_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_fold_ch[3]),
        .Q(input_fold_ch_read_reg_789[3]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[0]),
        .Q(input_h_read_reg_803[0]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[1]),
        .Q(input_h_read_reg_803[1]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[2]),
        .Q(input_h_read_reg_803[2]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[3]),
        .Q(input_h_read_reg_803[3]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[4]),
        .Q(input_h_read_reg_803[4]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[5]),
        .Q(input_h_read_reg_803[5]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[6]),
        .Q(input_h_read_reg_803[6]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[7]),
        .Q(input_h_read_reg_803[7]),
        .R(1'b0));
  FDRE \input_h_read_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_h[8]),
        .Q(input_h_read_reg_803[8]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[0]),
        .Q(input_w_read_reg_797[0]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[1]),
        .Q(input_w_read_reg_797[1]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[2]),
        .Q(input_w_read_reg_797[2]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[3]),
        .Q(input_w_read_reg_797[3]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[4]),
        .Q(input_w_read_reg_797[4]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[5]),
        .Q(input_w_read_reg_797[5]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[6]),
        .Q(input_w_read_reg_797[6]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[7]),
        .Q(input_w_read_reg_797[7]),
        .R(1'b0));
  FDRE \input_w_read_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_w[8]),
        .Q(input_w_read_reg_797[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W line_buff_group_0_val_V_1_U
       (.address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_1_ce0),
        .ce1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58),
        .d1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1),
        .q0(line_buff_group_0_val_V_1_q0),
        .ram_reg_0_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57),
        .we1(line_buff_group_1_val_V_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0 line_buff_group_0_val_V_U
       (.address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_ce0),
        .d1(line_buff_group_0_val_V_1_q0),
        .q0(line_buff_group_0_val_V_q0),
        .ram_reg_1_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66),
        .we1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1 line_buff_group_1_val_V_1_U
       (.address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_1_ce0),
        .ce1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56),
        .d1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1),
        .q0(line_buff_group_1_val_V_1_q0),
        .ram_reg_0_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55),
        .we1(line_buff_group_1_val_V_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2 line_buff_group_1_val_V_U
       (.address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_ce0),
        .d1(line_buff_group_1_val_V_1_q0),
        .q0(line_buff_group_1_val_V_q0),
        .ram_reg_1_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64),
        .we1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3 line_buff_group_2_val_V_1_U
       (.address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_1_ce0),
        .ce1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54),
        .d1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1),
        .q0(line_buff_group_2_val_V_1_q0),
        .ram_reg_0_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53),
        .we1(line_buff_group_1_val_V_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4 line_buff_group_2_val_V_U
       (.ap_clk(ap_clk),
        .d1(line_buff_group_2_val_V_1_q0),
        .q0(line_buff_group_2_val_V_q0),
        .ram_reg_1_0(line_buff_group_1_val_V_ce0),
        .ram_reg_1_1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1),
        .ram_reg_1_2(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0),
        .ram_reg_1_3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62),
        .we1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5 line_buff_group_3_val_V_1_U
       (.WEA(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51),
        .address0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0),
        .address1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1),
        .ap_clk(ap_clk),
        .ce0(line_buff_group_1_val_V_1_ce0),
        .ce1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52),
        .d1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1),
        .q0(line_buff_group_3_val_V_1_q0),
        .we1(line_buff_group_1_val_V_1_we1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6 line_buff_group_3_val_V_U
       (.ap_clk(ap_clk),
        .d1(line_buff_group_3_val_V_1_q0),
        .q0(line_buff_group_3_val_V_q0),
        .ram_reg_1_0(line_buff_group_1_val_V_ce0),
        .ram_reg_1_1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1),
        .ram_reg_1_2(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0),
        .ram_reg_1_3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60),
        .we1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_2ns_15ns_17_1_1 mul_2ns_15ns_17_1_1_U54
       (.D(dout),
        .DI({mul_mul_9ns_17ns_26_4_1_U55_n_26,mul_mul_9ns_17ns_26_4_1_U55_n_27,mul_mul_9ns_17ns_26_4_1_U55_n_28}),
        .P(mul_ln4_1_reg_826[11:0]),
        .Q(stride_read_reg_781),
        .S({mul_mul_9ns_17ns_26_4_1_U55_n_29,mul_mul_9ns_17ns_26_4_1_U55_n_30,mul_mul_9ns_17ns_26_4_1_U55_n_31,mul_mul_9ns_17ns_26_4_1_U55_n_32}));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mul_ln4_1_reg_826_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,output_w}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mul_ln4_1_reg_826_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln4_1_reg_826_reg_i_1_n_0,mul_ln4_1_reg_826_reg_i_2_n_0,mul_ln4_1_reg_826_reg_i_3_n_0,mul_ln4_1_reg_826_reg_i_4_n_0,mul_ln4_1_reg_826_reg_i_5_n_0,mul_ln4_1_reg_826_reg_i_6_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mul_ln4_1_reg_826_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mul_ln4_1_reg_826_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mul_ln4_1_reg_826_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mul_ln4_1_reg_826_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mul_ln4_1_reg_826_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mul_ln4_1_reg_826_reg_P_UNCONNECTED[47:15],mul_ln4_1_reg_826}),
        .PATTERNBDETECT(NLW_mul_ln4_1_reg_826_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mul_ln4_1_reg_826_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mul_ln4_1_reg_826_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mul_ln4_1_reg_826_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hA888000000000000)) 
    mul_ln4_1_reg_826_reg_i_1
       (.I0(stride_read_reg_781[0]),
        .I1(input_fold_ch_read_reg_789[2]),
        .I2(input_fold_ch_read_reg_789[1]),
        .I3(input_fold_ch_read_reg_789[0]),
        .I4(stride_read_reg_781[1]),
        .I5(input_fold_ch_read_reg_789[3]),
        .O(mul_ln4_1_reg_826_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h604040C060C040C0)) 
    mul_ln4_1_reg_826_reg_i_2
       (.I0(stride_read_reg_781[0]),
        .I1(input_fold_ch_read_reg_789[3]),
        .I2(stride_read_reg_781[1]),
        .I3(input_fold_ch_read_reg_789[2]),
        .I4(input_fold_ch_read_reg_789[1]),
        .I5(input_fold_ch_read_reg_789[0]),
        .O(mul_ln4_1_reg_826_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h96CCA6CCAA00AA00)) 
    mul_ln4_1_reg_826_reg_i_3
       (.I0(input_fold_ch_read_reg_789[3]),
        .I1(input_fold_ch_read_reg_789[2]),
        .I2(input_fold_ch_read_reg_789[1]),
        .I3(stride_read_reg_781[0]),
        .I4(input_fold_ch_read_reg_789[0]),
        .I5(stride_read_reg_781[1]),
        .O(mul_ln4_1_reg_826_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h9FC0C0C0)) 
    mul_ln4_1_reg_826_reg_i_4
       (.I0(input_fold_ch_read_reg_789[0]),
        .I1(input_fold_ch_read_reg_789[2]),
        .I2(stride_read_reg_781[0]),
        .I3(input_fold_ch_read_reg_789[1]),
        .I4(stride_read_reg_781[1]),
        .O(mul_ln4_1_reg_826_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    mul_ln4_1_reg_826_reg_i_5
       (.I0(stride_read_reg_781[1]),
        .I1(input_fold_ch_read_reg_789[0]),
        .I2(stride_read_reg_781[0]),
        .I3(input_fold_ch_read_reg_789[1]),
        .O(mul_ln4_1_reg_826_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mul_ln4_1_reg_826_reg_i_6
       (.I0(input_fold_ch_read_reg_789[0]),
        .I1(stride_read_reg_781[0]),
        .O(mul_ln4_1_reg_826_reg_i_6_n_0));
  FDRE \mul_ln4_2_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[0]),
        .Q(mul_ln4_2_reg_833[0]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[10]),
        .Q(mul_ln4_2_reg_833[10]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[11]),
        .Q(mul_ln4_2_reg_833[11]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[12]),
        .Q(mul_ln4_2_reg_833[12]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[13]),
        .Q(mul_ln4_2_reg_833[13]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[14]),
        .Q(mul_ln4_2_reg_833[14]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[15]),
        .Q(mul_ln4_2_reg_833[15]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[16]),
        .Q(mul_ln4_2_reg_833[16]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[1]),
        .Q(mul_ln4_2_reg_833[1]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[2]),
        .Q(mul_ln4_2_reg_833[2]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[3]),
        .Q(mul_ln4_2_reg_833[3]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[4]),
        .Q(mul_ln4_2_reg_833[4]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[5]),
        .Q(mul_ln4_2_reg_833[5]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[6]),
        .Q(mul_ln4_2_reg_833[6]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[7]),
        .Q(mul_ln4_2_reg_833[7]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[8]),
        .Q(mul_ln4_2_reg_833[8]),
        .R(1'b0));
  FDRE \mul_ln4_2_reg_833_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(dout[9]),
        .Q(mul_ln4_2_reg_833[9]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_25),
        .Q(mul_ln4_3_reg_849[0]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_15),
        .Q(mul_ln4_3_reg_849[10]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_14),
        .Q(mul_ln4_3_reg_849[11]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_13),
        .Q(mul_ln4_3_reg_849[12]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_12),
        .Q(mul_ln4_3_reg_849[13]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_11),
        .Q(mul_ln4_3_reg_849[14]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_10),
        .Q(mul_ln4_3_reg_849[15]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_9),
        .Q(mul_ln4_3_reg_849[16]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_8),
        .Q(mul_ln4_3_reg_849[17]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_7),
        .Q(mul_ln4_3_reg_849[18]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_6),
        .Q(mul_ln4_3_reg_849[19]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_24),
        .Q(mul_ln4_3_reg_849[1]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_5),
        .Q(mul_ln4_3_reg_849[20]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_4),
        .Q(mul_ln4_3_reg_849[21]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_3),
        .Q(mul_ln4_3_reg_849[22]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_2),
        .Q(mul_ln4_3_reg_849[23]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_1),
        .Q(mul_ln4_3_reg_849[24]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_0),
        .Q(mul_ln4_3_reg_849[25]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_23),
        .Q(mul_ln4_3_reg_849[2]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_22),
        .Q(mul_ln4_3_reg_849[3]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_21),
        .Q(mul_ln4_3_reg_849[4]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_20),
        .Q(mul_ln4_3_reg_849[5]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_19),
        .Q(mul_ln4_3_reg_849[6]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_18),
        .Q(mul_ln4_3_reg_849[7]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_17),
        .Q(mul_ln4_3_reg_849[8]),
        .R(1'b0));
  FDRE \mul_ln4_3_reg_849_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(mul_mul_9ns_17ns_26_4_1_U55_n_16),
        .Q(mul_ln4_3_reg_849[9]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_6_n_0),
        .Q(mul_ln4_reg_820[0]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_5_n_0),
        .Q(mul_ln4_reg_820[1]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_4_n_0),
        .Q(mul_ln4_reg_820[2]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_3_n_0),
        .Q(mul_ln4_reg_820[3]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_2_n_0),
        .Q(mul_ln4_reg_820[4]),
        .R(1'b0));
  FDRE \mul_ln4_reg_820_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln4_1_reg_826_reg_i_1_n_0),
        .Q(mul_ln4_reg_820[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1 mul_mul_9ns_17ns_26_4_1_U55
       (.D({mul_mul_9ns_17ns_26_4_1_U55_n_0,mul_mul_9ns_17ns_26_4_1_U55_n_1,mul_mul_9ns_17ns_26_4_1_U55_n_2,mul_mul_9ns_17ns_26_4_1_U55_n_3,mul_mul_9ns_17ns_26_4_1_U55_n_4,mul_mul_9ns_17ns_26_4_1_U55_n_5,mul_mul_9ns_17ns_26_4_1_U55_n_6,mul_mul_9ns_17ns_26_4_1_U55_n_7,mul_mul_9ns_17ns_26_4_1_U55_n_8,mul_mul_9ns_17ns_26_4_1_U55_n_9,mul_mul_9ns_17ns_26_4_1_U55_n_10,mul_mul_9ns_17ns_26_4_1_U55_n_11,mul_mul_9ns_17ns_26_4_1_U55_n_12,mul_mul_9ns_17ns_26_4_1_U55_n_13,mul_mul_9ns_17ns_26_4_1_U55_n_14,mul_mul_9ns_17ns_26_4_1_U55_n_15,mul_mul_9ns_17ns_26_4_1_U55_n_16,mul_mul_9ns_17ns_26_4_1_U55_n_17,mul_mul_9ns_17ns_26_4_1_U55_n_18,mul_mul_9ns_17ns_26_4_1_U55_n_19,mul_mul_9ns_17ns_26_4_1_U55_n_20,mul_mul_9ns_17ns_26_4_1_U55_n_21,mul_mul_9ns_17ns_26_4_1_U55_n_22,mul_mul_9ns_17ns_26_4_1_U55_n_23,mul_mul_9ns_17ns_26_4_1_U55_n_24,mul_mul_9ns_17ns_26_4_1_U55_n_25}),
        .DI({mul_mul_9ns_17ns_26_4_1_U55_n_26,mul_mul_9ns_17ns_26_4_1_U55_n_27,mul_mul_9ns_17ns_26_4_1_U55_n_28}),
        .P(mul_ln4_1_reg_826[14:11]),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .S({mul_mul_9ns_17ns_26_4_1_U55_n_29,mul_mul_9ns_17ns_26_4_1_U55_n_30,mul_mul_9ns_17ns_26_4_1_U55_n_31,mul_mul_9ns_17ns_26_4_1_U55_n_32}),
        .ap_clk(ap_clk),
        .p_reg_reg(output_h),
        .p_reg_reg_0(dout),
        .p_reg_reg_1(stride_read_reg_781));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \notlhs1_mid1182_reg_884[0]_i_1 
       (.I0(stride_read_reg_781[1]),
        .I1(stride_read_reg_781[0]),
        .O(notlhs1_mid1182_fu_749_p2));
  FDRE \notlhs1_mid1182_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(notlhs1_mid1182_fu_749_p2),
        .Q(notlhs1_mid1182_reg_884),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \notrhs_mid1192_reg_889[0]_i_1 
       (.I0(output_w_read_reg_808[0]),
        .I1(output_w_read_reg_808[1]),
        .I2(output_w_read_reg_808[2]),
        .I3(\notrhs_mid1192_reg_889[0]_i_2_n_0 ),
        .O(notrhs_mid1192_fu_756_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \notrhs_mid1192_reg_889[0]_i_2 
       (.I0(output_w_read_reg_808[5]),
        .I1(output_w_read_reg_808[6]),
        .I2(output_w_read_reg_808[3]),
        .I3(output_w_read_reg_808[4]),
        .I4(output_w_read_reg_808[8]),
        .I5(output_w_read_reg_808[7]),
        .O(\notrhs_mid1192_reg_889[0]_i_2_n_0 ));
  FDRE \notrhs_mid1192_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(notrhs_mid1192_fu_756_p2),
        .Q(notrhs_mid1192_reg_889),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[0]),
        .Q(output_h_read_reg_814[0]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[1]),
        .Q(output_h_read_reg_814[1]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[2]),
        .Q(output_h_read_reg_814[2]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[3]),
        .Q(output_h_read_reg_814[3]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[4]),
        .Q(output_h_read_reg_814[4]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[5]),
        .Q(output_h_read_reg_814[5]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[6]),
        .Q(output_h_read_reg_814[6]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[7]),
        .Q(output_h_read_reg_814[7]),
        .R(1'b0));
  FDRE \output_h_read_reg_814_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_h[8]),
        .Q(output_h_read_reg_814[8]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[0]),
        .Q(output_w_read_reg_808[0]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[1]),
        .Q(output_w_read_reg_808[1]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[2]),
        .Q(output_w_read_reg_808[2]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[3]),
        .Q(output_w_read_reg_808[3]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[4]),
        .Q(output_w_read_reg_808[4]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[5]),
        .Q(output_w_read_reg_808[5]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[6]),
        .Q(output_w_read_reg_808[6]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[7]),
        .Q(output_w_read_reg_808[7]),
        .R(1'b0));
  FDRE \output_w_read_reg_808_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_w[8]),
        .Q(output_w_read_reg_808[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both regslice_both_inStream_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (inStream_TREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDATA_int_regslice(inStream_TDATA_int_regslice),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TVALID(inStream_TVALID),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized4 regslice_both_inStream_V_dest_V_U
       (.\B_V_data_1_payload_B_reg[5]_0 (inStream_TDEST_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TVALID(inStream_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized3 regslice_both_inStream_V_id_V_U
       (.\B_V_data_1_payload_B_reg[4]_0 (inStream_TID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TID(inStream_TID),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TVALID(inStream_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0 regslice_both_inStream_V_keep_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (inStream_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TVALID(inStream_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_7 regslice_both_inStream_V_strb_V_U
       (.\B_V_data_1_payload_B_reg[7]_0 (inStream_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TVALID(inStream_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized1 regslice_both_inStream_V_user_V_U
       (.\B_V_data_1_payload_B_reg[1]_0 (inStream_TUSER_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inStream_TREADY_int_regslice(inStream_TREADY_int_regslice),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both_8 regslice_both_outStream_V_data_V_U
       (.\B_V_data_1_payload_A_reg[63]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74),
        .B_V_data_1_state(B_V_data_1_state),
        .\B_V_data_1_state_reg[0]_0 (outStream_TVALID),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[9] (regslice_both_outStream_V_data_V_U_n_4),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized4_9 regslice_both_outStream_V_dest_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_6),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68),
        .B_V_data_1_state(B_V_data_1_state_5),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_dest_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_dest_V_U_n_0),
        .D(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TREADY(outStream_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized3_10 regslice_both_outStream_V_id_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_7),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69),
        .B_V_data_1_state(B_V_data_1_state_4),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_id_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_id_V_U_n_0),
        .D(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TID(outStream_TID),
        .outStream_TREADY(outStream_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_11 regslice_both_outStream_V_keep_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_8),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73),
        .B_V_data_1_state(B_V_data_1_state_0),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_keep_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_keep_V_U_n_0),
        .D(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TREADY(outStream_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized2 regslice_both_outStream_V_last_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_9),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70),
        .B_V_data_1_state(B_V_data_1_state_3),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_last_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_last_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_12 regslice_both_outStream_V_strb_V_U
       (.B_V_data_1_sel_wr(B_V_data_1_sel_wr_10),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72),
        .B_V_data_1_state(B_V_data_1_state_1),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_strb_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_strb_V_U_n_0),
        .D(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized1_13 regslice_both_outStream_V_user_V_U
       (.\B_V_data_1_payload_A_reg[1]_0 (grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER),
        .B_V_data_1_sel_wr(B_V_data_1_sel_wr_11),
        .B_V_data_1_sel_wr_reg_0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71),
        .B_V_data_1_state(B_V_data_1_state_2),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_outStream_V_user_V_U_n_1),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_outStream_V_user_V_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TUSER(outStream_TUSER));
  FDRE \stride_read_reg_781_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(stride[0]),
        .Q(stride_read_reg_781[0]),
        .R(1'b0));
  FDRE \stride_read_reg_781_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(stride[1]),
        .Q(stride_read_reg_781[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i270_reg_864[0]_i_1 
       (.I0(stride_read_reg_781[0]),
        .O(sub_i_i270_fu_712_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i270_reg_864[1]_i_1 
       (.I0(stride_read_reg_781[0]),
        .I1(stride_read_reg_781[1]),
        .O(sub_i_i270_fu_712_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sub_i_i270_reg_864[2]_i_1 
       (.I0(stride_read_reg_781[0]),
        .I1(stride_read_reg_781[1]),
        .O(sub_i_i270_fu_712_p2[2]));
  FDRE \sub_i_i270_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i270_fu_712_p2[0]),
        .Q(sub_i_i270_reg_864[0]),
        .R(1'b0));
  FDRE \sub_i_i270_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i270_fu_712_p2[1]),
        .Q(sub_i_i270_reg_864[1]),
        .R(1'b0));
  FDRE \sub_i_i270_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i270_fu_712_p2[2]),
        .Q(sub_i_i270_reg_864[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i56_reg_874[0]_i_1 
       (.I0(output_w_read_reg_808[0]),
        .O(sub_i_i56_fu_732_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i56_reg_874[1]_i_1 
       (.I0(output_w_read_reg_808[1]),
        .I1(output_w_read_reg_808[0]),
        .O(sub_i_i56_fu_732_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i56_reg_874[2]_i_1 
       (.I0(output_w_read_reg_808[2]),
        .I1(output_w_read_reg_808[0]),
        .I2(output_w_read_reg_808[1]),
        .O(sub_i_i56_fu_732_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sub_i_i56_reg_874[3]_i_1 
       (.I0(output_w_read_reg_808[3]),
        .I1(output_w_read_reg_808[1]),
        .I2(output_w_read_reg_808[0]),
        .I3(output_w_read_reg_808[2]),
        .O(sub_i_i56_fu_732_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sub_i_i56_reg_874[4]_i_1 
       (.I0(output_w_read_reg_808[4]),
        .I1(output_w_read_reg_808[2]),
        .I2(output_w_read_reg_808[0]),
        .I3(output_w_read_reg_808[1]),
        .I4(output_w_read_reg_808[3]),
        .O(sub_i_i56_fu_732_p2[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sub_i_i56_reg_874[5]_i_1 
       (.I0(output_w_read_reg_808[5]),
        .I1(output_w_read_reg_808[3]),
        .I2(output_w_read_reg_808[1]),
        .I3(output_w_read_reg_808[0]),
        .I4(output_w_read_reg_808[2]),
        .I5(output_w_read_reg_808[4]),
        .O(sub_i_i56_fu_732_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i56_reg_874[6]_i_1 
       (.I0(output_w_read_reg_808[6]),
        .I1(\sub_i_i56_reg_874[9]_i_2_n_0 ),
        .O(sub_i_i56_fu_732_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i56_reg_874[7]_i_1 
       (.I0(output_w_read_reg_808[7]),
        .I1(\sub_i_i56_reg_874[9]_i_2_n_0 ),
        .I2(output_w_read_reg_808[6]),
        .O(sub_i_i56_fu_732_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_i56_reg_874[8]_i_1 
       (.I0(output_w_read_reg_808[7]),
        .I1(\sub_i_i56_reg_874[9]_i_2_n_0 ),
        .I2(output_w_read_reg_808[6]),
        .I3(output_w_read_reg_808[8]),
        .O(sub_i_i56_fu_732_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub_i_i56_reg_874[9]_i_1 
       (.I0(output_w_read_reg_808[7]),
        .I1(\sub_i_i56_reg_874[9]_i_2_n_0 ),
        .I2(output_w_read_reg_808[6]),
        .I3(output_w_read_reg_808[8]),
        .O(sub_i_i56_fu_732_p2[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_i_i56_reg_874[9]_i_2 
       (.I0(output_w_read_reg_808[4]),
        .I1(output_w_read_reg_808[2]),
        .I2(output_w_read_reg_808[0]),
        .I3(output_w_read_reg_808[1]),
        .I4(output_w_read_reg_808[3]),
        .I5(output_w_read_reg_808[5]),
        .O(\sub_i_i56_reg_874[9]_i_2_n_0 ));
  FDRE \sub_i_i56_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[0]),
        .Q(sub_i_i56_reg_874[0]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[1]),
        .Q(sub_i_i56_reg_874[1]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[2]),
        .Q(sub_i_i56_reg_874[2]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[3]),
        .Q(sub_i_i56_reg_874[3]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[4]),
        .Q(sub_i_i56_reg_874[4]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[5]),
        .Q(sub_i_i56_reg_874[5]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[6]),
        .Q(sub_i_i56_reg_874[6]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[7]),
        .Q(sub_i_i56_reg_874[7]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[8]),
        .Q(sub_i_i56_reg_874[8]),
        .R(1'b0));
  FDRE \sub_i_i56_reg_874_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i56_fu_732_p2[9]),
        .Q(sub_i_i56_reg_874[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i87_reg_869[0]_i_1 
       (.I0(output_h_read_reg_814[0]),
        .O(sub_i_i87_fu_722_p2));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i87_reg_869[1]_i_1 
       (.I0(output_h_read_reg_814[0]),
        .I1(output_h_read_reg_814[1]),
        .O(\sub_i_i87_reg_869[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_i87_reg_869[2]_i_1 
       (.I0(output_h_read_reg_814[1]),
        .I1(output_h_read_reg_814[0]),
        .I2(output_h_read_reg_814[2]),
        .O(\sub_i_i87_reg_869[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_i87_reg_869[3]_i_1 
       (.I0(output_h_read_reg_814[2]),
        .I1(output_h_read_reg_814[0]),
        .I2(output_h_read_reg_814[1]),
        .I3(output_h_read_reg_814[3]),
        .O(\sub_i_i87_reg_869[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \sub_i_i87_reg_869[4]_i_1 
       (.I0(output_h_read_reg_814[3]),
        .I1(output_h_read_reg_814[1]),
        .I2(output_h_read_reg_814[0]),
        .I3(output_h_read_reg_814[2]),
        .I4(output_h_read_reg_814[4]),
        .O(\sub_i_i87_reg_869[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \sub_i_i87_reg_869[5]_i_1 
       (.I0(output_h_read_reg_814[4]),
        .I1(output_h_read_reg_814[2]),
        .I2(output_h_read_reg_814[0]),
        .I3(output_h_read_reg_814[1]),
        .I4(output_h_read_reg_814[3]),
        .I5(output_h_read_reg_814[5]),
        .O(\sub_i_i87_reg_869[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i87_reg_869[6]_i_1 
       (.I0(\sub_i_i87_reg_869[9]_i_2_n_0 ),
        .I1(output_h_read_reg_814[6]),
        .O(\sub_i_i87_reg_869[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \sub_i_i87_reg_869[7]_i_1 
       (.I0(output_h_read_reg_814[6]),
        .I1(\sub_i_i87_reg_869[9]_i_2_n_0 ),
        .I2(output_h_read_reg_814[7]),
        .O(\sub_i_i87_reg_869[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_i87_reg_869[8]_i_1 
       (.I0(output_h_read_reg_814[7]),
        .I1(\sub_i_i87_reg_869[9]_i_2_n_0 ),
        .I2(output_h_read_reg_814[6]),
        .I3(output_h_read_reg_814[8]),
        .O(\sub_i_i87_reg_869[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub_i_i87_reg_869[9]_i_1 
       (.I0(output_h_read_reg_814[7]),
        .I1(\sub_i_i87_reg_869[9]_i_2_n_0 ),
        .I2(output_h_read_reg_814[6]),
        .I3(output_h_read_reg_814[8]),
        .O(\sub_i_i87_reg_869[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sub_i_i87_reg_869[9]_i_2 
       (.I0(output_h_read_reg_814[4]),
        .I1(output_h_read_reg_814[2]),
        .I2(output_h_read_reg_814[0]),
        .I3(output_h_read_reg_814[1]),
        .I4(output_h_read_reg_814[3]),
        .I5(output_h_read_reg_814[5]),
        .O(\sub_i_i87_reg_869[9]_i_2_n_0 ));
  FDRE \sub_i_i87_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i87_fu_722_p2),
        .Q(sub_i_i87_reg_869[0]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[1]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[1]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[2]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[2]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[3]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[3]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[4]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[4]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[5]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[5]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[6]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[6]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[7]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[7]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[8]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[8]),
        .R(1'b0));
  FDRE \sub_i_i87_reg_869_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\sub_i_i87_reg_869[9]_i_1_n_0 ),
        .Q(sub_i_i87_reg_869[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_i_reg_879[0]_i_1 
       (.I0(input_fold_ch_read_reg_789[0]),
        .O(sub_i_i_fu_742_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_i_i_reg_879[1]_i_1 
       (.I0(input_fold_ch_read_reg_789[0]),
        .I1(input_fold_ch_read_reg_789[1]),
        .O(sub_i_i_fu_742_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sub_i_i_reg_879[2]_i_1 
       (.I0(input_fold_ch_read_reg_789[2]),
        .I1(input_fold_ch_read_reg_789[1]),
        .I2(input_fold_ch_read_reg_789[0]),
        .O(sub_i_i_fu_742_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \sub_i_i_reg_879[3]_i_1 
       (.I0(input_fold_ch_read_reg_789[2]),
        .I1(input_fold_ch_read_reg_789[1]),
        .I2(input_fold_ch_read_reg_789[0]),
        .I3(input_fold_ch_read_reg_789[3]),
        .O(sub_i_i_fu_742_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sub_i_i_reg_879[4]_i_1 
       (.I0(input_fold_ch_read_reg_789[2]),
        .I1(input_fold_ch_read_reg_789[1]),
        .I2(input_fold_ch_read_reg_789[0]),
        .I3(input_fold_ch_read_reg_789[3]),
        .O(sub_i_i_fu_742_p2[4]));
  FDRE \sub_i_i_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i_fu_742_p2[0]),
        .Q(sub_i_i_reg_879[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i_fu_742_p2[1]),
        .Q(sub_i_i_reg_879[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i_fu_742_p2[2]),
        .Q(sub_i_i_reg_879[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i_fu_742_p2[3]),
        .Q(sub_i_i_reg_879[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(sub_i_i_fu_742_p2[4]),
        .Q(sub_i_i_reg_879[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_CTRL_BUS_s_axi
   (ap_rst_n_inv,
    interrupt,
    s_axi_CTRL_BUS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    Q,
    \int_input_w_reg[8]_0 ,
    \int_input_h_reg[8]_0 ,
    \int_output_w_reg[8]_0 ,
    \int_output_h_reg[8]_0 ,
    ap_start,
    D,
    s_axi_CTRL_BUS_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    int_ap_start_reg_0,
    s_axi_CTRL_BUS_RDATA,
    ap_clk,
    ap_rst_n,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WDATA,
    \ap_CS_fsm_reg[1] ,
    ap_done,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_AWVALID,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_CTRL_BUS_AWADDR);
  output ap_rst_n_inv;
  output interrupt;
  output s_axi_CTRL_BUS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [3:0]Q;
  output [8:0]\int_input_w_reg[8]_0 ;
  output [8:0]\int_input_h_reg[8]_0 ;
  output [8:0]\int_output_w_reg[8]_0 ;
  output [8:0]\int_output_h_reg[8]_0 ;
  output ap_start;
  output [1:0]D;
  output s_axi_CTRL_BUS_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [0:0]int_ap_start_reg_0;
  output [9:0]s_axi_CTRL_BUS_RDATA;
  input ap_clk;
  input ap_rst_n;
  input s_axi_CTRL_BUS_RREADY;
  input s_axi_CTRL_BUS_ARVALID;
  input [1:0]s_axi_CTRL_BUS_WSTRB;
  input s_axi_CTRL_BUS_WVALID;
  input [8:0]s_axi_CTRL_BUS_WDATA;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input ap_done;
  input [5:0]s_axi_CTRL_BUS_ARADDR;
  input s_axi_CTRL_BUS_BREADY;
  input s_axi_CTRL_BUS_AWVALID;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [5:0]s_axi_CTRL_BUS_AWADDR;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [3:0]Q;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire [0:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_input_fold_ch[0]_i_1_n_0 ;
  wire \int_input_fold_ch[1]_i_1_n_0 ;
  wire \int_input_fold_ch[2]_i_1_n_0 ;
  wire \int_input_fold_ch[3]_i_1_n_0 ;
  wire \int_input_fold_ch[3]_i_2_n_0 ;
  wire [8:0]int_input_h0;
  wire \int_input_h[8]_i_1_n_0 ;
  wire [8:0]\int_input_h_reg[8]_0 ;
  wire [8:0]int_input_w0;
  wire \int_input_w[8]_i_1_n_0 ;
  wire [8:0]\int_input_w_reg[8]_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [8:0]int_output_h0;
  wire \int_output_h[8]_i_1_n_0 ;
  wire \int_output_h[8]_i_3_n_0 ;
  wire [8:0]\int_output_h_reg[8]_0 ;
  wire [8:0]int_output_w0;
  wire \int_output_w[8]_i_1_n_0 ;
  wire [8:0]\int_output_w_reg[8]_0 ;
  wire \int_stride[0]_i_1_n_0 ;
  wire \int_stride[1]_i_1_n_0 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_6_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [5:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [9:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [8:0]s_axi_CTRL_BUS_WDATA;
  wire [1:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_BUS_ARVALID),
        .I2(s_axi_CTRL_BUS_RVALID),
        .I3(s_axi_CTRL_BUS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_BUS_RREADY),
        .I1(s_axi_CTRL_BUS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BUS_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_BUS_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_BUS_BVALID),
        .I2(s_axi_CTRL_BUS_BREADY),
        .I3(s_axi_CTRL_BUS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BUS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BUS_BREADY),
        .I3(s_axi_CTRL_BUS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_BUS_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00008000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .O(int_ap_start_reg_0));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(p_6_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    int_ap_ready_i_1
       (.I0(\rdata[3]_i_3_n_0 ),
        .I1(s_axi_CTRL_BUS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(p_6_in[7]),
        .I4(ap_done),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_6_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_output_h[8]_i_3_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\int_output_h[8]_i_3_n_0 ),
        .I5(p_6_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_6_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_i_3_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_BUS_WVALID),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CTRL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_fold_ch[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .O(\int_input_fold_ch[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_fold_ch[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[1]),
        .O(\int_input_fold_ch[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_fold_ch[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[2]),
        .O(\int_input_fold_ch[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \int_input_fold_ch[3]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_output_h[8]_i_3_n_0 ),
        .O(\int_input_fold_ch[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_fold_ch[3]_i_2 
       (.I0(Q[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[3]),
        .O(\int_input_fold_ch[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_fold_ch_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_fold_ch[3]_i_1_n_0 ),
        .D(\int_input_fold_ch[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_fold_ch_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_fold_ch[3]_i_1_n_0 ),
        .D(\int_input_fold_ch[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_fold_ch_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_fold_ch[3]_i_1_n_0 ),
        .D(\int_input_fold_ch[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_fold_ch_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_fold_ch[3]_i_1_n_0 ),
        .D(\int_input_fold_ch[3]_i_2_n_0 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[0]_i_1 
       (.I0(\int_input_h_reg[8]_0 [0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .O(int_input_h0[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[1]_i_1 
       (.I0(\int_input_h_reg[8]_0 [1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[1]),
        .O(int_input_h0[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[2]_i_1 
       (.I0(\int_input_h_reg[8]_0 [2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[2]),
        .O(int_input_h0[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[3]_i_1 
       (.I0(\int_input_h_reg[8]_0 [3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[3]),
        .O(int_input_h0[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[4]_i_1 
       (.I0(\int_input_h_reg[8]_0 [4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[4]),
        .O(int_input_h0[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[5]_i_1 
       (.I0(\int_input_h_reg[8]_0 [5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[5]),
        .O(int_input_h0[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[6]_i_1 
       (.I0(\int_input_h_reg[8]_0 [6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[6]),
        .O(int_input_h0[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[7]_i_1 
       (.I0(\int_input_h_reg[8]_0 [7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[7]),
        .O(int_input_h0[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_input_h[8]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_output_h[8]_i_3_n_0 ),
        .O(\int_input_h[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_h[8]_i_2 
       (.I0(\int_input_h_reg[8]_0 [8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(s_axi_CTRL_BUS_WDATA[8]),
        .O(int_input_h0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[0]),
        .Q(\int_input_h_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[1]),
        .Q(\int_input_h_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[2]),
        .Q(\int_input_h_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[3]),
        .Q(\int_input_h_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[4]),
        .Q(\int_input_h_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[5]),
        .Q(\int_input_h_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[6]),
        .Q(\int_input_h_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[7]),
        .Q(\int_input_h_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_h_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_h[8]_i_1_n_0 ),
        .D(int_input_h0[8]),
        .Q(\int_input_h_reg[8]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[0]_i_1 
       (.I0(\int_input_w_reg[8]_0 [0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .O(int_input_w0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[1]_i_1 
       (.I0(\int_input_w_reg[8]_0 [1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[1]),
        .O(int_input_w0[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[2]_i_1 
       (.I0(\int_input_w_reg[8]_0 [2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[2]),
        .O(int_input_w0[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[3]_i_1 
       (.I0(\int_input_w_reg[8]_0 [3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[3]),
        .O(int_input_w0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[4]_i_1 
       (.I0(\int_input_w_reg[8]_0 [4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[4]),
        .O(int_input_w0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[5]_i_1 
       (.I0(\int_input_w_reg[8]_0 [5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[5]),
        .O(int_input_w0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[6]_i_1 
       (.I0(\int_input_w_reg[8]_0 [6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[6]),
        .O(int_input_w0[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[7]_i_1 
       (.I0(\int_input_w_reg[8]_0 [7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[7]),
        .O(int_input_w0[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_input_w[8]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_input_w[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_w[8]_i_2 
       (.I0(\int_input_w_reg[8]_0 [8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(s_axi_CTRL_BUS_WDATA[8]),
        .O(int_input_w0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[0]),
        .Q(\int_input_w_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[1]),
        .Q(\int_input_w_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[2]),
        .Q(\int_input_w_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[3]),
        .Q(\int_input_w_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[4]),
        .Q(\int_input_w_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[5]),
        .Q(\int_input_w_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[6]),
        .Q(\int_input_w_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[7]),
        .Q(\int_input_w_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_w_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_w[8]_i_1_n_0 ),
        .D(int_input_w0[8]),
        .Q(\int_input_w_reg[8]_0 [8]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(s_axi_CTRL_BUS_WSTRB[0]),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[0]_i_1 
       (.I0(\int_output_h_reg[8]_0 [0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .O(int_output_h0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[1]_i_1 
       (.I0(\int_output_h_reg[8]_0 [1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[1]),
        .O(int_output_h0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[2]_i_1 
       (.I0(\int_output_h_reg[8]_0 [2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[2]),
        .O(int_output_h0[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[3]_i_1 
       (.I0(\int_output_h_reg[8]_0 [3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[3]),
        .O(int_output_h0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[4]_i_1 
       (.I0(\int_output_h_reg[8]_0 [4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[4]),
        .O(int_output_h0[4]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[5]_i_1 
       (.I0(\int_output_h_reg[8]_0 [5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[5]),
        .O(int_output_h0[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[6]_i_1 
       (.I0(\int_output_h_reg[8]_0 [6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[6]),
        .O(int_output_h0[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[7]_i_1 
       (.I0(\int_output_h_reg[8]_0 [7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[7]),
        .O(int_output_h0[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_output_h[8]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_output_h[8]_i_3_n_0 ),
        .O(\int_output_h[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_h[8]_i_2 
       (.I0(\int_output_h_reg[8]_0 [8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(s_axi_CTRL_BUS_WDATA[8]),
        .O(int_output_h0[8]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_output_h[8]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_CTRL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_output_h[8]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[0]),
        .Q(\int_output_h_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[1]),
        .Q(\int_output_h_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[2]),
        .Q(\int_output_h_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[3]),
        .Q(\int_output_h_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[4]),
        .Q(\int_output_h_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[5]),
        .Q(\int_output_h_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[6]),
        .Q(\int_output_h_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[7]),
        .Q(\int_output_h_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_h_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_h[8]_i_1_n_0 ),
        .D(int_output_h0[8]),
        .Q(\int_output_h_reg[8]_0 [8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[0]_i_1 
       (.I0(\int_output_w_reg[8]_0 [0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .O(int_output_w0[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[1]_i_1 
       (.I0(\int_output_w_reg[8]_0 [1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[1]),
        .O(int_output_w0[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[2]_i_1 
       (.I0(\int_output_w_reg[8]_0 [2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[2]),
        .O(int_output_w0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[3]_i_1 
       (.I0(\int_output_w_reg[8]_0 [3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[3]),
        .O(int_output_w0[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[4]_i_1 
       (.I0(\int_output_w_reg[8]_0 [4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[4]),
        .O(int_output_w0[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[5]_i_1 
       (.I0(\int_output_w_reg[8]_0 [5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[5]),
        .O(int_output_w0[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[6]_i_1 
       (.I0(\int_output_w_reg[8]_0 [6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[6]),
        .O(int_output_w0[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[7]_i_1 
       (.I0(\int_output_w_reg[8]_0 [7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(s_axi_CTRL_BUS_WDATA[7]),
        .O(int_output_w0[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_output_w[8]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_output_w[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_w[8]_i_2 
       (.I0(\int_output_w_reg[8]_0 [8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(s_axi_CTRL_BUS_WDATA[8]),
        .O(int_output_w0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[0]),
        .Q(\int_output_w_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[1]),
        .Q(\int_output_w_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[2]),
        .Q(\int_output_w_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[3]),
        .Q(\int_output_w_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[4]),
        .Q(\int_output_w_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[5]),
        .Q(\int_output_w_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[6]),
        .Q(\int_output_w_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[7]),
        .Q(\int_output_w_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_w_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_w[8]_i_1_n_0 ),
        .D(int_output_w0[8]),
        .Q(\int_output_w_reg[8]_0 [8]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFFFFFFF80000000)) 
    \int_stride[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WSTRB[0]),
        .I1(s_axi_CTRL_BUS_WDATA[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(D[0]),
        .O(\int_stride[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF80000000)) 
    \int_stride[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WSTRB[0]),
        .I1(s_axi_CTRL_BUS_WDATA[1]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(D[1]),
        .O(\int_stride[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_stride[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_stride_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_stride[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(\rdata[3]_i_3_n_0 ),
        .I1(s_axi_CTRL_BUS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    int_task_ap_done_i_2
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(p_6_in[2]),
        .I2(ap_start),
        .I3(auto_restart_status_reg_n_0),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[0]_i_4_n_0 ),
        .I3(\rdata[0]_i_5_n_0 ),
        .I4(\rdata[1]_i_2_n_0 ),
        .I5(Q[0]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'h00CCAAF000000000)) 
    \rdata[0]_i_2 
       (.I0(\int_input_h_reg[8]_0 [0]),
        .I1(\int_output_h_reg[8]_0 [0]),
        .I2(ap_start),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(\rdata[0]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000B80000000000)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(s_axi_CTRL_BUS_ARADDR[3]),
        .I2(int_gie_reg_n_0),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(\rdata[1]_i_8_n_0 ),
        .I5(s_axi_CTRL_BUS_ARADDR[2]),
        .O(\rdata[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h800C8000)) 
    \rdata[0]_i_4 
       (.I0(D[0]),
        .I1(\rdata[1]_i_7_n_0 ),
        .I2(s_axi_CTRL_BUS_ARADDR[5]),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0CA00000)) 
    \rdata[0]_i_5 
       (.I0(\int_output_w_reg[8]_0 [0]),
        .I1(\int_input_w_reg[8]_0 [0]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(\rdata[1]_i_7_n_0 ),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_BUS_ARADDR[1]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \rdata[1]_i_1 
       (.I0(Q[1]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(\rdata[1]_i_5_n_0 ),
        .I5(\rdata[1]_i_6_n_0 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0CA00000)) 
    \rdata[1]_i_3 
       (.I0(\int_output_w_reg[8]_0 [1]),
        .I1(\int_input_w_reg[8]_0 [1]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000CA000000000)) 
    \rdata[1]_i_4 
       (.I0(\int_output_h_reg[8]_0 [1]),
        .I1(\int_input_h_reg[8]_0 [1]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2300000020000000)) 
    \rdata[1]_i_5 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(\rdata[1]_i_8_n_0 ),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(s_axi_CTRL_BUS_ARADDR[3]),
        .I4(\rdata[9]_i_3_n_0 ),
        .I5(p_0_in),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA000000C00000000)) 
    \rdata[1]_i_6 
       (.I0(D[1]),
        .I1(int_task_ap_done),
        .I2(s_axi_CTRL_BUS_ARADDR[5]),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rdata[1]_i_7 
       (.I0(s_axi_CTRL_BUS_ARADDR[1]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_8 
       (.I0(s_axi_CTRL_BUS_ARADDR[1]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(p_6_in[2]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(\int_output_h_reg[8]_0 [2]),
        .I4(\rdata[3]_i_4_n_0 ),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h00A00C0000000000)) 
    \rdata[2]_i_2 
       (.I0(\int_output_w_reg[8]_0 [2]),
        .I1(\int_input_h_reg[8]_0 [2]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A0C00000000000)) 
    \rdata[2]_i_3 
       (.I0(\int_input_w_reg[8]_0 [2]),
        .I1(Q[2]),
        .I2(s_axi_CTRL_BUS_ARADDR[5]),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(int_ap_ready),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(\int_output_h_reg[8]_0 [3]),
        .I4(\rdata[3]_i_4_n_0 ),
        .I5(\rdata[3]_i_5_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'h00A00C0000000000)) 
    \rdata[3]_i_2 
       (.I0(\int_output_w_reg[8]_0 [3]),
        .I1(\int_input_h_reg[8]_0 [3]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[5]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[3]_i_3 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[3]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A0C00000000000)) 
    \rdata[3]_i_5 
       (.I0(\int_input_w_reg[8]_0 [3]),
        .I1(Q[3]),
        .I2(s_axi_CTRL_BUS_ARADDR[5]),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .I5(\rdata[8]_i_4_n_0 ),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A020800)) 
    \rdata[4]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_CTRL_BUS_ARADDR[3]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(\int_input_w_reg[8]_0 [4]),
        .I4(\int_input_h_reg[8]_0 [4]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    \rdata[4]_i_2 
       (.I0(\int_output_h_reg[8]_0 [4]),
        .I1(\int_output_w_reg[8]_0 [4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(\rdata[8]_i_4_n_0 ),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A020800)) 
    \rdata[5]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_CTRL_BUS_ARADDR[3]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(\int_input_w_reg[8]_0 [5]),
        .I4(\int_input_h_reg[8]_0 [5]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    \rdata[5]_i_2 
       (.I0(\int_output_h_reg[8]_0 [5]),
        .I1(\int_output_w_reg[8]_0 [5]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(\rdata[8]_i_4_n_0 ),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A020800)) 
    \rdata[6]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_CTRL_BUS_ARADDR[3]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(\int_input_w_reg[8]_0 [6]),
        .I4(\int_input_h_reg[8]_0 [6]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    \rdata[6]_i_2 
       (.I0(\int_output_h_reg[8]_0 [6]),
        .I1(\int_output_w_reg[8]_0 [6]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(\rdata[8]_i_4_n_0 ),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[7]_i_3_n_0 ),
        .I2(\int_input_w_reg[8]_0 [7]),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(\int_input_h_reg[8]_0 [7]),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\int_output_h_reg[8]_0 [7]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(p_6_in[7]),
        .I4(\int_output_w_reg[8]_0 [7]),
        .I5(\rdata[7]_i_5_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rdata[7]_i_3 
       (.I0(s_axi_CTRL_BUS_ARADDR[4]),
        .I1(s_axi_CTRL_BUS_ARADDR[5]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rdata[7]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[4]),
        .I1(s_axi_CTRL_BUS_ARADDR[5]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \rdata[7]_i_5 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A020800)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_CTRL_BUS_ARADDR[3]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(\int_input_w_reg[8]_0 [8]),
        .I4(\int_input_h_reg[8]_0 [8]),
        .I5(\rdata[8]_i_3_n_0 ),
        .O(rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000006)) 
    \rdata[8]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[5]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(s_axi_CTRL_BUS_ARADDR[0]),
        .I4(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CA000000)) 
    \rdata[8]_i_3 
       (.I0(\int_output_h_reg[8]_0 [8]),
        .I1(\int_output_w_reg[8]_0 [8]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(\rdata[8]_i_4_n_0 ),
        .I4(s_axi_CTRL_BUS_ARADDR[4]),
        .I5(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[8]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[2]),
        .I1(s_axi_CTRL_BUS_ARADDR[0]),
        .I2(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CTRL_BUS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[9]_i_2 
       (.I0(\rdata[9]_i_3_n_0 ),
        .I1(interrupt),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(s_axi_CTRL_BUS_ARADDR[1]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(s_axi_CTRL_BUS_ARADDR[2]),
        .O(rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_BUS_ARADDR[4]),
        .I1(s_axi_CTRL_BUS_ARADDR[5]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_BUS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_BUS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_BUS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_BUS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_BUS_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_flow_control_loop_pipe_sequential_init
   (\indvar_flatten136_fu_244_reg[0] ,
    \indvar_flatten57_fu_236_reg[0] ,
    \indvar_flatten_fu_228_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    p_23_in,
    ap_enable_reg_pp0_iter0,
    indvar_flatten57_fu_236,
    \icmp_ln1027_4_reg_2162_reg[0] ,
    indvar_flatten_fu_228,
    SR,
    select_ln1027_37_reg_23760,
    \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ,
    p_3_in,
    ap_rst_n_inv,
    ap_clk,
    D,
    indvar_flatten136_fu_244,
    icmp_ln1027_4_reg_2162,
    Q,
    \indvar_flatten57_fu_236_reg[0]_0 ,
    or_ln1027_1_reg_2198,
    \indvar_flatten57_fu_236_reg[0]_1 ,
    \indvar_flatten_fu_228_reg[0]_0 ,
    or_ln1027_4_reg_2304,
    \indvar_flatten_fu_228_reg[0]_1 ,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    ap_rst_n,
    ap_loop_init_int_reg_0,
    \indvar_flatten57_fu_236_reg[12] ,
    ap_enable_reg_pp0_iter1,
    \indvar_flatten_fu_228_reg[0]_2 ,
    inStream_TVALID_int_regslice,
    select_ln1027_23_reg_2286,
    CO,
    \select_ln1027_37_reg_2376_reg[0] ,
    \select_ln1027_37_reg_2376_reg[0]_0 ,
    select_ln1027_10_reg_2184,
    \select_ln1027_37_reg_2376_reg[0]_1 ,
    \select_ln1027_33_reg_2349_reg[0] ,
    select_ln1027_22_reg_2281,
    ult_reg_2220,
    ult65_reg_2259,
    \select_ln1027_37_reg_2376_reg[0]_2 ,
    \last_reg_2441_pp0_iter2_reg_reg[0] ,
    ap_enable_reg_pp0_iter3,
    outStream_TREADY_int_regslice,
    ap_enable_reg_pp0_iter0_reg);
  output \indvar_flatten136_fu_244_reg[0] ;
  output \indvar_flatten57_fu_236_reg[0] ;
  output \indvar_flatten_fu_228_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[8] ;
  output p_23_in;
  output ap_enable_reg_pp0_iter0;
  output [0:0]indvar_flatten57_fu_236;
  output \icmp_ln1027_4_reg_2162_reg[0] ;
  output [0:0]indvar_flatten_fu_228;
  output [0:0]SR;
  output select_ln1027_37_reg_23760;
  output \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ;
  output p_3_in;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]D;
  input indvar_flatten136_fu_244;
  input icmp_ln1027_4_reg_2162;
  input [0:0]Q;
  input [0:0]\indvar_flatten57_fu_236_reg[0]_0 ;
  input or_ln1027_1_reg_2198;
  input [0:0]\indvar_flatten57_fu_236_reg[0]_1 ;
  input [0:0]\indvar_flatten_fu_228_reg[0]_0 ;
  input or_ln1027_4_reg_2304;
  input [0:0]\indvar_flatten_fu_228_reg[0]_1 ;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [1:0]\ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[9]_0 ;
  input ap_rst_n;
  input [1:0]ap_loop_init_int_reg_0;
  input \indvar_flatten57_fu_236_reg[12] ;
  input ap_enable_reg_pp0_iter1;
  input \indvar_flatten_fu_228_reg[0]_2 ;
  input inStream_TVALID_int_regslice;
  input select_ln1027_23_reg_2286;
  input [0:0]CO;
  input [0:0]\select_ln1027_37_reg_2376_reg[0] ;
  input \select_ln1027_37_reg_2376_reg[0]_0 ;
  input select_ln1027_10_reg_2184;
  input [0:0]\select_ln1027_37_reg_2376_reg[0]_1 ;
  input \select_ln1027_33_reg_2349_reg[0] ;
  input select_ln1027_22_reg_2281;
  input ult_reg_2220;
  input ult65_reg_2259;
  input [0:0]\select_ln1027_37_reg_2376_reg[0]_2 ;
  input \last_reg_2441_pp0_iter2_reg_reg[0] ;
  input ap_enable_reg_pp0_iter3;
  input outStream_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter0_reg;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [1:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg;
  wire icmp_ln1027_4_reg_2162;
  wire \icmp_ln1027_4_reg_2162_reg[0] ;
  wire inStream_TVALID_int_regslice;
  wire indvar_flatten136_fu_244;
  wire \indvar_flatten136_fu_244[0]_i_2_n_0 ;
  wire \indvar_flatten136_fu_244_reg[0] ;
  wire [0:0]indvar_flatten57_fu_236;
  wire \indvar_flatten57_fu_236_reg[0] ;
  wire [0:0]\indvar_flatten57_fu_236_reg[0]_0 ;
  wire [0:0]\indvar_flatten57_fu_236_reg[0]_1 ;
  wire \indvar_flatten57_fu_236_reg[12] ;
  wire [0:0]indvar_flatten_fu_228;
  wire \indvar_flatten_fu_228_reg[0] ;
  wire [0:0]\indvar_flatten_fu_228_reg[0]_0 ;
  wire [0:0]\indvar_flatten_fu_228_reg[0]_1 ;
  wire \indvar_flatten_fu_228_reg[0]_2 ;
  wire \last_reg_2441_pp0_iter2_reg_reg[0] ;
  wire or_ln1027_1_reg_2198;
  wire or_ln1027_4_reg_2304;
  wire outStream_TREADY_int_regslice;
  wire p_23_in;
  wire p_3_in;
  wire select_ln1027_10_reg_2184;
  wire select_ln1027_22_reg_2281;
  wire select_ln1027_23_reg_2286;
  wire \select_ln1027_33_reg_2349_reg[0] ;
  wire select_ln1027_37_reg_23760;
  wire \select_ln1027_37_reg_2376[0]_i_2_n_0 ;
  wire \select_ln1027_37_reg_2376[0]_i_3_n_0 ;
  wire [0:0]\select_ln1027_37_reg_2376_reg[0] ;
  wire \select_ln1027_37_reg_2376_reg[0]_0 ;
  wire [0:0]\select_ln1027_37_reg_2376_reg[0]_1 ;
  wire [0:0]\select_ln1027_37_reg_2376_reg[0]_2 ;
  wire \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ;
  wire ult65_reg_2259;
  wire ult_reg_2220;

  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I1(ap_done_cache),
        .I2(p_23_in),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .I5(\ap_CS_fsm_reg[9] [0]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hEEEEAEAAAEAAAEAA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_0 ),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I3(ap_done_cache),
        .I4(p_23_in),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(\ap_CS_fsm_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I1(p_23_in),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'hFFFF5DDD5DDD5DDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(p_23_in),
        .I5(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA808A8A8)) 
    \indvar_flatten136_fu_244[0]_i_1 
       (.I0(\indvar_flatten136_fu_244[0]_i_2_n_0 ),
        .I1(D),
        .I2(indvar_flatten136_fu_244),
        .I3(icmp_ln1027_4_reg_2162),
        .I4(Q),
        .O(\indvar_flatten136_fu_244_reg[0] ));
  LUT6 #(
    .INIT(64'hFF5DFFFFFFFFFFFF)) 
    \indvar_flatten136_fu_244[0]_i_2 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(\indvar_flatten_fu_228_reg[0]_2 ),
        .I2(select_ln1027_37_reg_23760),
        .I3(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ),
        .I4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\indvar_flatten136_fu_244[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \indvar_flatten136_fu_244[16]_i_1 
       (.I0(icmp_ln1027_4_reg_2162),
        .I1(\indvar_flatten57_fu_236_reg[12] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init_int),
        .I4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I5(p_23_in),
        .O(\icmp_ln1027_4_reg_2162_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \indvar_flatten242_fu_252[25]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I2(p_23_in),
        .O(SR));
  LUT4 #(
    .INIT(16'h0444)) 
    \indvar_flatten242_fu_252[25]_i_4 
       (.I0(\last_reg_2441_pp0_iter2_reg_reg[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(outStream_TREADY_int_regslice),
        .O(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hA808A8A8)) 
    \indvar_flatten57_fu_236[0]_i_1 
       (.I0(\indvar_flatten136_fu_244[0]_i_2_n_0 ),
        .I1(\indvar_flatten57_fu_236_reg[0]_0 ),
        .I2(indvar_flatten136_fu_244),
        .I3(or_ln1027_1_reg_2198),
        .I4(\indvar_flatten57_fu_236_reg[0]_1 ),
        .O(\indvar_flatten57_fu_236_reg[0] ));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \indvar_flatten57_fu_236[14]_i_1 
       (.I0(or_ln1027_1_reg_2198),
        .I1(\indvar_flatten57_fu_236_reg[12] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init_int),
        .I4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I5(p_23_in),
        .O(indvar_flatten57_fu_236));
  LUT5 #(
    .INIT(32'hA808A8A8)) 
    \indvar_flatten_fu_228[0]_i_1 
       (.I0(\indvar_flatten136_fu_244[0]_i_2_n_0 ),
        .I1(\indvar_flatten_fu_228_reg[0]_0 ),
        .I2(indvar_flatten136_fu_244),
        .I3(or_ln1027_4_reg_2304),
        .I4(\indvar_flatten_fu_228_reg[0]_1 ),
        .O(\indvar_flatten_fu_228_reg[0] ));
  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \indvar_flatten_fu_228[5]_i_1 
       (.I0(or_ln1027_4_reg_2304),
        .I1(\indvar_flatten57_fu_236_reg[12] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init_int),
        .I4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I5(p_23_in),
        .O(indvar_flatten_fu_228));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_33_reg_2349[0]_i_1 
       (.I0(\select_ln1027_33_reg_2349_reg[0] ),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_22_reg_2281),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAEEFE)) 
    \select_ln1027_37_reg_2376[0]_i_1 
       (.I0(\select_ln1027_37_reg_2376[0]_i_2_n_0 ),
        .I1(p_3_in),
        .I2(select_ln1027_23_reg_2286),
        .I3(CO),
        .I4(\select_ln1027_37_reg_2376_reg[0] ),
        .I5(\select_ln1027_37_reg_2376[0]_i_3_n_0 ),
        .O(select_ln1027_37_reg_23760));
  LUT6 #(
    .INIT(64'h0202020002020203)) 
    \select_ln1027_37_reg_2376[0]_i_2 
       (.I0(\select_ln1027_37_reg_2376_reg[0]_0 ),
        .I1(p_3_in),
        .I2(select_ln1027_23_reg_2286),
        .I3(icmp_ln1027_4_reg_2162),
        .I4(select_ln1027_10_reg_2184),
        .I5(\select_ln1027_37_reg_2376_reg[0]_1 ),
        .O(\select_ln1027_37_reg_2376[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF1B1B)) 
    \select_ln1027_37_reg_2376[0]_i_3 
       (.I0(icmp_ln1027_4_reg_2162),
        .I1(ult_reg_2220),
        .I2(ult65_reg_2259),
        .I3(\select_ln1027_37_reg_2376_reg[0]_2 ),
        .I4(select_ln1027_10_reg_2184),
        .O(\select_ln1027_37_reg_2376[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAA8A)) 
    \stride_cast2_cast_reg_2092[1]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(inStream_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\indvar_flatten57_fu_236_reg[12] ),
        .I4(select_ln1027_37_reg_23760),
        .I5(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] ),
        .O(p_23_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_0_0,
    ce1);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]ram_reg_0_0;
  input ce1;

  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d1;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_0_val_V_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_0_val_V_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_1_0);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]ram_reg_1_0;

  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire [15:0]d1;
  wire [15:0]q0;
  wire [0:0]ram_reg_1_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_0_val_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we1,we1,we1,we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_0_val_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_0),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0,ram_reg_1_0,ram_reg_1_0,ram_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_0_0,
    ce1);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]ram_reg_0_0;
  input ce1;

  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d1;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_1_val_V_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_1_val_V_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_1_0);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]ram_reg_1_0;

  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire [15:0]d1;
  wire [15:0]q0;
  wire [0:0]ram_reg_1_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_1_val_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we1,we1,we1,we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_1_val_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_0),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0,ram_reg_1_0,ram_reg_1_0,ram_reg_1_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    ram_reg_0_0,
    ce1);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]ram_reg_0_0;
  input ce1;

  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d1;
  wire [15:0]q0;
  wire [0:0]ram_reg_0_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_2_val_V_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_2_val_V_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4
   (q0,
    ap_clk,
    we1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    d1,
    ram_reg_1_3);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ram_reg_1_0;
  input [11:0]ram_reg_1_1;
  input [11:0]ram_reg_1_2;
  input [15:0]d1;
  input [0:0]ram_reg_1_3;

  wire ap_clk;
  wire [15:0]d1;
  wire [15:0]q0;
  wire ram_reg_1_0;
  wire [11:0]ram_reg_1_1;
  wire [11:0]ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_2_val_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_1_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ram_reg_1_0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we1,we1,we1,we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_2_val_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ram_reg_1_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_3),
        .ENBWREN(ram_reg_1_0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_3,ram_reg_1_3,ram_reg_1_3,ram_reg_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5
   (q0,
    ap_clk,
    we1,
    ce0,
    address1,
    address0,
    d1,
    WEA,
    ce1);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ce0;
  input [11:0]address1;
  input [11:0]address0;
  input [15:0]d1;
  input [0:0]WEA;
  input ce1;

  wire [0:0]WEA;
  wire [11:0]address0;
  wire [11:0]address1;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire [15:0]d1;
  wire [15:0]q0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_3_val_V_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_3_val_V_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,address1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,address0,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ce0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6
   (q0,
    ap_clk,
    we1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    d1,
    ram_reg_1_3);
  output [15:0]q0;
  input ap_clk;
  input we1;
  input ram_reg_1_0;
  input [11:0]ram_reg_1_1;
  input [11:0]ram_reg_1_2;
  input [15:0]d1;
  input [0:0]ram_reg_1_3;

  wire ap_clk;
  wire [15:0]d1;
  wire [15:0]q0;
  wire ram_reg_1_0;
  wire [11:0]ram_reg_1_1;
  wire [11:0]ram_reg_1_2;
  wire [0:0]ram_reg_1_3;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:7]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_3_val_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_1_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,d1[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:8],q0[7:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:1],q0[8]}),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(ram_reg_1_0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we1,we1,we1,we1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "53504" *) 
  (* RTL_RAM_NAME = "inst/line_buff_group_3_val_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ram_reg_1_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_1_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[15:9]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:7],q0[15:9]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_1_3),
        .ENBWREN(ram_reg_1_0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_3,ram_reg_1_3,ram_reg_1_3,ram_reg_1_3}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_2ns_15ns_17_1_1
   (D,
    DI,
    S,
    P,
    Q);
  output [16:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [11:0]P;
  input [1:0]Q;

  wire [16:0]D;
  wire [2:0]DI;
  wire [11:0]P;
  wire [1:0]Q;
  wire [3:0]S;
  wire dout_carry__0_i_1__3_n_0;
  wire dout_carry__0_i_2__3_n_0;
  wire dout_carry__0_i_3__3_n_0;
  wire dout_carry__0_i_4__3_n_0;
  wire dout_carry__0_i_5__3_n_0;
  wire dout_carry__0_i_6__3_n_0;
  wire dout_carry__0_i_7__3_n_0;
  wire dout_carry__0_i_8__3_n_0;
  wire dout_carry__0_n_0;
  wire dout_carry__0_n_1;
  wire dout_carry__0_n_2;
  wire dout_carry__0_n_3;
  wire dout_carry__1_i_1__3_n_0;
  wire dout_carry__1_i_2__3_n_0;
  wire dout_carry__1_i_3_n_0;
  wire dout_carry__1_i_4__0_n_0;
  wire dout_carry__1_i_5_n_0;
  wire dout_carry__1_i_6_n_0;
  wire dout_carry__1_i_7_n_0;
  wire dout_carry__1_i_8_n_0;
  wire dout_carry__1_n_0;
  wire dout_carry__1_n_1;
  wire dout_carry__1_n_2;
  wire dout_carry__1_n_3;
  wire dout_carry__2_n_0;
  wire dout_carry__2_n_1;
  wire dout_carry__2_n_2;
  wire dout_carry__2_n_3;
  wire dout_carry_i_1__3_n_0;
  wire dout_carry_i_2__3_n_0;
  wire dout_carry_i_3__3_n_0;
  wire dout_carry_i_4__3_n_0;
  wire dout_carry_i_5__3_n_0;
  wire dout_carry_i_6__3_n_0;
  wire dout_carry_i_7__3_n_0;
  wire dout_carry_n_0;
  wire dout_carry_n_1;
  wire dout_carry_n_2;
  wire dout_carry_n_3;
  wire [3:1]\NLW_mul_ln4_2_reg_833_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln4_2_reg_833_reg[16]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_0,dout_carry_n_1,dout_carry_n_2,dout_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry_i_1__3_n_0,dout_carry_i_2__3_n_0,dout_carry_i_3__3_n_0,1'b0}),
        .O(D[3:0]),
        .S({dout_carry_i_4__3_n_0,dout_carry_i_5__3_n_0,dout_carry_i_6__3_n_0,dout_carry_i_7__3_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_0),
        .CO({dout_carry__0_n_0,dout_carry__0_n_1,dout_carry__0_n_2,dout_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__0_i_1__3_n_0,dout_carry__0_i_2__3_n_0,dout_carry__0_i_3__3_n_0,dout_carry__0_i_4__3_n_0}),
        .O(D[7:4]),
        .S({dout_carry__0_i_5__3_n_0,dout_carry__0_i_6__3_n_0,dout_carry__0_i_7__3_n_0,dout_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_1__3
       (.I0(P[7]),
        .I1(Q[0]),
        .O(dout_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_2__3
       (.I0(P[6]),
        .I1(Q[0]),
        .O(dout_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_3__3
       (.I0(P[5]),
        .I1(Q[0]),
        .O(dout_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_4__3
       (.I0(P[4]),
        .I1(Q[0]),
        .O(dout_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_5__3
       (.I0(Q[0]),
        .I1(P[7]),
        .I2(Q[1]),
        .I3(P[6]),
        .O(dout_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_6__3
       (.I0(Q[0]),
        .I1(P[6]),
        .I2(Q[1]),
        .I3(P[5]),
        .O(dout_carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_7__3
       (.I0(Q[0]),
        .I1(P[5]),
        .I2(Q[1]),
        .I3(P[4]),
        .O(dout_carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_8__3
       (.I0(Q[0]),
        .I1(P[4]),
        .I2(Q[1]),
        .I3(P[3]),
        .O(dout_carry__0_i_8__3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_0),
        .CO({dout_carry__1_n_0,dout_carry__1_n_1,dout_carry__1_n_2,dout_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__1_i_1__3_n_0,dout_carry__1_i_2__3_n_0,dout_carry__1_i_3_n_0,dout_carry__1_i_4__0_n_0}),
        .O(D[11:8]),
        .S({dout_carry__1_i_5_n_0,dout_carry__1_i_6_n_0,dout_carry__1_i_7_n_0,dout_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_1__3
       (.I0(P[11]),
        .I1(Q[0]),
        .O(dout_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_2__3
       (.I0(P[10]),
        .I1(Q[0]),
        .O(dout_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_3
       (.I0(P[9]),
        .I1(Q[0]),
        .O(dout_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_4__0
       (.I0(P[8]),
        .I1(Q[0]),
        .O(dout_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_5
       (.I0(Q[0]),
        .I1(P[11]),
        .I2(Q[1]),
        .I3(P[10]),
        .O(dout_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_6
       (.I0(Q[0]),
        .I1(P[10]),
        .I2(Q[1]),
        .I3(P[9]),
        .O(dout_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_7
       (.I0(Q[0]),
        .I1(P[9]),
        .I2(Q[1]),
        .I3(P[8]),
        .O(dout_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_8
       (.I0(Q[0]),
        .I1(P[8]),
        .I2(Q[1]),
        .I3(P[7]),
        .O(dout_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 dout_carry__2
       (.CI(dout_carry__1_n_0),
        .CO({dout_carry__2_n_0,dout_carry__2_n_1,dout_carry__2_n_2,dout_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O(D[15:12]),
        .S(S));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_1__3
       (.I0(P[3]),
        .I1(Q[0]),
        .O(dout_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_2__3
       (.I0(P[2]),
        .I1(Q[0]),
        .O(dout_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_3__3
       (.I0(P[1]),
        .I1(Q[0]),
        .O(dout_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_4__3
       (.I0(Q[0]),
        .I1(P[3]),
        .I2(Q[1]),
        .I3(P[2]),
        .O(dout_carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_5__3
       (.I0(Q[0]),
        .I1(P[2]),
        .I2(Q[1]),
        .I3(P[1]),
        .O(dout_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_6__3
       (.I0(Q[0]),
        .I1(P[1]),
        .I2(Q[1]),
        .I3(P[0]),
        .O(dout_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_7__3
       (.I0(P[0]),
        .I1(Q[0]),
        .O(dout_carry_i_7__3_n_0));
  CARRY4 \mul_ln4_2_reg_833_reg[16]_i_1 
       (.CI(dout_carry__2_n_0),
        .CO({\NLW_mul_ln4_2_reg_833_reg[16]_i_1_CO_UNCONNECTED [3:1],D[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln4_2_reg_833_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1
   (D,
    DI,
    S,
    Q,
    \conv3_i_i_i2821607_reg_2140_reg[3] );
  output [10:0]D;
  input [0:0]DI;
  input [1:0]S;
  input [7:0]Q;
  input [1:0]\conv3_i_i_i2821607_reg_2140_reg[3] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire [1:0]\conv3_i_i_i2821607_reg_2140_reg[3] ;
  wire dout_carry__0_i_1__1_n_0;
  wire dout_carry__0_i_2__1_n_0;
  wire dout_carry__0_i_3__1_n_0;
  wire dout_carry__0_i_4__1_n_0;
  wire dout_carry__0_i_5__1_n_0;
  wire dout_carry__0_i_6__1_n_0;
  wire dout_carry__0_i_7__1_n_0;
  wire dout_carry__0_i_8__1_n_0;
  wire dout_carry__0_n_0;
  wire dout_carry__0_n_1;
  wire dout_carry__0_n_2;
  wire dout_carry__0_n_3;
  wire dout_carry__1_n_3;
  wire dout_carry_i_1__1_n_0;
  wire dout_carry_i_2__1_n_0;
  wire dout_carry_i_3__1_n_0;
  wire dout_carry_i_4__1_n_0;
  wire dout_carry_i_5__1_n_0;
  wire dout_carry_i_6__1_n_0;
  wire dout_carry_i_7__1_n_0;
  wire dout_carry_n_0;
  wire dout_carry_n_1;
  wire dout_carry_n_2;
  wire dout_carry_n_3;
  wire [3:1]NLW_dout_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__1_O_UNCONNECTED;

  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_0,dout_carry_n_1,dout_carry_n_2,dout_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry_i_1__1_n_0,dout_carry_i_2__1_n_0,dout_carry_i_3__1_n_0,1'b0}),
        .O(D[3:0]),
        .S({dout_carry_i_4__1_n_0,dout_carry_i_5__1_n_0,dout_carry_i_6__1_n_0,dout_carry_i_7__1_n_0}));
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_0),
        .CO({dout_carry__0_n_0,dout_carry__0_n_1,dout_carry__0_n_2,dout_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__0_i_1__1_n_0,dout_carry__0_i_2__1_n_0,dout_carry__0_i_3__1_n_0,dout_carry__0_i_4__1_n_0}),
        .O(D[7:4]),
        .S({dout_carry__0_i_5__1_n_0,dout_carry__0_i_6__1_n_0,dout_carry__0_i_7__1_n_0,dout_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_5__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[7]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[6]),
        .O(dout_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_6__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[6]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[5]),
        .O(dout_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_7__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[5]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[4]),
        .O(dout_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_8__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[4]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[3]),
        .O(dout_carry__0_i_8__1_n_0));
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_0),
        .CO({NLW_dout_carry__1_CO_UNCONNECTED[3],D[10],NLW_dout_carry__1_CO_UNCONNECTED[1],dout_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({NLW_dout_carry__1_O_UNCONNECTED[3:2],D[9:8]}),
        .S({1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_1__1
       (.I0(Q[3]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_2__1
       (.I0(Q[2]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_3__1
       (.I0(Q[1]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_4__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[3]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[2]),
        .O(dout_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_5__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[2]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[1]),
        .O(dout_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_6__1
       (.I0(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .I1(Q[1]),
        .I2(\conv3_i_i_i2821607_reg_2140_reg[3] [1]),
        .I3(Q[0]),
        .O(dout_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_7__1
       (.I0(Q[0]),
        .I1(\conv3_i_i_i2821607_reg_2140_reg[3] [0]),
        .O(dout_carry_i_7__1_n_0));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_mul_9ns_2ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15
   (D,
    DI,
    S,
    Q,
    \conv3_i_i_i3291609_reg_2146_reg[3] );
  output [10:0]D;
  input [0:0]DI;
  input [1:0]S;
  input [7:0]Q;
  input [1:0]\conv3_i_i_i3291609_reg_2146_reg[3] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire [1:0]\conv3_i_i_i3291609_reg_2146_reg[3] ;
  wire dout_carry__0_i_1_n_0;
  wire dout_carry__0_i_2_n_0;
  wire dout_carry__0_i_3_n_0;
  wire dout_carry__0_i_4_n_0;
  wire dout_carry__0_i_5_n_0;
  wire dout_carry__0_i_6_n_0;
  wire dout_carry__0_i_7_n_0;
  wire dout_carry__0_i_8_n_0;
  wire dout_carry__0_n_0;
  wire dout_carry__0_n_1;
  wire dout_carry__0_n_2;
  wire dout_carry__0_n_3;
  wire dout_carry__1_n_3;
  wire dout_carry_i_1_n_0;
  wire dout_carry_i_2_n_0;
  wire dout_carry_i_3_n_0;
  wire dout_carry_i_4_n_0;
  wire dout_carry_i_5_n_0;
  wire dout_carry_i_6_n_0;
  wire dout_carry_i_7_n_0;
  wire dout_carry_n_0;
  wire dout_carry_n_1;
  wire dout_carry_n_2;
  wire dout_carry_n_3;
  wire [3:1]NLW_dout_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__1_O_UNCONNECTED;

  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_0,dout_carry_n_1,dout_carry_n_2,dout_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry_i_1_n_0,dout_carry_i_2_n_0,dout_carry_i_3_n_0,1'b0}),
        .O(D[3:0]),
        .S({dout_carry_i_4_n_0,dout_carry_i_5_n_0,dout_carry_i_6_n_0,dout_carry_i_7_n_0}));
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_0),
        .CO({dout_carry__0_n_0,dout_carry__0_n_1,dout_carry__0_n_2,dout_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__0_i_1_n_0,dout_carry__0_i_2_n_0,dout_carry__0_i_3_n_0,dout_carry__0_i_4_n_0}),
        .O(D[7:4]),
        .S({dout_carry__0_i_5_n_0,dout_carry__0_i_6_n_0,dout_carry__0_i_7_n_0,dout_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_1
       (.I0(Q[7]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_2
       (.I0(Q[6]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_3
       (.I0(Q[5]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_4
       (.I0(Q[4]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_5
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[7]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[6]),
        .O(dout_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_6
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[6]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[5]),
        .O(dout_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_7
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[5]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[4]),
        .O(dout_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_8
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[4]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[3]),
        .O(dout_carry__0_i_8_n_0));
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_0),
        .CO({NLW_dout_carry__1_CO_UNCONNECTED[3],D[10],NLW_dout_carry__1_CO_UNCONNECTED[1],dout_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({NLW_dout_carry__1_O_UNCONNECTED[3:2],D[9:8]}),
        .S({1'b0,1'b1,S}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_1
       (.I0(Q[3]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_2
       (.I0(Q[2]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_3
       (.I0(Q[1]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_4
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[3]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[2]),
        .O(dout_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_5
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[2]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[1]),
        .O(dout_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_6
       (.I0(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .I1(Q[1]),
        .I2(\conv3_i_i_i3291609_reg_2146_reg[3] [1]),
        .I3(Q[0]),
        .O(dout_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_7
       (.I0(Q[0]),
        .I1(\conv3_i_i_i3291609_reg_2146_reg[3] [0]),
        .O(dout_carry_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_mul_9ns_2ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16
   (D,
    \select_ln1027_10_reg_2184_reg[0] ,
    \input_h_cast_cast_reg_2107_reg[6] ,
    S,
    dout_carry__1_0,
    \input_h_cast_cast_reg_2107_reg[8] ,
    DI,
    conv3_i_i_i3291609_mid1_reg_23150,
    select_ln1027_10_reg_2184,
    icmp_ln1027_4_reg_2162,
    \cmp_not_mid1178_reg_2254_reg[0] ,
    Q,
    dout_carry__1_1,
    \ult65_reg_2259_reg[0] ,
    \row_idx_mid1_reg_2275_reg[10] ,
    \row_idx_mid1_reg_2275_reg[3] );
  output [10:0]D;
  output \select_ln1027_10_reg_2184_reg[0] ;
  output [3:0]\input_h_cast_cast_reg_2107_reg[6] ;
  output [3:0]S;
  output [1:0]dout_carry__1_0;
  output [0:0]\input_h_cast_cast_reg_2107_reg[8] ;
  input [1:0]DI;
  input conv3_i_i_i3291609_mid1_reg_23150;
  input select_ln1027_10_reg_2184;
  input icmp_ln1027_4_reg_2162;
  input \cmp_not_mid1178_reg_2254_reg[0] ;
  input [8:0]Q;
  input [1:0]dout_carry__1_1;
  input [8:0]\ult65_reg_2259_reg[0] ;
  input [10:0]\row_idx_mid1_reg_2275_reg[10] ;
  input [1:0]\row_idx_mid1_reg_2275_reg[3] ;

  wire [10:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [3:0]S;
  wire \cmp_not_mid1178_reg_2254[0]_i_2_n_0 ;
  wire \cmp_not_mid1178_reg_2254[0]_i_3_n_0 ;
  wire \cmp_not_mid1178_reg_2254[0]_i_4_n_0 ;
  wire \cmp_not_mid1178_reg_2254_reg[0] ;
  wire conv3_i_i_i3291609_mid1_reg_23150;
  wire dout_carry__0_i_1__2_n_0;
  wire dout_carry__0_i_2__2_n_0;
  wire dout_carry__0_i_3__2_n_0;
  wire dout_carry__0_i_4__2_n_0;
  wire dout_carry__0_i_5__2_n_0;
  wire dout_carry__0_i_6__2_n_0;
  wire dout_carry__0_i_7__2_n_0;
  wire dout_carry__0_i_8__2_n_0;
  wire dout_carry__0_n_0;
  wire dout_carry__0_n_1;
  wire dout_carry__0_n_2;
  wire dout_carry__0_n_3;
  wire dout_carry__0_n_4;
  wire dout_carry__0_n_5;
  wire dout_carry__0_n_6;
  wire dout_carry__0_n_7;
  wire [1:0]dout_carry__1_0;
  wire [1:0]dout_carry__1_1;
  wire dout_carry__1_i_1__2_n_0;
  wire dout_carry__1_i_2__2_n_0;
  wire dout_carry__1_i_3__3_n_0;
  wire dout_carry__1_n_1;
  wire dout_carry__1_n_3;
  wire dout_carry__1_n_6;
  wire dout_carry__1_n_7;
  wire dout_carry_i_1__2_n_0;
  wire dout_carry_i_2__2_n_0;
  wire dout_carry_i_3__2_n_0;
  wire dout_carry_i_4__2_n_0;
  wire dout_carry_i_5__2_n_0;
  wire dout_carry_i_6__2_n_0;
  wire dout_carry_i_7__2_n_0;
  wire dout_carry_n_0;
  wire dout_carry_n_1;
  wire dout_carry_n_2;
  wire dout_carry_n_3;
  wire dout_carry_n_4;
  wire dout_carry_n_5;
  wire dout_carry_n_6;
  wire dout_carry_n_7;
  wire icmp_ln1027_4_reg_2162;
  wire [3:0]\input_h_cast_cast_reg_2107_reg[6] ;
  wire [0:0]\input_h_cast_cast_reg_2107_reg[8] ;
  wire \row_idx_mid1_reg_2275[3]_i_6_n_0 ;
  wire \row_idx_mid1_reg_2275[3]_i_7_n_0 ;
  wire [10:0]\row_idx_mid1_reg_2275_reg[10] ;
  wire \row_idx_mid1_reg_2275_reg[10]_i_1_n_2 ;
  wire \row_idx_mid1_reg_2275_reg[10]_i_1_n_3 ;
  wire [1:0]\row_idx_mid1_reg_2275_reg[3] ;
  wire \row_idx_mid1_reg_2275_reg[3]_i_1_n_0 ;
  wire \row_idx_mid1_reg_2275_reg[3]_i_1_n_1 ;
  wire \row_idx_mid1_reg_2275_reg[3]_i_1_n_2 ;
  wire \row_idx_mid1_reg_2275_reg[3]_i_1_n_3 ;
  wire \row_idx_mid1_reg_2275_reg[7]_i_1_n_0 ;
  wire \row_idx_mid1_reg_2275_reg[7]_i_1_n_1 ;
  wire \row_idx_mid1_reg_2275_reg[7]_i_1_n_2 ;
  wire \row_idx_mid1_reg_2275_reg[7]_i_1_n_3 ;
  wire select_ln1027_10_reg_2184;
  wire \select_ln1027_10_reg_2184_reg[0] ;
  wire [10:2]select_ln1027_1_fu_1032_p3;
  wire [8:0]\ult65_reg_2259_reg[0] ;
  wire [3:1]NLW_dout_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_row_idx_mid1_reg_2275_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_idx_mid1_reg_2275_reg[10]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF8FFFFF00800000)) 
    \cmp_not_mid1178_reg_2254[0]_i_1 
       (.I0(\cmp_not_mid1178_reg_2254[0]_i_2_n_0 ),
        .I1(\cmp_not_mid1178_reg_2254[0]_i_3_n_0 ),
        .I2(conv3_i_i_i3291609_mid1_reg_23150),
        .I3(select_ln1027_10_reg_2184),
        .I4(icmp_ln1027_4_reg_2162),
        .I5(\cmp_not_mid1178_reg_2254_reg[0] ),
        .O(\select_ln1027_10_reg_2184_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_not_mid1178_reg_2254[0]_i_2 
       (.I0(dout_carry__1_n_1),
        .I1(dout_carry__1_n_6),
        .I2(dout_carry__1_n_7),
        .I3(dout_carry__0_n_4),
        .O(\cmp_not_mid1178_reg_2254[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \cmp_not_mid1178_reg_2254[0]_i_3 
       (.I0(dout_carry_n_7),
        .I1(dout_carry_n_6),
        .I2(dout_carry_n_5),
        .I3(\cmp_not_mid1178_reg_2254[0]_i_4_n_0 ),
        .O(\cmp_not_mid1178_reg_2254[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_not_mid1178_reg_2254[0]_i_4 
       (.I0(dout_carry__0_n_5),
        .I1(dout_carry__0_n_6),
        .I2(dout_carry__0_n_7),
        .I3(dout_carry_n_4),
        .O(\cmp_not_mid1178_reg_2254[0]_i_4_n_0 ));
  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_0,dout_carry_n_1,dout_carry_n_2,dout_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry_i_1__2_n_0,dout_carry_i_2__2_n_0,dout_carry_i_3__2_n_0,1'b0}),
        .O({dout_carry_n_4,dout_carry_n_5,dout_carry_n_6,dout_carry_n_7}),
        .S({dout_carry_i_4__2_n_0,dout_carry_i_5__2_n_0,dout_carry_i_6__2_n_0,dout_carry_i_7__2_n_0}));
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_0),
        .CO({dout_carry__0_n_0,dout_carry__0_n_1,dout_carry__0_n_2,dout_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__0_i_1__2_n_0,dout_carry__0_i_2__2_n_0,dout_carry__0_i_3__2_n_0,dout_carry__0_i_4__2_n_0}),
        .O({dout_carry__0_n_4,dout_carry__0_n_5,dout_carry__0_n_6,dout_carry__0_n_7}),
        .S({dout_carry__0_i_5__2_n_0,dout_carry__0_i_6__2_n_0,dout_carry__0_i_7__2_n_0,dout_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_1__2
       (.I0(Q[7]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_3__2
       (.I0(Q[5]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_4__2
       (.I0(Q[4]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_5__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[7]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[6]),
        .O(dout_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_6__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[6]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[5]),
        .O(dout_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_7__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[5]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[4]),
        .O(dout_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_8__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[4]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[3]),
        .O(dout_carry__0_i_8__2_n_0));
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_0),
        .CO({NLW_dout_carry__1_CO_UNCONNECTED[3],dout_carry__1_n_1,NLW_dout_carry__1_CO_UNCONNECTED[1],dout_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout_carry__1_i_1__2_n_0}),
        .O({NLW_dout_carry__1_O_UNCONNECTED[3:2],dout_carry__1_n_6,dout_carry__1_n_7}),
        .S({1'b0,1'b1,dout_carry__1_i_2__2_n_0,dout_carry__1_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_1__2
       (.I0(Q[8]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_2__2
       (.I0(Q[8]),
        .I1(dout_carry__1_1[1]),
        .O(dout_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_3__3
       (.I0(dout_carry__1_1[0]),
        .I1(Q[8]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[7]),
        .O(dout_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_1__2
       (.I0(Q[3]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_2__2
       (.I0(Q[2]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_3__2
       (.I0(Q[1]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_4__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[3]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[2]),
        .O(dout_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_5__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[2]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[1]),
        .O(dout_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_6__2
       (.I0(dout_carry__1_1[0]),
        .I1(Q[1]),
        .I2(dout_carry__1_1[1]),
        .I3(Q[0]),
        .O(dout_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry_i_7__2
       (.I0(Q[0]),
        .I1(dout_carry__1_1[0]),
        .O(dout_carry_i_7__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[10]_i_2 
       (.I0(dout_carry__1_n_1),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [10]),
        .O(select_ln1027_1_fu_1032_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[10]_i_3 
       (.I0(dout_carry__1_n_6),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [9]),
        .O(select_ln1027_1_fu_1032_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[10]_i_4 
       (.I0(dout_carry__1_n_7),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [8]),
        .O(select_ln1027_1_fu_1032_p3[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[3]_i_4 
       (.I0(dout_carry_n_4),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [3]),
        .O(select_ln1027_1_fu_1032_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[3]_i_5 
       (.I0(dout_carry_n_5),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [2]),
        .O(select_ln1027_1_fu_1032_p3[2]));
  LUT5 #(
    .INIT(32'hFF960096)) 
    \row_idx_mid1_reg_2275[3]_i_6 
       (.I0(\row_idx_mid1_reg_2275_reg[3] [1]),
        .I1(\row_idx_mid1_reg_2275_reg[3] [0]),
        .I2(\row_idx_mid1_reg_2275_reg[10] [1]),
        .I3(icmp_ln1027_4_reg_2162),
        .I4(dout_carry_n_6),
        .O(\row_idx_mid1_reg_2275[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h09F9)) 
    \row_idx_mid1_reg_2275[3]_i_7 
       (.I0(\row_idx_mid1_reg_2275_reg[3] [0]),
        .I1(\row_idx_mid1_reg_2275_reg[10] [0]),
        .I2(icmp_ln1027_4_reg_2162),
        .I3(dout_carry_n_7),
        .O(\row_idx_mid1_reg_2275[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[7]_i_2 
       (.I0(dout_carry__0_n_4),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [7]),
        .O(select_ln1027_1_fu_1032_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[7]_i_3 
       (.I0(dout_carry__0_n_5),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [6]),
        .O(select_ln1027_1_fu_1032_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[7]_i_4 
       (.I0(dout_carry__0_n_6),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [5]),
        .O(select_ln1027_1_fu_1032_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_idx_mid1_reg_2275[7]_i_5 
       (.I0(dout_carry__0_n_7),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\row_idx_mid1_reg_2275_reg[10] [4]),
        .O(select_ln1027_1_fu_1032_p3[4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_idx_mid1_reg_2275_reg[10]_i_1 
       (.CI(\row_idx_mid1_reg_2275_reg[7]_i_1_n_0 ),
        .CO({\NLW_row_idx_mid1_reg_2275_reg[10]_i_1_CO_UNCONNECTED [3:2],\row_idx_mid1_reg_2275_reg[10]_i_1_n_2 ,\row_idx_mid1_reg_2275_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_idx_mid1_reg_2275_reg[10]_i_1_O_UNCONNECTED [3],D[10:8]}),
        .S({1'b0,select_ln1027_1_fu_1032_p3[10:8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_idx_mid1_reg_2275_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\row_idx_mid1_reg_2275_reg[3]_i_1_n_0 ,\row_idx_mid1_reg_2275_reg[3]_i_1_n_1 ,\row_idx_mid1_reg_2275_reg[3]_i_1_n_2 ,\row_idx_mid1_reg_2275_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({select_ln1027_1_fu_1032_p3[3:2],\row_idx_mid1_reg_2275[3]_i_6_n_0 ,\row_idx_mid1_reg_2275[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \row_idx_mid1_reg_2275_reg[7]_i_1 
       (.CI(\row_idx_mid1_reg_2275_reg[3]_i_1_n_0 ),
        .CO({\row_idx_mid1_reg_2275_reg[7]_i_1_n_0 ,\row_idx_mid1_reg_2275_reg[7]_i_1_n_1 ,\row_idx_mid1_reg_2275_reg[7]_i_1_n_2 ,\row_idx_mid1_reg_2275_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(select_ln1027_1_fu_1032_p3[7:4]));
  LUT3 #(
    .INIT(8'h04)) 
    ult65_fu_1044_p2_carry__0_i_1
       (.I0(dout_carry__1_n_6),
        .I1(\ult65_reg_2259_reg[0] [8]),
        .I2(dout_carry__1_n_7),
        .O(\input_h_cast_cast_reg_2107_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    ult65_fu_1044_p2_carry__0_i_2
       (.I0(dout_carry__1_n_1),
        .O(dout_carry__1_0[1]));
  LUT3 #(
    .INIT(8'h21)) 
    ult65_fu_1044_p2_carry__0_i_3
       (.I0(dout_carry__1_n_7),
        .I1(dout_carry__1_n_6),
        .I2(\ult65_reg_2259_reg[0] [8]),
        .O(dout_carry__1_0[0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult65_fu_1044_p2_carry_i_1
       (.I0(\ult65_reg_2259_reg[0] [6]),
        .I1(dout_carry__0_n_5),
        .I2(dout_carry__0_n_4),
        .I3(\ult65_reg_2259_reg[0] [7]),
        .O(\input_h_cast_cast_reg_2107_reg[6] [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult65_fu_1044_p2_carry_i_2
       (.I0(\ult65_reg_2259_reg[0] [4]),
        .I1(dout_carry__0_n_7),
        .I2(dout_carry__0_n_6),
        .I3(\ult65_reg_2259_reg[0] [5]),
        .O(\input_h_cast_cast_reg_2107_reg[6] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult65_fu_1044_p2_carry_i_3
       (.I0(\ult65_reg_2259_reg[0] [2]),
        .I1(dout_carry_n_5),
        .I2(dout_carry_n_4),
        .I3(\ult65_reg_2259_reg[0] [3]),
        .O(\input_h_cast_cast_reg_2107_reg[6] [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult65_fu_1044_p2_carry_i_4
       (.I0(\ult65_reg_2259_reg[0] [0]),
        .I1(dout_carry_n_7),
        .I2(dout_carry_n_6),
        .I3(\ult65_reg_2259_reg[0] [1]),
        .O(\input_h_cast_cast_reg_2107_reg[6] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult65_fu_1044_p2_carry_i_5
       (.I0(dout_carry__0_n_4),
        .I1(\ult65_reg_2259_reg[0] [7]),
        .I2(dout_carry__0_n_5),
        .I3(\ult65_reg_2259_reg[0] [6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult65_fu_1044_p2_carry_i_6
       (.I0(dout_carry__0_n_6),
        .I1(\ult65_reg_2259_reg[0] [5]),
        .I2(dout_carry__0_n_7),
        .I3(\ult65_reg_2259_reg[0] [4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult65_fu_1044_p2_carry_i_7
       (.I0(dout_carry_n_4),
        .I1(\ult65_reg_2259_reg[0] [3]),
        .I2(dout_carry_n_5),
        .I3(\ult65_reg_2259_reg[0] [2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult65_fu_1044_p2_carry_i_8
       (.I0(dout_carry_n_6),
        .I1(\ult65_reg_2259_reg[0] [1]),
        .I2(dout_carry_n_7),
        .I3(\ult65_reg_2259_reg[0] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_mul_9ns_2ns_11_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17
   (D,
    \out_col_1_reg_2114_reg[3] ,
    \out_col_1_reg_2114_reg[7] ,
    DI,
    S,
    or_ln1027_1_reg_2198,
    Q,
    \conv3_i_i_i3291609_mid1_reg_2315_reg[3] );
  output [10:0]D;
  output \out_col_1_reg_2114_reg[3] ;
  output [4:0]\out_col_1_reg_2114_reg[7] ;
  input [0:0]DI;
  input [1:0]S;
  input or_ln1027_1_reg_2198;
  input [7:0]Q;
  input [1:0]\conv3_i_i_i3291609_mid1_reg_2315_reg[3] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire [1:0]\conv3_i_i_i3291609_mid1_reg_2315_reg[3] ;
  wire dout_carry__0_i_1__0_n_0;
  wire dout_carry__0_i_2__0_n_0;
  wire dout_carry__0_i_3__0_n_0;
  wire dout_carry__0_i_4__0_n_0;
  wire dout_carry__0_i_5__0_n_0;
  wire dout_carry__0_i_6__0_n_0;
  wire dout_carry__0_i_7__0_n_0;
  wire dout_carry__0_i_8__0_n_0;
  wire dout_carry__0_i_9_n_0;
  wire dout_carry__0_n_0;
  wire dout_carry__0_n_1;
  wire dout_carry__0_n_2;
  wire dout_carry__0_n_3;
  wire dout_carry__1_n_3;
  wire dout_carry_i_1__0_n_0;
  wire dout_carry_i_2__0_n_0;
  wire dout_carry_i_3__0_n_0;
  wire dout_carry_i_4__0_n_0;
  wire dout_carry_i_5__0_n_0;
  wire dout_carry_i_6__0_n_0;
  wire dout_carry_i_7__0_n_0;
  wire dout_carry_n_0;
  wire dout_carry_n_1;
  wire dout_carry_n_2;
  wire dout_carry_n_3;
  wire or_ln1027_1_reg_2198;
  wire \out_col_1_reg_2114_reg[3] ;
  wire [4:0]\out_col_1_reg_2114_reg[7] ;
  wire [3:1]NLW_dout_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout_carry__1_O_UNCONNECTED;

  CARRY4 dout_carry
       (.CI(1'b0),
        .CO({dout_carry_n_0,dout_carry_n_1,dout_carry_n_2,dout_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry_i_1__0_n_0,dout_carry_i_2__0_n_0,dout_carry_i_3__0_n_0,1'b0}),
        .O(D[3:0]),
        .S({dout_carry_i_4__0_n_0,dout_carry_i_5__0_n_0,dout_carry_i_6__0_n_0,dout_carry_i_7__0_n_0}));
  CARRY4 dout_carry__0
       (.CI(dout_carry_n_0),
        .CO({dout_carry__0_n_0,dout_carry__0_n_1,dout_carry__0_n_2,dout_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout_carry__0_i_1__0_n_0,dout_carry__0_i_2__0_n_0,dout_carry__0_i_3__0_n_0,dout_carry__0_i_4__0_n_0}),
        .O(D[7:4]),
        .S({dout_carry__0_i_5__0_n_0,dout_carry__0_i_6__0_n_0,dout_carry__0_i_7__0_n_0,dout_carry__0_i_8__0_n_0}));
  LUT6 #(
    .INIT(64'h1555400000000000)) 
    dout_carry__0_i_1__0
       (.I0(or_ln1027_1_reg_2198),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\out_col_1_reg_2114_reg[3] ),
        .I4(Q[7]),
        .I5(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry__0_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h12220000)) 
    dout_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(or_ln1027_1_reg_2198),
        .I2(Q[5]),
        .I3(\out_col_1_reg_2114_reg[3] ),
        .I4(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h9A00)) 
    dout_carry__0_i_3__0
       (.I0(\out_col_1_reg_2114_reg[3] ),
        .I1(or_ln1027_1_reg_2198),
        .I2(Q[5]),
        .I3(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__0_i_4__0
       (.I0(\out_col_1_reg_2114_reg[7] [2]),
        .I1(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__0_i_5__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(\out_col_1_reg_2114_reg[7] [4]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(\out_col_1_reg_2114_reg[7] [3]),
        .O(dout_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0227800007888)) 
    dout_carry__0_i_6__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(Q[6]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(Q[5]),
        .I4(or_ln1027_1_reg_2198),
        .I5(\out_col_1_reg_2114_reg[3] ),
        .O(dout_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h5DF7A208A208A208)) 
    dout_carry__0_i_7__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(Q[5]),
        .I2(or_ln1027_1_reg_2198),
        .I3(\out_col_1_reg_2114_reg[3] ),
        .I4(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I5(\out_col_1_reg_2114_reg[7] [2]),
        .O(dout_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0227800007888)) 
    dout_carry__0_i_8__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(Q[4]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(Q[3]),
        .I4(or_ln1027_1_reg_2198),
        .I5(dout_carry__0_i_9_n_0),
        .O(dout_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    dout_carry__0_i_9
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(or_ln1027_1_reg_2198),
        .O(dout_carry__0_i_9_n_0));
  CARRY4 dout_carry__1
       (.CI(dout_carry__0_n_0),
        .CO({NLW_dout_carry__1_CO_UNCONNECTED[3],D[10],NLW_dout_carry__1_CO_UNCONNECTED[1],dout_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O({NLW_dout_carry__1_O_UNCONNECTED[3:2],D[9:8]}),
        .S({1'b0,1'b1,S}));
  LUT6 #(
    .INIT(64'h007F008000000000)) 
    dout_carry_i_1__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(or_ln1027_1_reg_2198),
        .I4(Q[3]),
        .I5(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h006A0000)) 
    dout_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(or_ln1027_1_reg_2198),
        .I4(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1200)) 
    dout_carry_i_3__0
       (.I0(Q[0]),
        .I1(or_ln1027_1_reg_2198),
        .I2(Q[1]),
        .I3(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry_i_4__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(\out_col_1_reg_2114_reg[7] [1]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(\out_col_1_reg_2114_reg[7] [0]),
        .O(dout_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000227800007888)) 
    dout_carry_i_5__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(Q[2]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(Q[1]),
        .I4(or_ln1027_1_reg_2198),
        .I5(Q[0]),
        .O(dout_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hF022F078)) 
    dout_carry_i_6__0
       (.I0(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .I1(Q[1]),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [1]),
        .I3(or_ln1027_1_reg_2198),
        .I4(Q[0]),
        .O(dout_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hD0)) 
    dout_carry_i_7__0
       (.I0(Q[0]),
        .I1(or_ln1027_1_reg_2198),
        .I2(\conv3_i_i_i3291609_mid1_reg_2315_reg[3] [0]),
        .O(dout_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h1540)) 
    \out_col_3_reg_2299[2]_i_1 
       (.I0(or_ln1027_1_reg_2198),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\out_col_1_reg_2114_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \out_col_3_reg_2299[3]_i_1 
       (.I0(Q[3]),
        .I1(or_ln1027_1_reg_2198),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\out_col_1_reg_2114_reg[7] [1]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \out_col_3_reg_2299[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(or_ln1027_1_reg_2198),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\out_col_1_reg_2114_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \out_col_3_reg_2299[6]_i_1 
       (.I0(\out_col_1_reg_2114_reg[3] ),
        .I1(Q[5]),
        .I2(or_ln1027_1_reg_2198),
        .I3(Q[6]),
        .O(\out_col_1_reg_2114_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \out_col_3_reg_2299[7]_i_1 
       (.I0(Q[7]),
        .I1(\out_col_1_reg_2114_reg[3] ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(or_ln1027_1_reg_2198),
        .O(\out_col_1_reg_2114_reg[7] [4]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \out_col_3_reg_2299[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(or_ln1027_1_reg_2198),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\out_col_1_reg_2114_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1
   (D,
    DI,
    S,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    P,
    p_reg_reg_1);
  output [25:0]D;
  output [2:0]DI;
  output [3:0]S;
  input [1:0]Q;
  input ap_clk;
  input [8:0]p_reg_reg;
  input [16:0]p_reg_reg_0;
  input [3:0]P;
  input [1:0]p_reg_reg_1;

  wire [25:0]D;
  wire [2:0]DI;
  wire [3:0]P;
  wire [1:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [8:0]p_reg_reg;
  wire [16:0]p_reg_reg_0;
  wire [1:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0 yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U
       (.D(D),
        .DI(DI),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0
   (D,
    DI,
    S,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    P,
    p_reg_reg_2);
  output [25:0]D;
  output [2:0]DI;
  output [3:0]S;
  input [1:0]Q;
  input ap_clk;
  input [8:0]p_reg_reg_0;
  input [16:0]p_reg_reg_1;
  input [3:0]P;
  input [1:0]p_reg_reg_2;

  wire [25:0]D;
  wire [2:0]DI;
  wire [3:0]P;
  wire [1:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire [8:0]p_reg_reg_0;
  wire [16:0]p_reg_reg_1;
  wire [1:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__2_i_1
       (.I0(P[3]),
        .I1(p_reg_reg_2[0]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__2_i_2
       (.I0(P[2]),
        .I1(p_reg_reg_2[0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__2_i_3
       (.I0(P[1]),
        .I1(p_reg_reg_2[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__2_i_4
       (.I0(P[3]),
        .I1(p_reg_reg_2[1]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__2_i_5
       (.I0(p_reg_reg_2[0]),
        .I1(P[3]),
        .I2(p_reg_reg_2[1]),
        .I3(P[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__2_i_6
       (.I0(p_reg_reg_2[0]),
        .I1(P[2]),
        .I2(p_reg_reg_2[1]),
        .I3(P[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__2_i_7
       (.I0(p_reg_reg_2[0]),
        .I1(P[1]),
        .I2(p_reg_reg_2[1]),
        .I3(P[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    inStream_TVALID_int_regslice,
    inStream_TDATA_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output inStream_TVALID_int_regslice;
  output [63:0]inStream_TDATA_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [63:0]inStream_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__11_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]inStream_TDATA;
  wire [63:0]inStream_TDATA_int_regslice;
  wire inStream_TREADY_int_regslice;
  wire inStream_TVALID;
  wire inStream_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1 
       (.I0(inStream_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[63]_i_1 
       (.I0(inStream_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(inStream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(inStream_TVALID_int_regslice),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_0 ),
        .Q(inStream_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[12]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[15]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[8]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_0_V_1_reg_2421[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[9]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[16]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[27]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[28]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[29]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[30]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[17]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[18]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[20]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[21]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[22]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[23]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_1_V_1_reg_2426[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[25]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[32]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[42]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[43]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[44]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[45]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[46]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[47]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[33]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[34]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[35]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[36]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[37]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[38]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[39]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[40]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_2_V_1_reg_2431[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[41]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[48]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[58]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[59]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[60]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[61]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[62]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[63]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[49]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[50]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[51]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[52]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[53]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[54]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[55]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[56]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_sub_data_3_V_1_reg_2436[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(B_V_data_1_sel),
        .O(inStream_TDATA_int_regslice[57]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both_8
   (outStream_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    D,
    \ap_CS_fsm_reg[9] ,
    ap_done,
    outStream_TDATA,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    Q,
    ap_start,
    \B_V_data_1_payload_A_reg[63]_0 );
  output outStream_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]D;
  output \ap_CS_fsm_reg[9] ;
  output ap_done;
  output [63:0]outStream_TDATA;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [1:0]Q;
  input ap_start;
  input [63:0]\B_V_data_1_payload_A_reg[63]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [63:0]\B_V_data_1_payload_A_reg[63]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[32] ;
  wire \B_V_data_1_payload_A_reg_n_0_[33] ;
  wire \B_V_data_1_payload_A_reg_n_0_[34] ;
  wire \B_V_data_1_payload_A_reg_n_0_[35] ;
  wire \B_V_data_1_payload_A_reg_n_0_[36] ;
  wire \B_V_data_1_payload_A_reg_n_0_[37] ;
  wire \B_V_data_1_payload_A_reg_n_0_[38] ;
  wire \B_V_data_1_payload_A_reg_n_0_[39] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[40] ;
  wire \B_V_data_1_payload_A_reg_n_0_[41] ;
  wire \B_V_data_1_payload_A_reg_n_0_[42] ;
  wire \B_V_data_1_payload_A_reg_n_0_[43] ;
  wire \B_V_data_1_payload_A_reg_n_0_[44] ;
  wire \B_V_data_1_payload_A_reg_n_0_[45] ;
  wire \B_V_data_1_payload_A_reg_n_0_[46] ;
  wire \B_V_data_1_payload_A_reg_n_0_[47] ;
  wire \B_V_data_1_payload_A_reg_n_0_[48] ;
  wire \B_V_data_1_payload_A_reg_n_0_[49] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[50] ;
  wire \B_V_data_1_payload_A_reg_n_0_[51] ;
  wire \B_V_data_1_payload_A_reg_n_0_[52] ;
  wire \B_V_data_1_payload_A_reg_n_0_[53] ;
  wire \B_V_data_1_payload_A_reg_n_0_[54] ;
  wire \B_V_data_1_payload_A_reg_n_0_[55] ;
  wire \B_V_data_1_payload_A_reg_n_0_[56] ;
  wire \B_V_data_1_payload_A_reg_n_0_[57] ;
  wire \B_V_data_1_payload_A_reg_n_0_[58] ;
  wire \B_V_data_1_payload_A_reg_n_0_[59] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[60] ;
  wire \B_V_data_1_payload_A_reg_n_0_[61] ;
  wire \B_V_data_1_payload_A_reg_n_0_[62] ;
  wire \B_V_data_1_payload_A_reg_n_0_[63] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[32] ;
  wire \B_V_data_1_payload_B_reg_n_0_[33] ;
  wire \B_V_data_1_payload_B_reg_n_0_[34] ;
  wire \B_V_data_1_payload_B_reg_n_0_[35] ;
  wire \B_V_data_1_payload_B_reg_n_0_[36] ;
  wire \B_V_data_1_payload_B_reg_n_0_[37] ;
  wire \B_V_data_1_payload_B_reg_n_0_[38] ;
  wire \B_V_data_1_payload_B_reg_n_0_[39] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[40] ;
  wire \B_V_data_1_payload_B_reg_n_0_[41] ;
  wire \B_V_data_1_payload_B_reg_n_0_[42] ;
  wire \B_V_data_1_payload_B_reg_n_0_[43] ;
  wire \B_V_data_1_payload_B_reg_n_0_[44] ;
  wire \B_V_data_1_payload_B_reg_n_0_[45] ;
  wire \B_V_data_1_payload_B_reg_n_0_[46] ;
  wire \B_V_data_1_payload_B_reg_n_0_[47] ;
  wire \B_V_data_1_payload_B_reg_n_0_[48] ;
  wire \B_V_data_1_payload_B_reg_n_0_[49] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[50] ;
  wire \B_V_data_1_payload_B_reg_n_0_[51] ;
  wire \B_V_data_1_payload_B_reg_n_0_[52] ;
  wire \B_V_data_1_payload_B_reg_n_0_[53] ;
  wire \B_V_data_1_payload_B_reg_n_0_[54] ;
  wire \B_V_data_1_payload_B_reg_n_0_[55] ;
  wire \B_V_data_1_payload_B_reg_n_0_[56] ;
  wire \B_V_data_1_payload_B_reg_n_0_[57] ;
  wire \B_V_data_1_payload_B_reg_n_0_[58] ;
  wire \B_V_data_1_payload_B_reg_n_0_[59] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[60] ;
  wire \B_V_data_1_payload_B_reg_n_0_[61] ;
  wire \B_V_data_1_payload_B_reg_n_0_[62] ;
  wire \B_V_data_1_payload_B_reg_n_0_[63] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel_rd_i_1__5_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__5_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire [63:0]outStream_TDATA;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[63]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[63]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(outStream_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[48] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [48]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[49] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [49]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[50] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [50]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[51] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [51]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[52] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [52]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[53] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [53]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[54] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [54]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[55] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [55]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[56] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [56]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[57] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [57]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[58] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [58]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[59] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [59]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[60] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [60]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[61] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [61]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[62] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [62]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[63] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [63]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[63]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__5_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(outStream_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__5_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(outStream_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8F00FFFF8F008F00)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(outStream_TREADY),
        .I1(outStream_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(outStream_TREADY_int_regslice),
        .I3(outStream_TREADY),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    int_ap_start_i_2
       (.I0(outStream_TREADY),
        .I1(outStream_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[33] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[34] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[36] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[37] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[39] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[40] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[41] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[42] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[43] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[44] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[45] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[46] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[46]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[47] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[48]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[48] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[48] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[48]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[49]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[49] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[49] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[49]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[50]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[50] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[50] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[50]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[51]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[51] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[51] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[51]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[52]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[52] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[52] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[52]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[53]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[53] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[53] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[53]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[54]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[54] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[54] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[54]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[55]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[55] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[55] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[55]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[56]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[56] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[56] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[56]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[57]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[57] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[57] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[57]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[58]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[58] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[58] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[58]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[59]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[59] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[59] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[59]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[60]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[60] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[60] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[60]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[61]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[61] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[61] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[61]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[62]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[62] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[62] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[62]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[63]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[63] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[63] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[63]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0
   (\B_V_data_1_payload_B_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TKEEP);
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [7:0]inStream_TKEEP;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__3_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__10_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]inStream_TKEEP;
  wire inStream_TREADY_int_regslice;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TKEEP[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TKEEP[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(inStream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__3_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_keep_V_reg_2396[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_11
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TKEEP,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [7:0]outStream_TKEEP;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [7:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__6_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire [7:0]outStream_TKEEP;
  wire outStream_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__6_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__4_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TKEEP[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TKEEP[7]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_12
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TSTRB,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [7:0]outStream_TSTRB;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [7:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__7_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire outStream_TREADY;
  wire [7:0]outStream_TSTRB;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1__2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1__2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__7_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__3_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TSTRB[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(outStream_TSTRB[7]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized0_7
   (\B_V_data_1_payload_B_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TSTRB);
  output [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [7:0]inStream_TSTRB;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire [7:0]\B_V_data_1_payload_B_reg[7]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire B_V_data_1_sel_rd_i_1__2_n_0;
  wire B_V_data_1_sel_rd_reg_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__9_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire inStream_TREADY_int_regslice;
  wire [7:0]inStream_TSTRB;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TSTRB[7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TSTRB[7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(inStream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(B_V_data_1_sel_rd_i_1__2_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_0),
        .Q(B_V_data_1_sel_rd_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_strb_V_reg_2401[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_0),
        .O(\B_V_data_1_payload_B_reg[7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized1
   (\B_V_data_1_payload_B_reg[1]_0 ,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TUSER);
  output [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [1:0]inStream_TUSER;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_0 ;
  wire [1:0]\B_V_data_1_payload_B_reg[1]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__8_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire inStream_TREADY_int_regslice;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(inStream_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(inStream_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(inStream_TUSER[0]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(inStream_TUSER[1]),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(inStream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_2406[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_reg_2406[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[1]_0 [1]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized1_13
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TUSER,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[1]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [1:0]outStream_TUSER;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [1:0]\B_V_data_1_payload_A_reg[1]_0 ;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_0 ;
  wire [1:0]\B_V_data_1_payload_A_reg[1]_0 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire outStream_TREADY;
  wire [1:0]outStream_TUSER;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [0]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[1]_0 [1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TUSER[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TLAST,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [0:0]outStream_TLAST;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(outStream_TLAST));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized3
   (\B_V_data_1_payload_B_reg[4]_0 ,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TID);
  output [4:0]\B_V_data_1_payload_B_reg[4]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [4:0]inStream_TID;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire [4:0]\B_V_data_1_payload_B_reg[4]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__7_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]inStream_TID;
  wire inStream_TREADY_int_regslice;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TID[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[4]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TID[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(inStream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_2411[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_2411[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_2411[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_2411[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_reg_2411[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(\B_V_data_1_payload_B_reg[4]_0 [4]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized3_10
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TID,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [4:0]outStream_TID;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [4:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [4:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire [4:0]outStream_TID;
  wire outStream_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[4]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[4]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TID[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TID[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(outStream_TID[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(outStream_TID[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TID[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(outStream_TID[4]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized4
   (\B_V_data_1_payload_B_reg[5]_0 ,
    ap_rst_n_inv,
    ap_clk,
    inStream_TVALID,
    inStream_TREADY_int_regslice,
    ap_rst_n,
    inStream_TDEST);
  output [5:0]\B_V_data_1_payload_B_reg[5]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input inStream_TVALID;
  input inStream_TREADY_int_regslice;
  input ap_rst_n;
  input [5:0]inStream_TDEST;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire [5:0]\B_V_data_1_payload_B_reg[5]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__11_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__6_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:0]inStream_TDEST;
  wire inStream_TREADY_int_regslice;
  wire inStream_TVALID;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(inStream_TDEST[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[5]_i_1 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(inStream_TDEST[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(inStream_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__11
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__11_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__11_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hD0F0C000)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(inStream_TREADY_int_regslice),
        .I1(inStream_TVALID),
        .I2(ap_rst_n),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(inStream_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(inStream_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_reg_2416[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(\B_V_data_1_payload_B_reg[5]_0 [5]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_regslice_both__parameterized4_9
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel_wr,
    outStream_TDEST,
    ap_rst_n_inv,
    B_V_data_1_state,
    ap_clk,
    B_V_data_1_sel_wr_reg_0,
    outStream_TREADY,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    ap_rst_n,
    D);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel_wr;
  output [5:0]outStream_TDEST;
  input ap_rst_n_inv;
  input [0:0]B_V_data_1_state;
  input ap_clk;
  input B_V_data_1_sel_wr_reg_0;
  input outStream_TREADY;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  input ap_rst_n;
  input [5:0]D;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__11_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_reg_0;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [5:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire [5:0]outStream_TDEST;
  wire outStream_TREADY;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[5]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(D[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[5]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(D[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__11
       (.I0(outStream_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__11_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__11_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_reg_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(outStream_TREADY),
        .I1(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_rst_n),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(outStream_TDEST[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(outStream_TDEST[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(outStream_TDEST[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(outStream_TDEST[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(outStream_TDEST[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TDEST[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(outStream_TDEST[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_window_max_pool
   (\p_read_reg_72_reg[15]_0 ,
    Q,
    \select_ln160_1_reg_78_reg[7]_0 ,
    \select_ln160_1_reg_78_reg[15]_0 ,
    \select_ln160_1_reg_78_reg[15]_1 ,
    \select_ln160_1_reg_78_reg[15]_2 ,
    \select_ln160_1_reg_78_reg[15]_3 ,
    \select_ln160_1_reg_78_reg[15]_4 ,
    \p_read_reg_72_reg[15]_1 ,
    \p_read_reg_72_reg[15]_2 ,
    ap_clk,
    ap_ce_reg);
  output [15:0]\p_read_reg_72_reg[15]_0 ;
  input [15:0]Q;
  input [0:0]\select_ln160_1_reg_78_reg[7]_0 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_0 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_1 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_2 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_3 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_4 ;
  input [15:0]\p_read_reg_72_reg[15]_1 ;
  input [15:0]\p_read_reg_72_reg[15]_2 ;
  input ap_clk;
  input ap_ce_reg;

  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_1;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_2;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_3;
  wire icmp_ln1649_1_fu_48_p2_carry_i_10_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_11_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_12_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_1_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_2_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_3_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_4_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_5_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_6_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_7_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_8_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_9_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_n_1;
  wire icmp_ln1649_1_fu_48_p2_carry_n_2;
  wire icmp_ln1649_1_fu_48_p2_carry_n_3;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_1;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_2;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_3;
  wire icmp_ln1649_2_fu_62_p2_carry_i_1_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_2_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_3_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_4_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_5_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_6_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_7_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_8_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_n_1;
  wire icmp_ln1649_2_fu_62_p2_carry_n_2;
  wire icmp_ln1649_2_fu_62_p2_carry_n_3;
  wire icmp_ln1649_fu_34_p2_carry__0_i_10_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_11_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_12_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_13_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_14_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_15_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_16_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_17_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_18_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_19_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_1_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_20_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_21_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_22_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_23_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_24_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_2_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_3_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_4_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_5_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_6_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_7_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_8_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_9_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_n_1;
  wire icmp_ln1649_fu_34_p2_carry__0_n_2;
  wire icmp_ln1649_fu_34_p2_carry__0_n_3;
  wire icmp_ln1649_fu_34_p2_carry_i_10_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_11_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_12_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_13_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_14_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_15_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_16_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_17_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_18_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_19_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_1_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_20_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_21_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_22_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_23_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_24_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_2_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_3_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_4_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_5_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_6_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_7_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_8_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_9_n_0;
  wire icmp_ln1649_fu_34_p2_carry_n_0;
  wire icmp_ln1649_fu_34_p2_carry_n_1;
  wire icmp_ln1649_fu_34_p2_carry_n_2;
  wire icmp_ln1649_fu_34_p2_carry_n_3;
  wire [15:0]max_V_fu_66_p3;
  wire p_0_in;
  wire [15:0]p_read_reg_72;
  wire \p_read_reg_72[0]_i_1_n_0 ;
  wire \p_read_reg_72[10]_i_1_n_0 ;
  wire \p_read_reg_72[11]_i_1_n_0 ;
  wire \p_read_reg_72[12]_i_1_n_0 ;
  wire \p_read_reg_72[13]_i_1_n_0 ;
  wire \p_read_reg_72[14]_i_1_n_0 ;
  wire \p_read_reg_72[15]_i_1_n_0 ;
  wire \p_read_reg_72[1]_i_1_n_0 ;
  wire \p_read_reg_72[2]_i_1_n_0 ;
  wire \p_read_reg_72[3]_i_1_n_0 ;
  wire \p_read_reg_72[4]_i_1_n_0 ;
  wire \p_read_reg_72[5]_i_1_n_0 ;
  wire \p_read_reg_72[6]_i_1_n_0 ;
  wire \p_read_reg_72[7]_i_1_n_0 ;
  wire \p_read_reg_72[8]_i_1_n_0 ;
  wire \p_read_reg_72[9]_i_1_n_0 ;
  wire [15:0]\p_read_reg_72_reg[15]_0 ;
  wire [15:0]\p_read_reg_72_reg[15]_1 ;
  wire [15:0]\p_read_reg_72_reg[15]_2 ;
  wire [15:0]select_ln160_1_fu_54_p3;
  wire [15:0]select_ln160_1_reg_78;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_0 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_1 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_2 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_3 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_4 ;
  wire [0:0]\select_ln160_1_reg_78_reg[7]_0 ;
  wire [15:0]select_ln160_fu_40_p3__47;
  wire [3:0]NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(p_read_reg_72[11]),
        .I1(select_ln160_1_reg_78[11]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(p_read_reg_72[13]),
        .I1(select_ln160_1_reg_78[13]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(p_read_reg_72[15]),
        .I1(select_ln160_1_reg_78[15]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(p_read_reg_72[1]),
        .I1(select_ln160_1_reg_78[1]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(p_read_reg_72[3]),
        .I1(select_ln160_1_reg_78[3]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(p_read_reg_72[5]),
        .I1(select_ln160_1_reg_78[5]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(p_read_reg_72[7]),
        .I1(select_ln160_1_reg_78[7]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(p_read_reg_72[9]),
        .I1(select_ln160_1_reg_78[9]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[9]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_1_fu_48_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_1_fu_48_p2_carry_n_0,icmp_ln1649_1_fu_48_p2_carry_n_1,icmp_ln1649_1_fu_48_p2_carry_n_2,icmp_ln1649_1_fu_48_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_1_fu_48_p2_carry_i_1_n_0,icmp_ln1649_1_fu_48_p2_carry_i_2_n_0,icmp_ln1649_1_fu_48_p2_carry_i_3_n_0,icmp_ln1649_1_fu_48_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_1_fu_48_p2_carry_i_5_n_0,icmp_ln1649_1_fu_48_p2_carry_i_6_n_0,icmp_ln1649_1_fu_48_p2_carry_i_7_n_0,icmp_ln1649_1_fu_48_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_1_fu_48_p2_carry__0
       (.CI(icmp_ln1649_1_fu_48_p2_carry_n_0),
        .CO({icmp_ln1649_1_fu_48_p2_carry__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_n_1,icmp_ln1649_1_fu_48_p2_carry__0_n_2,icmp_ln1649_1_fu_48_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_1
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[14]),
        .I3(select_ln160_fu_40_p3__47[14]),
        .I4(icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0),
        .I5(select_ln160_fu_40_p3__47[15]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_10
       (.I0(Q[13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [13]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_11
       (.I0(Q[11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [11]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_12
       (.I0(Q[9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [9]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_2
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[12]),
        .I3(select_ln160_fu_40_p3__47[12]),
        .I4(select_ln160_fu_40_p3__47[13]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_3
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[10]),
        .I3(select_ln160_fu_40_p3__47[10]),
        .I4(select_ln160_fu_40_p3__47[11]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_4
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[8]),
        .I3(select_ln160_fu_40_p3__47[8]),
        .I4(select_ln160_fu_40_p3__47[9]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_5
       (.I0(icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0),
        .I1(select_ln160_fu_40_p3__47[15]),
        .I2(select_ln160_fu_40_p3__47[14]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[14]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_6
       (.I0(select_ln160_fu_40_p3__47[13]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0),
        .I2(select_ln160_fu_40_p3__47[12]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[12]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_7
       (.I0(select_ln160_fu_40_p3__47[11]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0),
        .I2(select_ln160_fu_40_p3__47[10]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[10]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_8
       (.I0(select_ln160_fu_40_p3__47[9]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0),
        .I2(select_ln160_fu_40_p3__47[8]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[8]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_9
       (.I0(Q[15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [15]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_1
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[6]),
        .I3(select_ln160_fu_40_p3__47[6]),
        .I4(select_ln160_fu_40_p3__47[7]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_9_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_10
       (.I0(Q[5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [5]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_11
       (.I0(Q[3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [3]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_12
       (.I0(Q[1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [1]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_2
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[4]),
        .I3(select_ln160_fu_40_p3__47[4]),
        .I4(select_ln160_fu_40_p3__47[5]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_10_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_3
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[2]),
        .I3(select_ln160_fu_40_p3__47[2]),
        .I4(select_ln160_fu_40_p3__47[3]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_11_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_4
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(Q[0]),
        .I3(select_ln160_fu_40_p3__47[0]),
        .I4(select_ln160_fu_40_p3__47[1]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_12_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_5
       (.I0(select_ln160_fu_40_p3__47[7]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_9_n_0),
        .I2(select_ln160_fu_40_p3__47[6]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[6]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_6
       (.I0(select_ln160_fu_40_p3__47[5]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_10_n_0),
        .I2(select_ln160_fu_40_p3__47[4]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[4]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_7
       (.I0(select_ln160_fu_40_p3__47[3]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_11_n_0),
        .I2(select_ln160_fu_40_p3__47[2]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[2]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_8
       (.I0(select_ln160_fu_40_p3__47[1]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_12_n_0),
        .I2(select_ln160_fu_40_p3__47[0]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(Q[0]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_9
       (.I0(Q[7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [7]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_2_fu_62_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_2_fu_62_p2_carry_n_0,icmp_ln1649_2_fu_62_p2_carry_n_1,icmp_ln1649_2_fu_62_p2_carry_n_2,icmp_ln1649_2_fu_62_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_2_fu_62_p2_carry_i_1_n_0,icmp_ln1649_2_fu_62_p2_carry_i_2_n_0,icmp_ln1649_2_fu_62_p2_carry_i_3_n_0,icmp_ln1649_2_fu_62_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_2_fu_62_p2_carry_i_5_n_0,icmp_ln1649_2_fu_62_p2_carry_i_6_n_0,icmp_ln1649_2_fu_62_p2_carry_i_7_n_0,icmp_ln1649_2_fu_62_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_2_fu_62_p2_carry__0
       (.CI(icmp_ln1649_2_fu_62_p2_carry_n_0),
        .CO({p_0_in,icmp_ln1649_2_fu_62_p2_carry__0_n_1,icmp_ln1649_2_fu_62_p2_carry__0_n_2,icmp_ln1649_2_fu_62_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_1
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_read_reg_72[15]),
        .I3(select_ln160_1_reg_78[15]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_2
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(select_ln160_1_reg_78[13]),
        .I3(p_read_reg_72[13]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_3
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(select_ln160_1_reg_78[11]),
        .I3(p_read_reg_72[11]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_4
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(select_ln160_1_reg_78[9]),
        .I3(p_read_reg_72[9]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_5
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(select_ln160_1_reg_78[15]),
        .I3(p_read_reg_72[15]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_6
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_read_reg_72[13]),
        .I3(select_ln160_1_reg_78[13]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_7
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_read_reg_72[11]),
        .I3(select_ln160_1_reg_78[11]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_8
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_read_reg_72[9]),
        .I3(select_ln160_1_reg_78[9]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_1
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(select_ln160_1_reg_78[7]),
        .I3(p_read_reg_72[7]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_2
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(select_ln160_1_reg_78[5]),
        .I3(p_read_reg_72[5]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_3
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(select_ln160_1_reg_78[3]),
        .I3(p_read_reg_72[3]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_4
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(select_ln160_1_reg_78[1]),
        .I3(p_read_reg_72[1]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_5
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_read_reg_72[7]),
        .I3(select_ln160_1_reg_78[7]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_6
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_read_reg_72[5]),
        .I3(select_ln160_1_reg_78[5]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_7
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_read_reg_72[3]),
        .I3(select_ln160_1_reg_78[3]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_8
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_read_reg_72[1]),
        .I3(select_ln160_1_reg_78[1]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_fu_34_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_fu_34_p2_carry_n_0,icmp_ln1649_fu_34_p2_carry_n_1,icmp_ln1649_fu_34_p2_carry_n_2,icmp_ln1649_fu_34_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_fu_34_p2_carry_i_1_n_0,icmp_ln1649_fu_34_p2_carry_i_2_n_0,icmp_ln1649_fu_34_p2_carry_i_3_n_0,icmp_ln1649_fu_34_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_fu_34_p2_carry_i_5_n_0,icmp_ln1649_fu_34_p2_carry_i_6_n_0,icmp_ln1649_fu_34_p2_carry_i_7_n_0,icmp_ln1649_fu_34_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_fu_34_p2_carry__0
       (.CI(icmp_ln1649_fu_34_p2_carry_n_0),
        .CO({icmp_ln1649_fu_34_p2_carry__0_n_0,icmp_ln1649_fu_34_p2_carry__0_n_1,icmp_ln1649_fu_34_p2_carry__0_n_2,icmp_ln1649_fu_34_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_fu_34_p2_carry__0_i_1_n_0,icmp_ln1649_fu_34_p2_carry__0_i_2_n_0,icmp_ln1649_fu_34_p2_carry__0_i_3_n_0,icmp_ln1649_fu_34_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_fu_34_p2_carry__0_i_5_n_0,icmp_ln1649_fu_34_p2_carry__0_i_6_n_0,icmp_ln1649_fu_34_p2_carry__0_i_7_n_0,icmp_ln1649_fu_34_p2_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_1
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_9_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_10_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_11_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_10
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_11
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_12
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_13
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_14
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_15
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_16
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_17
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_18
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_19
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_2
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_12_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_13_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_14_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_20
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_21
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .I1(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_22
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_23
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_24
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_24_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_3
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_15_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_16_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_17_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_4
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_18_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_19_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_20_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_5
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_21_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_6
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_22_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_7
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_23_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_8
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_24_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_9
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_1
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_9_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_10_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_11_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_10
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_11
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_12
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .O(icmp_ln1649_fu_34_p2_carry_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_13
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_14
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_15
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .O(icmp_ln1649_fu_34_p2_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_16
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_17
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_18
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .O(icmp_ln1649_fu_34_p2_carry_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_19
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_2
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_12_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_13_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_14_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_20
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_21
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_22
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_23
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_24
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 ),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_24_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_3
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_15_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_16_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_17_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_4
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_18_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_19_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_20_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_5
       (.I0(icmp_ln1649_fu_34_p2_carry_i_21_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .O(icmp_ln1649_fu_34_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_6
       (.I0(icmp_ln1649_fu_34_p2_carry_i_22_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .O(icmp_ln1649_fu_34_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_7
       (.I0(icmp_ln1649_fu_34_p2_carry_i_23_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .O(icmp_ln1649_fu_34_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_8
       (.I0(icmp_ln1649_fu_34_p2_carry_i_24_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .O(icmp_ln1649_fu_34_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_9
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .O(icmp_ln1649_fu_34_p2_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[0]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [0]),
        .O(\p_read_reg_72[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[10]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [10]),
        .O(\p_read_reg_72[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[11]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [11]),
        .O(\p_read_reg_72[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[12]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [12]),
        .O(\p_read_reg_72[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[13]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [13]),
        .O(\p_read_reg_72[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[14]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [14]),
        .O(\p_read_reg_72[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[15]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [15]),
        .O(\p_read_reg_72[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[1]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [1]),
        .O(\p_read_reg_72[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[2]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [2]),
        .O(\p_read_reg_72[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[3]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [3]),
        .O(\p_read_reg_72[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[4]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [4]),
        .O(\p_read_reg_72[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[5]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [5]),
        .O(\p_read_reg_72[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[6]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [6]),
        .O(\p_read_reg_72[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[7]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [7]),
        .O(\p_read_reg_72[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[8]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [8]),
        .O(\p_read_reg_72[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[9]_i_1 
       (.I0(\p_read_reg_72_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\p_read_reg_72_reg[15]_2 [9]),
        .O(\p_read_reg_72[9]_i_1_n_0 ));
  FDRE \p_read_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[0]_i_1_n_0 ),
        .Q(p_read_reg_72[0]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[10]_i_1_n_0 ),
        .Q(p_read_reg_72[10]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[11]_i_1_n_0 ),
        .Q(p_read_reg_72[11]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[12]_i_1_n_0 ),
        .Q(p_read_reg_72[12]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[13]_i_1_n_0 ),
        .Q(p_read_reg_72[13]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[14]_i_1_n_0 ),
        .Q(p_read_reg_72[14]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[15]_i_1_n_0 ),
        .Q(p_read_reg_72[15]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[1]_i_1_n_0 ),
        .Q(p_read_reg_72[1]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[2]_i_1_n_0 ),
        .Q(p_read_reg_72[2]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[3]_i_1_n_0 ),
        .Q(p_read_reg_72[3]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[4]_i_1_n_0 ),
        .Q(p_read_reg_72[4]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[5]_i_1_n_0 ),
        .Q(p_read_reg_72[5]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[6]_i_1_n_0 ),
        .Q(p_read_reg_72[6]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[7]_i_1_n_0 ),
        .Q(p_read_reg_72[7]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[8]_i_1_n_0 ),
        .Q(p_read_reg_72[8]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[9]_i_1_n_0 ),
        .Q(p_read_reg_72[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[0]_i_1 
       (.I0(Q[0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[0]),
        .O(select_ln160_1_fu_54_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[0]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .O(select_ln160_fu_40_p3__47[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[10]_i_1 
       (.I0(Q[10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[10]),
        .O(select_ln160_1_fu_54_p3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[10]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .O(select_ln160_fu_40_p3__47[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[11]_i_1 
       (.I0(Q[11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [11]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[11]),
        .O(select_ln160_1_fu_54_p3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[11]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .O(select_ln160_fu_40_p3__47[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[12]_i_1 
       (.I0(Q[12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[12]),
        .O(select_ln160_1_fu_54_p3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[12]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .O(select_ln160_fu_40_p3__47[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[13]_i_1 
       (.I0(Q[13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [13]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[13]),
        .O(select_ln160_1_fu_54_p3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[13]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .O(select_ln160_fu_40_p3__47[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[14]_i_1 
       (.I0(Q[14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[14]),
        .O(select_ln160_1_fu_54_p3[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[14]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .O(select_ln160_fu_40_p3__47[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[15]_i_1 
       (.I0(Q[15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [15]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[15]),
        .O(select_ln160_1_fu_54_p3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[15]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .O(select_ln160_fu_40_p3__47[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[1]_i_1 
       (.I0(Q[1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [1]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[1]),
        .O(select_ln160_1_fu_54_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[1]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .O(select_ln160_fu_40_p3__47[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[2]_i_1 
       (.I0(Q[2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[2]),
        .O(select_ln160_1_fu_54_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[2]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .O(select_ln160_fu_40_p3__47[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[3]_i_1 
       (.I0(Q[3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [3]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[3]),
        .O(select_ln160_1_fu_54_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[3]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .O(select_ln160_fu_40_p3__47[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[4]_i_1 
       (.I0(Q[4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[4]),
        .O(select_ln160_1_fu_54_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[4]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .O(select_ln160_fu_40_p3__47[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[5]_i_1 
       (.I0(Q[5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [5]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[5]),
        .O(select_ln160_1_fu_54_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[5]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .O(select_ln160_fu_40_p3__47[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[6]_i_1 
       (.I0(Q[6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[6]),
        .O(select_ln160_1_fu_54_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[6]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .O(select_ln160_fu_40_p3__47[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[7]_i_1 
       (.I0(Q[7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [7]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[7]),
        .O(select_ln160_1_fu_54_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[7]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .O(select_ln160_fu_40_p3__47[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[8]_i_1 
       (.I0(Q[8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[8]),
        .O(select_ln160_1_fu_54_p3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[8]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .O(select_ln160_fu_40_p3__47[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[9]_i_1 
       (.I0(Q[9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 ),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [9]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[9]),
        .O(select_ln160_1_fu_54_p3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[9]_i_2 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 ),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .O(select_ln160_fu_40_p3__47[9]));
  FDRE \select_ln160_1_reg_78_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[0]),
        .Q(select_ln160_1_reg_78[0]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[10]),
        .Q(select_ln160_1_reg_78[10]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[11]),
        .Q(select_ln160_1_reg_78[11]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[12]),
        .Q(select_ln160_1_reg_78[12]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[13]),
        .Q(select_ln160_1_reg_78[13]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[14]),
        .Q(select_ln160_1_reg_78[14]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[15]),
        .Q(select_ln160_1_reg_78[15]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[1]),
        .Q(select_ln160_1_reg_78[1]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[2]),
        .Q(select_ln160_1_reg_78[2]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[3]),
        .Q(select_ln160_1_reg_78[3]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[4]),
        .Q(select_ln160_1_reg_78[4]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[5]),
        .Q(select_ln160_1_reg_78[5]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[6]),
        .Q(select_ln160_1_reg_78[6]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[7]),
        .Q(select_ln160_1_reg_78[7]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[8]),
        .Q(select_ln160_1_reg_78[8]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[9]),
        .Q(select_ln160_1_reg_78[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[0]_i_1 
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[10]_i_1 
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[11]_i_1 
       (.I0(p_read_reg_72[11]),
        .I1(select_ln160_1_reg_78[11]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[12]_i_1 
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[13]_i_1 
       (.I0(p_read_reg_72[13]),
        .I1(select_ln160_1_reg_78[13]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[14]_i_1 
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[15]_i_2 
       (.I0(p_read_reg_72[15]),
        .I1(select_ln160_1_reg_78[15]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[1]_i_1 
       (.I0(p_read_reg_72[1]),
        .I1(select_ln160_1_reg_78[1]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[2]_i_1 
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[3]_i_1 
       (.I0(p_read_reg_72[3]),
        .I1(select_ln160_1_reg_78[3]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[4]_i_1 
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[5]_i_1 
       (.I0(p_read_reg_72[5]),
        .I1(select_ln160_1_reg_78[5]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[6]_i_1 
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[7]_i_1 
       (.I0(p_read_reg_72[7]),
        .I1(select_ln160_1_reg_78[7]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[8]_i_1 
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_0_V_reg_2681[9]_i_1 
       (.I0(p_read_reg_72[9]),
        .I1(select_ln160_1_reg_78[9]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "yolo_max_pool_top_window_max_pool" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_window_max_pool_14
   (ap_ce_reg,
    \p_read_reg_72_reg[15]_0 ,
    ap_clk,
    Q,
    \select_ln160_1_reg_78_reg[7]_0 ,
    \select_ln160_1_reg_78_reg[15]_0 ,
    \select_ln160_1_reg_78_reg[15]_1 ,
    \select_ln160_1_reg_78_reg[15]_2 ,
    \select_ln160_1_reg_78_reg[15]_3 ,
    \select_ln160_1_reg_78_reg[15]_4 ,
    p_23_in,
    \p_read_reg_72_reg[15]_1 ,
    \p_read_reg_72_reg[15]_2 );
  output ap_ce_reg;
  output [15:0]\p_read_reg_72_reg[15]_0 ;
  input ap_clk;
  input [15:0]Q;
  input [1:0]\select_ln160_1_reg_78_reg[7]_0 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_0 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_1 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_2 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_3 ;
  input [15:0]\select_ln160_1_reg_78_reg[15]_4 ;
  input p_23_in;
  input [15:0]\p_read_reg_72_reg[15]_1 ;
  input [15:0]\p_read_reg_72_reg[15]_2 ;

  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire grp_window_max_pool_fu_743_ap_ce;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_1;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_2;
  wire icmp_ln1649_1_fu_48_p2_carry__0_n_3;
  wire icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_n_0;
  wire icmp_ln1649_1_fu_48_p2_carry_n_1;
  wire icmp_ln1649_1_fu_48_p2_carry_n_2;
  wire icmp_ln1649_1_fu_48_p2_carry_n_3;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_1;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_2;
  wire icmp_ln1649_2_fu_62_p2_carry__0_n_3;
  wire icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_n_0;
  wire icmp_ln1649_2_fu_62_p2_carry_n_1;
  wire icmp_ln1649_2_fu_62_p2_carry_n_2;
  wire icmp_ln1649_2_fu_62_p2_carry_n_3;
  wire icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry__0_n_1;
  wire icmp_ln1649_fu_34_p2_carry__0_n_2;
  wire icmp_ln1649_fu_34_p2_carry__0_n_3;
  wire icmp_ln1649_fu_34_p2_carry_i_10__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_11__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_12__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_13__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_14__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_15__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_16__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_17__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_18__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_19__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_1__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_20__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_21__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_22__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_23__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_24__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_2__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_3__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_4__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_5__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_6__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_7__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_8__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_i_9__0_n_0;
  wire icmp_ln1649_fu_34_p2_carry_n_0;
  wire icmp_ln1649_fu_34_p2_carry_n_1;
  wire icmp_ln1649_fu_34_p2_carry_n_2;
  wire icmp_ln1649_fu_34_p2_carry_n_3;
  wire [15:0]max_V_fu_66_p3;
  wire p_0_in;
  wire p_23_in;
  wire [15:0]p_read_reg_72;
  wire \p_read_reg_72[0]_i_1__0_n_0 ;
  wire \p_read_reg_72[10]_i_1__0_n_0 ;
  wire \p_read_reg_72[11]_i_1__0_n_0 ;
  wire \p_read_reg_72[12]_i_1__0_n_0 ;
  wire \p_read_reg_72[13]_i_1__0_n_0 ;
  wire \p_read_reg_72[14]_i_1__0_n_0 ;
  wire \p_read_reg_72[15]_i_1__0_n_0 ;
  wire \p_read_reg_72[1]_i_1__0_n_0 ;
  wire \p_read_reg_72[2]_i_1__0_n_0 ;
  wire \p_read_reg_72[3]_i_1__0_n_0 ;
  wire \p_read_reg_72[4]_i_1__0_n_0 ;
  wire \p_read_reg_72[5]_i_1__0_n_0 ;
  wire \p_read_reg_72[6]_i_1__0_n_0 ;
  wire \p_read_reg_72[7]_i_1__0_n_0 ;
  wire \p_read_reg_72[8]_i_1__0_n_0 ;
  wire \p_read_reg_72[9]_i_1__0_n_0 ;
  wire [15:0]\p_read_reg_72_reg[15]_0 ;
  wire [15:0]\p_read_reg_72_reg[15]_1 ;
  wire [15:0]\p_read_reg_72_reg[15]_2 ;
  wire [15:0]select_ln160_1_fu_54_p3;
  wire [15:0]select_ln160_1_reg_78;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_0 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_1 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_2 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_3 ;
  wire [15:0]\select_ln160_1_reg_78_reg[15]_4 ;
  wire [1:0]\select_ln160_1_reg_78_reg[7]_0 ;
  wire [15:0]select_ln160_fu_40_p3__47;
  wire [3:0]NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ap_ce_reg_i_1
       (.I0(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [0]),
        .I2(p_23_in),
        .O(grp_window_max_pool_fu_743_ap_ce));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_window_max_pool_fu_743_ap_ce),
        .Q(ap_ce_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(p_read_reg_72[11]),
        .I1(select_ln160_1_reg_78[11]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(p_read_reg_72[13]),
        .I1(select_ln160_1_reg_78[13]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(p_read_reg_72[15]),
        .I1(select_ln160_1_reg_78[15]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(p_read_reg_72[1]),
        .I1(select_ln160_1_reg_78[1]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(p_read_reg_72[3]),
        .I1(select_ln160_1_reg_78[3]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(p_read_reg_72[5]),
        .I1(select_ln160_1_reg_78[5]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(p_read_reg_72[7]),
        .I1(select_ln160_1_reg_78[7]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(p_read_reg_72[9]),
        .I1(select_ln160_1_reg_78[9]),
        .I2(p_0_in),
        .O(max_V_fu_66_p3[9]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(max_V_fu_66_p3[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_1_fu_48_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_1_fu_48_p2_carry_n_0,icmp_ln1649_1_fu_48_p2_carry_n_1,icmp_ln1649_1_fu_48_p2_carry_n_2,icmp_ln1649_1_fu_48_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0,icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_1_fu_48_p2_carry__0
       (.CI(icmp_ln1649_1_fu_48_p2_carry_n_0),
        .CO({icmp_ln1649_1_fu_48_p2_carry__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_n_1,icmp_ln1649_1_fu_48_p2_carry__0_n_2,icmp_ln1649_1_fu_48_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0,icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_10__0
       (.I0(Q[13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [13]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_11__0
       (.I0(Q[11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [11]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_12__0
       (.I0(Q[9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [9]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_1__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[14]),
        .I3(select_ln160_fu_40_p3__47[14]),
        .I4(icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0),
        .I5(select_ln160_fu_40_p3__47[15]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_2__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[12]),
        .I3(select_ln160_fu_40_p3__47[12]),
        .I4(select_ln160_fu_40_p3__47[13]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_3__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[10]),
        .I3(select_ln160_fu_40_p3__47[10]),
        .I4(select_ln160_fu_40_p3__47[11]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_4__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[8]),
        .I3(select_ln160_fu_40_p3__47[8]),
        .I4(select_ln160_fu_40_p3__47[9]),
        .I5(icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_5__0
       (.I0(icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0),
        .I1(select_ln160_fu_40_p3__47[15]),
        .I2(select_ln160_fu_40_p3__47[14]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[14]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_6__0
       (.I0(select_ln160_fu_40_p3__47[13]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0),
        .I2(select_ln160_fu_40_p3__47[12]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[12]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_7__0
       (.I0(select_ln160_fu_40_p3__47[11]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0),
        .I2(select_ln160_fu_40_p3__47[10]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[10]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_8__0
       (.I0(select_ln160_fu_40_p3__47[9]),
        .I1(icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0),
        .I2(select_ln160_fu_40_p3__47[8]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[8]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry__0_i_9__0
       (.I0(Q[15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [15]),
        .O(icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_10__0
       (.I0(Q[5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [5]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_11__0
       (.I0(Q[3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [3]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_12__0
       (.I0(Q[1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [1]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_1__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[6]),
        .I3(select_ln160_fu_40_p3__47[6]),
        .I4(select_ln160_fu_40_p3__47[7]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_2__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[4]),
        .I3(select_ln160_fu_40_p3__47[4]),
        .I4(select_ln160_fu_40_p3__47[5]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_3__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[2]),
        .I3(select_ln160_fu_40_p3__47[2]),
        .I4(select_ln160_fu_40_p3__47[3]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_1_fu_48_p2_carry_i_4__0
       (.I0(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(Q[0]),
        .I3(select_ln160_fu_40_p3__47[0]),
        .I4(select_ln160_fu_40_p3__47[1]),
        .I5(icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_5__0
       (.I0(select_ln160_fu_40_p3__47[7]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0),
        .I2(select_ln160_fu_40_p3__47[6]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[6]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_6__0
       (.I0(select_ln160_fu_40_p3__47[5]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0),
        .I2(select_ln160_fu_40_p3__47[4]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[4]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_7__0
       (.I0(select_ln160_fu_40_p3__47[3]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0),
        .I2(select_ln160_fu_40_p3__47[2]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[2]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9090900909099009)) 
    icmp_ln1649_1_fu_48_p2_carry_i_8__0
       (.I0(select_ln160_fu_40_p3__47[1]),
        .I1(icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0),
        .I2(select_ln160_fu_40_p3__47[0]),
        .I3(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(Q[0]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_1_fu_48_p2_carry_i_9__0
       (.I0(Q[7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [7]),
        .O(icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_2_fu_62_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_2_fu_62_p2_carry_n_0,icmp_ln1649_2_fu_62_p2_carry_n_1,icmp_ln1649_2_fu_62_p2_carry_n_2,icmp_ln1649_2_fu_62_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0,icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_2_fu_62_p2_carry__0
       (.CI(icmp_ln1649_2_fu_62_p2_carry_n_0),
        .CO({p_0_in,icmp_ln1649_2_fu_62_p2_carry__0_n_1,icmp_ln1649_2_fu_62_p2_carry__0_n_2,icmp_ln1649_2_fu_62_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0,icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_1__0
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_read_reg_72[15]),
        .I3(select_ln160_1_reg_78[15]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_2__0
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(select_ln160_1_reg_78[13]),
        .I3(p_read_reg_72[13]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_3__0
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(select_ln160_1_reg_78[11]),
        .I3(p_read_reg_72[11]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_4__0
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(select_ln160_1_reg_78[9]),
        .I3(p_read_reg_72[9]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_5__0
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(select_ln160_1_reg_78[15]),
        .I3(p_read_reg_72[15]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_6__0
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_read_reg_72[13]),
        .I3(select_ln160_1_reg_78[13]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_7__0
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_read_reg_72[11]),
        .I3(select_ln160_1_reg_78[11]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry__0_i_8__0
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_read_reg_72[9]),
        .I3(select_ln160_1_reg_78[9]),
        .O(icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_1__0
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(select_ln160_1_reg_78[7]),
        .I3(p_read_reg_72[7]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_2__0
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(select_ln160_1_reg_78[5]),
        .I3(p_read_reg_72[5]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_3__0
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(select_ln160_1_reg_78[3]),
        .I3(p_read_reg_72[3]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1649_2_fu_62_p2_carry_i_4__0
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(select_ln160_1_reg_78[1]),
        .I3(p_read_reg_72[1]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_5__0
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_read_reg_72[7]),
        .I3(select_ln160_1_reg_78[7]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_6__0
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_read_reg_72[5]),
        .I3(select_ln160_1_reg_78[5]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_7__0
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_read_reg_72[3]),
        .I3(select_ln160_1_reg_78[3]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1649_2_fu_62_p2_carry_i_8__0
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_read_reg_72[1]),
        .I3(select_ln160_1_reg_78[1]),
        .O(icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_fu_34_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1649_fu_34_p2_carry_n_0,icmp_ln1649_fu_34_p2_carry_n_1,icmp_ln1649_fu_34_p2_carry_n_2,icmp_ln1649_fu_34_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_fu_34_p2_carry_i_1__0_n_0,icmp_ln1649_fu_34_p2_carry_i_2__0_n_0,icmp_ln1649_fu_34_p2_carry_i_3__0_n_0,icmp_ln1649_fu_34_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_fu_34_p2_carry_i_5__0_n_0,icmp_ln1649_fu_34_p2_carry_i_6__0_n_0,icmp_ln1649_fu_34_p2_carry_i_7__0_n_0,icmp_ln1649_fu_34_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1649_fu_34_p2_carry__0
       (.CI(icmp_ln1649_fu_34_p2_carry_n_0),
        .CO({icmp_ln1649_fu_34_p2_carry__0_n_0,icmp_ln1649_fu_34_p2_carry__0_n_1,icmp_ln1649_fu_34_p2_carry__0_n_2,icmp_ln1649_fu_34_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0,icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_10__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_11__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_12__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_13__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_14__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_15__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_16__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_17__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_18__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_19__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_1__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_20__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_21__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .I1(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_22__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_23__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry__0_i_24__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_2__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_3__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry__0_i_4__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I3(icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_5__0
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_6__0
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_7__0
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry__0_i_8__0
       (.I0(icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry__0_i_9__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .O(icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_10__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_11__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_12__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .O(icmp_ln1649_fu_34_p2_carry_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_13__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_14__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_15__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .O(icmp_ln1649_fu_34_p2_carry_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_16__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_17__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_18__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .O(icmp_ln1649_fu_34_p2_carry_i_18__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_19__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_1__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_9__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_10__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_11__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_20__0
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_21__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .O(icmp_ln1649_fu_34_p2_carry_i_21__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_22__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .O(icmp_ln1649_fu_34_p2_carry_i_22__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_23__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .O(icmp_ln1649_fu_34_p2_carry_i_23__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    icmp_ln1649_fu_34_p2_carry_i_24__0
       (.I0(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .I1(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .I3(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I4(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .O(icmp_ln1649_fu_34_p2_carry_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_2__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_12__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_13__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_14__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_3__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_15__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_16__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_17__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00E2FFFF000000E2)) 
    icmp_ln1649_fu_34_p2_carry_i_4__0
       (.I0(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I3(icmp_ln1649_fu_34_p2_carry_i_18__0_n_0),
        .I4(icmp_ln1649_fu_34_p2_carry_i_19__0_n_0),
        .I5(icmp_ln1649_fu_34_p2_carry_i_20__0_n_0),
        .O(icmp_ln1649_fu_34_p2_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_5__0
       (.I0(icmp_ln1649_fu_34_p2_carry_i_21__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .O(icmp_ln1649_fu_34_p2_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_6__0
       (.I0(icmp_ln1649_fu_34_p2_carry_i_22__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .O(icmp_ln1649_fu_34_p2_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_7__0
       (.I0(icmp_ln1649_fu_34_p2_carry_i_23__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .O(icmp_ln1649_fu_34_p2_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hA0A088220A0A8822)) 
    icmp_ln1649_fu_34_p2_carry_i_8__0
       (.I0(icmp_ln1649_fu_34_p2_carry_i_24__0_n_0),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I2(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I3(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .O(icmp_ln1649_fu_34_p2_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    icmp_ln1649_fu_34_p2_carry_i_9__0
       (.I0(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .O(icmp_ln1649_fu_34_p2_carry_i_9__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[0]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [0]),
        .O(\p_read_reg_72[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[10]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [10]),
        .O(\p_read_reg_72[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[11]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [11]),
        .O(\p_read_reg_72[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[12]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [12]),
        .O(\p_read_reg_72[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[13]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [13]),
        .O(\p_read_reg_72[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[14]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [14]),
        .O(\p_read_reg_72[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[15]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [15]),
        .O(\p_read_reg_72[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[1]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [1]),
        .O(\p_read_reg_72[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[2]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [2]),
        .O(\p_read_reg_72[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[3]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [3]),
        .O(\p_read_reg_72[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[4]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [4]),
        .O(\p_read_reg_72[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[5]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [5]),
        .O(\p_read_reg_72[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[6]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [6]),
        .O(\p_read_reg_72[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[7]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [7]),
        .O(\p_read_reg_72[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[8]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [8]),
        .O(\p_read_reg_72[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_read_reg_72[9]_i_1__0 
       (.I0(\p_read_reg_72_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\p_read_reg_72_reg[15]_2 [9]),
        .O(\p_read_reg_72[9]_i_1__0_n_0 ));
  FDRE \p_read_reg_72_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[0]_i_1__0_n_0 ),
        .Q(p_read_reg_72[0]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[10]_i_1__0_n_0 ),
        .Q(p_read_reg_72[10]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[11]_i_1__0_n_0 ),
        .Q(p_read_reg_72[11]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[12]_i_1__0_n_0 ),
        .Q(p_read_reg_72[12]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[13]_i_1__0_n_0 ),
        .Q(p_read_reg_72[13]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[14]_i_1__0_n_0 ),
        .Q(p_read_reg_72[14]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[15]_i_1__0_n_0 ),
        .Q(p_read_reg_72[15]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[1]_i_1__0_n_0 ),
        .Q(p_read_reg_72[1]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[2]_i_1__0_n_0 ),
        .Q(p_read_reg_72[2]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[3]_i_1__0_n_0 ),
        .Q(p_read_reg_72[3]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[4]_i_1__0_n_0 ),
        .Q(p_read_reg_72[4]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[5]_i_1__0_n_0 ),
        .Q(p_read_reg_72[5]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[6]_i_1__0_n_0 ),
        .Q(p_read_reg_72[6]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[7]_i_1__0_n_0 ),
        .Q(p_read_reg_72[7]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[8]_i_1__0_n_0 ),
        .Q(p_read_reg_72[8]),
        .R(1'b0));
  FDRE \p_read_reg_72_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_read_reg_72[9]_i_1__0_n_0 ),
        .Q(p_read_reg_72[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [0]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[0]),
        .O(select_ln160_1_fu_54_p3[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[0]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [0]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [0]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [0]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [0]),
        .O(select_ln160_fu_40_p3__47[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[10]_i_1__0 
       (.I0(Q[10]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [10]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[10]),
        .O(select_ln160_1_fu_54_p3[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[10]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [10]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [10]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [10]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [10]),
        .O(select_ln160_fu_40_p3__47[10]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[11]_i_1__0 
       (.I0(Q[11]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [11]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[11]),
        .O(select_ln160_1_fu_54_p3[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[11]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [11]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [11]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [11]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [11]),
        .O(select_ln160_fu_40_p3__47[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[12]_i_1__0 
       (.I0(Q[12]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [12]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[12]),
        .O(select_ln160_1_fu_54_p3[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[12]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [12]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [12]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [12]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [12]),
        .O(select_ln160_fu_40_p3__47[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[13]_i_1__0 
       (.I0(Q[13]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [13]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[13]),
        .O(select_ln160_1_fu_54_p3[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[13]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [13]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [13]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [13]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [13]),
        .O(select_ln160_fu_40_p3__47[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[14]_i_1__0 
       (.I0(Q[14]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [14]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[14]),
        .O(select_ln160_1_fu_54_p3[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[14]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [14]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [14]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [14]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [14]),
        .O(select_ln160_fu_40_p3__47[14]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[15]_i_1__0 
       (.I0(Q[15]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [15]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[15]),
        .O(select_ln160_1_fu_54_p3[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[15]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [15]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [15]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [15]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [15]),
        .O(select_ln160_fu_40_p3__47[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[1]_i_1__0 
       (.I0(Q[1]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [1]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[1]),
        .O(select_ln160_1_fu_54_p3[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[1]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [1]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [1]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [1]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [1]),
        .O(select_ln160_fu_40_p3__47[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [2]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[2]),
        .O(select_ln160_1_fu_54_p3[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[2]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [2]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [2]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [2]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [2]),
        .O(select_ln160_fu_40_p3__47[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[3]_i_1__0 
       (.I0(Q[3]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [3]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[3]),
        .O(select_ln160_1_fu_54_p3[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[3]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [3]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [3]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [3]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [3]),
        .O(select_ln160_fu_40_p3__47[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[4]_i_1__0 
       (.I0(Q[4]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [4]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[4]),
        .O(select_ln160_1_fu_54_p3[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[4]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [4]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [4]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [4]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [4]),
        .O(select_ln160_fu_40_p3__47[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[5]_i_1__0 
       (.I0(Q[5]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [5]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[5]),
        .O(select_ln160_1_fu_54_p3[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[5]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [5]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [5]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [5]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [5]),
        .O(select_ln160_fu_40_p3__47[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[6]_i_1__0 
       (.I0(Q[6]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [6]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[6]),
        .O(select_ln160_1_fu_54_p3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[6]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [6]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [6]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [6]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [6]),
        .O(select_ln160_fu_40_p3__47[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[7]_i_1__0 
       (.I0(Q[7]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [7]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[7]),
        .O(select_ln160_1_fu_54_p3[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[7]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [7]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [7]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [7]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [7]),
        .O(select_ln160_fu_40_p3__47[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[8]_i_1__0 
       (.I0(Q[8]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [8]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[8]),
        .O(select_ln160_1_fu_54_p3[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[8]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [8]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [8]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [8]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [8]),
        .O(select_ln160_fu_40_p3__47[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln160_1_reg_78[9]_i_1__0 
       (.I0(Q[9]),
        .I1(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I2(\select_ln160_1_reg_78_reg[15]_0 [9]),
        .I3(icmp_ln1649_1_fu_48_p2_carry__0_n_0),
        .I4(select_ln160_fu_40_p3__47[9]),
        .O(select_ln160_1_fu_54_p3[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \select_ln160_1_reg_78[9]_i_2__0 
       (.I0(\select_ln160_1_reg_78_reg[15]_1 [9]),
        .I1(\select_ln160_1_reg_78_reg[15]_2 [9]),
        .I2(icmp_ln1649_fu_34_p2_carry__0_n_0),
        .I3(\select_ln160_1_reg_78_reg[15]_3 [9]),
        .I4(\select_ln160_1_reg_78_reg[7]_0 [1]),
        .I5(\select_ln160_1_reg_78_reg[15]_4 [9]),
        .O(select_ln160_fu_40_p3__47[9]));
  FDRE \select_ln160_1_reg_78_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[0]),
        .Q(select_ln160_1_reg_78[0]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[10]),
        .Q(select_ln160_1_reg_78[10]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[11]),
        .Q(select_ln160_1_reg_78[11]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[12]),
        .Q(select_ln160_1_reg_78[12]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[13]),
        .Q(select_ln160_1_reg_78[13]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[14]),
        .Q(select_ln160_1_reg_78[14]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[15]),
        .Q(select_ln160_1_reg_78[15]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[1]),
        .Q(select_ln160_1_reg_78[1]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[2]),
        .Q(select_ln160_1_reg_78[2]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[3]),
        .Q(select_ln160_1_reg_78[3]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[4]),
        .Q(select_ln160_1_reg_78[4]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[5]),
        .Q(select_ln160_1_reg_78[5]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[6]),
        .Q(select_ln160_1_reg_78[6]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[7]),
        .Q(select_ln160_1_reg_78[7]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[8]),
        .Q(select_ln160_1_reg_78[8]),
        .R(1'b0));
  FDRE \select_ln160_1_reg_78_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln160_1_fu_54_p3[9]),
        .Q(select_ln160_1_reg_78[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[0]_i_1 
       (.I0(p_read_reg_72[0]),
        .I1(select_ln160_1_reg_78[0]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[10]_i_1 
       (.I0(p_read_reg_72[10]),
        .I1(select_ln160_1_reg_78[10]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[11]_i_1 
       (.I0(p_read_reg_72[11]),
        .I1(select_ln160_1_reg_78[11]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[12]_i_1 
       (.I0(p_read_reg_72[12]),
        .I1(select_ln160_1_reg_78[12]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[13]_i_1 
       (.I0(p_read_reg_72[13]),
        .I1(select_ln160_1_reg_78[13]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[14]_i_1 
       (.I0(p_read_reg_72[14]),
        .I1(select_ln160_1_reg_78[14]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[15]_i_1 
       (.I0(p_read_reg_72[15]),
        .I1(select_ln160_1_reg_78[15]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[1]_i_1 
       (.I0(p_read_reg_72[1]),
        .I1(select_ln160_1_reg_78[1]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[2]_i_1 
       (.I0(p_read_reg_72[2]),
        .I1(select_ln160_1_reg_78[2]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[3]_i_1 
       (.I0(p_read_reg_72[3]),
        .I1(select_ln160_1_reg_78[3]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[4]_i_1 
       (.I0(p_read_reg_72[4]),
        .I1(select_ln160_1_reg_78[4]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[5]_i_1 
       (.I0(p_read_reg_72[5]),
        .I1(select_ln160_1_reg_78[5]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[6]_i_1 
       (.I0(p_read_reg_72[6]),
        .I1(select_ln160_1_reg_78[6]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[7]_i_1 
       (.I0(p_read_reg_72[7]),
        .I1(select_ln160_1_reg_78[7]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[8]_i_1 
       (.I0(p_read_reg_72[8]),
        .I1(select_ln160_1_reg_78[8]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \val_output_1_V_reg_2686[9]_i_1 
       (.I0(p_read_reg_72[9]),
        .I1(select_ln160_1_reg_78[9]),
        .I2(p_0_in),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .O(\p_read_reg_72_reg[15]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS
   (address1,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
    D,
    we1,
    ce0,
    B_V_data_1_state,
    B_V_data_1_state_0,
    B_V_data_1_state_1,
    B_V_data_1_state_2,
    B_V_data_1_state_3,
    B_V_data_1_state_4,
    B_V_data_1_state_5,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
    inStream_TREADY_int_regslice,
    \ap_CS_fsm_reg[1]_0 ,
    address0,
    add_ln984_1_reg_2456_reg_0,
    WEA,
    ce1,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp0_iter2_reg_1,
    ap_enable_reg_pp0_iter2_reg_2,
    ap_enable_reg_pp0_iter2_reg_3,
    ap_enable_reg_pp0_iter2_reg_4,
    ap_enable_reg_pp0_iter2_reg_5,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[1]_7 ,
    \ap_CS_fsm_reg[1]_8 ,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter3_reg_1,
    ap_enable_reg_pp0_iter3_reg_2,
    ap_enable_reg_pp0_iter3_reg_3,
    ap_enable_reg_pp0_iter3_reg_4,
    ap_enable_reg_pp0_iter3_reg_5,
    ap_enable_reg_pp0_iter3_reg_6,
    \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 ,
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 ,
    \p_read_reg_72_reg[15] ,
    \curr_input_keep_V_load_reg_2656_reg[7]_0 ,
    \curr_input_strb_V_load_reg_2661_reg[7]_0 ,
    \curr_input_user_V_load_reg_2666_reg[1]_0 ,
    \curr_input_id_V_load_reg_2671_reg[4]_0 ,
    \curr_input_dest_V_load_reg_2676_reg[5]_0 ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    notlhs1_mid1182_reg_884,
    \select_ln1027_33_reg_2349_reg[0]_0 ,
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    inStream_TVALID_int_regslice,
    \B_V_data_1_state_reg[1] ,
    outStream_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[1]_1 ,
    \B_V_data_1_state_reg[1]_2 ,
    \B_V_data_1_state_reg[1]_3 ,
    \B_V_data_1_state_reg[1]_4 ,
    \B_V_data_1_state_reg[1]_5 ,
    \B_V_data_1_state_reg[1]_6 ,
    \B_V_data_1_state_reg[1]_7 ,
    \B_V_data_1_state_reg[1]_8 ,
    \B_V_data_1_state_reg[1]_9 ,
    \B_V_data_1_state_reg[1]_10 ,
    \B_V_data_1_state_reg[1]_11 ,
    outStream_TREADY_int_regslice,
    \select_ln1027_37_reg_2376_reg[0]_0 ,
    \last_reg_2441_reg[0]_0 ,
    notrhs_mid1192_reg_889,
    \select_ln1027_22_reg_2281_reg[0]_0 ,
    \select_ln1027_23_reg_2286_reg[0]_0 ,
    \select_ln1027_23_reg_2286_reg[0]_1 ,
    \select_ln1027_10_reg_2184_reg[0]_0 ,
    \icmp_ln1027_3_reg_2152_reg[0]_0 ,
    \icmp_ln1027_4_reg_2162_reg[0]_0 ,
    P,
    notrhs_fu_991_p2_carry_0,
    notlhs_fu_885_p2_carry_0,
    B_V_data_1_sel_wr,
    B_V_data_1_sel_wr_6,
    B_V_data_1_sel_wr_7,
    B_V_data_1_sel_wr_8,
    B_V_data_1_sel_wr_9,
    B_V_data_1_sel_wr_10,
    B_V_data_1_sel_wr_11,
    \stride_cast2_cast_reg_2092_reg[1]_0 ,
    \input_w_cast_cast_reg_2100_reg[8]_0 ,
    \input_h_cast_cast_reg_2107_reg[8]_0 ,
    inStream_TDATA_int_regslice,
    \tmp_keep_V_reg_2396_reg[7]_0 ,
    \tmp_strb_V_reg_2401_reg[7]_0 ,
    \tmp_user_V_reg_2406_reg[1]_0 ,
    \tmp_id_V_reg_2411_reg[4]_0 ,
    \tmp_dest_V_reg_2416_reg[5]_0 ,
    q0,
    \kernel_window_val_V_8_reg_2556_reg[15]_0 ,
    \kernel_window_val_V_2_reg_2541_reg[15]_0 ,
    \kernel_window_val_V_10_reg_2561_reg[15]_0 ,
    \kernel_window_val_V_4_reg_2546_reg[15]_0 ,
    \kernel_window_val_V_12_reg_2566_reg[15]_0 ,
    \kernel_window_val_V_6_reg_2551_reg[15]_0 ,
    \kernel_window_val_V_14_reg_2571_reg[15]_0 );
  output [11:0]address1;
  output grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST;
  output [1:0]D;
  output we1;
  output ce0;
  output [0:0]B_V_data_1_state;
  output [0:0]B_V_data_1_state_0;
  output [0:0]B_V_data_1_state_1;
  output [0:0]B_V_data_1_state_2;
  output [0:0]B_V_data_1_state_3;
  output [0:0]B_V_data_1_state_4;
  output [0:0]B_V_data_1_state_5;
  output grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  output inStream_TREADY_int_regslice;
  output \ap_CS_fsm_reg[1]_0 ;
  output [11:0]address0;
  output [11:0]add_ln984_1_reg_2456_reg_0;
  output [0:0]WEA;
  output ce1;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]ap_enable_reg_pp0_iter2_reg_2;
  output ap_enable_reg_pp0_iter2_reg_3;
  output [0:0]ap_enable_reg_pp0_iter2_reg_4;
  output ap_enable_reg_pp0_iter2_reg_5;
  output \ap_CS_fsm_reg[1]_1 ;
  output [0:0]\ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output [0:0]\ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output [0:0]\ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[1]_7 ;
  output [0:0]\ap_CS_fsm_reg[1]_8 ;
  output grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg;
  output ap_enable_reg_pp0_iter3_reg_0;
  output ap_enable_reg_pp0_iter3_reg_1;
  output ap_enable_reg_pp0_iter3_reg_2;
  output ap_enable_reg_pp0_iter3_reg_3;
  output ap_enable_reg_pp0_iter3_reg_4;
  output ap_enable_reg_pp0_iter3_reg_5;
  output ap_enable_reg_pp0_iter3_reg_6;
  output [11:0]\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 ;
  output [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 ;
  output [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 ;
  output [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 ;
  output [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 ;
  output [63:0]\p_read_reg_72_reg[15] ;
  output [7:0]\curr_input_keep_V_load_reg_2656_reg[7]_0 ;
  output [7:0]\curr_input_strb_V_load_reg_2661_reg[7]_0 ;
  output [1:0]\curr_input_user_V_load_reg_2666_reg[1]_0 ;
  output [4:0]\curr_input_id_V_load_reg_2671_reg[4]_0 ;
  output [5:0]\curr_input_dest_V_load_reg_2676_reg[5]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [2:0]Q;
  input notlhs1_mid1182_reg_884;
  input \select_ln1027_33_reg_2349_reg[0]_0 ;
  input grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[9]_0 ;
  input inStream_TVALID_int_regslice;
  input \B_V_data_1_state_reg[1] ;
  input outStream_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_state_reg[1]_1 ;
  input \B_V_data_1_state_reg[1]_2 ;
  input \B_V_data_1_state_reg[1]_3 ;
  input \B_V_data_1_state_reg[1]_4 ;
  input \B_V_data_1_state_reg[1]_5 ;
  input \B_V_data_1_state_reg[1]_6 ;
  input \B_V_data_1_state_reg[1]_7 ;
  input \B_V_data_1_state_reg[1]_8 ;
  input \B_V_data_1_state_reg[1]_9 ;
  input \B_V_data_1_state_reg[1]_10 ;
  input \B_V_data_1_state_reg[1]_11 ;
  input outStream_TREADY_int_regslice;
  input \select_ln1027_37_reg_2376_reg[0]_0 ;
  input [4:0]\last_reg_2441_reg[0]_0 ;
  input notrhs_mid1192_reg_889;
  input [3:0]\select_ln1027_22_reg_2281_reg[0]_0 ;
  input [5:0]\select_ln1027_23_reg_2286_reg[0]_0 ;
  input \select_ln1027_23_reg_2286_reg[0]_1 ;
  input \select_ln1027_10_reg_2184_reg[0]_0 ;
  input [25:0]\icmp_ln1027_3_reg_2152_reg[0]_0 ;
  input [16:0]\icmp_ln1027_4_reg_2162_reg[0]_0 ;
  input [14:0]P;
  input [9:0]notrhs_fu_991_p2_carry_0;
  input [9:0]notlhs_fu_885_p2_carry_0;
  input B_V_data_1_sel_wr;
  input B_V_data_1_sel_wr_6;
  input B_V_data_1_sel_wr_7;
  input B_V_data_1_sel_wr_8;
  input B_V_data_1_sel_wr_9;
  input B_V_data_1_sel_wr_10;
  input B_V_data_1_sel_wr_11;
  input [1:0]\stride_cast2_cast_reg_2092_reg[1]_0 ;
  input [8:0]\input_w_cast_cast_reg_2100_reg[8]_0 ;
  input [8:0]\input_h_cast_cast_reg_2107_reg[8]_0 ;
  input [63:0]inStream_TDATA_int_regslice;
  input [7:0]\tmp_keep_V_reg_2396_reg[7]_0 ;
  input [7:0]\tmp_strb_V_reg_2401_reg[7]_0 ;
  input [1:0]\tmp_user_V_reg_2406_reg[1]_0 ;
  input [4:0]\tmp_id_V_reg_2411_reg[4]_0 ;
  input [5:0]\tmp_dest_V_reg_2416_reg[5]_0 ;
  input [15:0]q0;
  input [15:0]\kernel_window_val_V_8_reg_2556_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_2_reg_2541_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_10_reg_2561_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_4_reg_2546_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_12_reg_2566_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_6_reg_2551_reg[15]_0 ;
  input [15:0]\kernel_window_val_V_14_reg_2571_reg[15]_0 ;

  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_10;
  wire B_V_data_1_sel_wr_11;
  wire B_V_data_1_sel_wr_6;
  wire B_V_data_1_sel_wr_7;
  wire B_V_data_1_sel_wr_8;
  wire B_V_data_1_sel_wr_9;
  wire [0:0]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_3_n_0 ;
  wire \B_V_data_1_state[1]_i_4_n_0 ;
  wire [0:0]B_V_data_1_state_0;
  wire [0:0]B_V_data_1_state_1;
  wire [0:0]B_V_data_1_state_2;
  wire [0:0]B_V_data_1_state_3;
  wire [0:0]B_V_data_1_state_4;
  wire [0:0]B_V_data_1_state_5;
  wire \B_V_data_1_state_reg[1] ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire \B_V_data_1_state_reg[1]_10 ;
  wire \B_V_data_1_state_reg[1]_11 ;
  wire \B_V_data_1_state_reg[1]_2 ;
  wire \B_V_data_1_state_reg[1]_3 ;
  wire \B_V_data_1_state_reg[1]_4 ;
  wire \B_V_data_1_state_reg[1]_5 ;
  wire \B_V_data_1_state_reg[1]_6 ;
  wire \B_V_data_1_state_reg[1]_7 ;
  wire \B_V_data_1_state_reg[1]_8 ;
  wire \B_V_data_1_state_reg[1]_9 ;
  wire [1:0]D;
  wire [14:0]P;
  wire [2:0]Q;
  wire [0:0]WEA;
  wire [14:1]add_ln1027_1_fu_1642_p2;
  wire [16:1]add_ln1027_2_fu_1654_p2;
  wire [25:0]add_ln1027_3_fu_1217_p2;
  wire [5:1]add_ln1027_fu_1630_p2;
  wire [3:0]add_ln39_fu_1850_p2;
  wire add_ln871_reg_24460;
  wire add_ln871_reg_2446_reg_i_10_n_0;
  wire add_ln871_reg_2446_reg_i_11_n_0;
  wire add_ln871_reg_2446_reg_i_12_n_0;
  wire add_ln871_reg_2446_reg_i_13_n_0;
  wire add_ln871_reg_2446_reg_i_14_n_0;
  wire add_ln871_reg_2446_reg_i_15_n_0;
  wire add_ln871_reg_2446_reg_i_16_n_0;
  wire add_ln871_reg_2446_reg_i_17_n_0;
  wire add_ln871_reg_2446_reg_i_18_n_0;
  wire add_ln871_reg_2446_reg_i_19_n_0;
  wire add_ln871_reg_2446_reg_i_20_n_0;
  wire add_ln871_reg_2446_reg_i_21_n_0;
  wire add_ln871_reg_2446_reg_i_22_n_0;
  wire add_ln871_reg_2446_reg_i_23_n_0;
  wire add_ln871_reg_2446_reg_i_24_n_0;
  wire add_ln871_reg_2446_reg_i_25_n_0;
  wire add_ln871_reg_2446_reg_i_2_n_2;
  wire add_ln871_reg_2446_reg_i_2_n_3;
  wire add_ln871_reg_2446_reg_i_2_n_5;
  wire add_ln871_reg_2446_reg_i_2_n_6;
  wire add_ln871_reg_2446_reg_i_2_n_7;
  wire add_ln871_reg_2446_reg_i_3_n_0;
  wire add_ln871_reg_2446_reg_i_3_n_1;
  wire add_ln871_reg_2446_reg_i_3_n_2;
  wire add_ln871_reg_2446_reg_i_3_n_3;
  wire add_ln871_reg_2446_reg_i_3_n_4;
  wire add_ln871_reg_2446_reg_i_3_n_5;
  wire add_ln871_reg_2446_reg_i_3_n_6;
  wire add_ln871_reg_2446_reg_i_3_n_7;
  wire add_ln871_reg_2446_reg_i_4_n_0;
  wire add_ln871_reg_2446_reg_i_4_n_1;
  wire add_ln871_reg_2446_reg_i_4_n_2;
  wire add_ln871_reg_2446_reg_i_4_n_3;
  wire add_ln871_reg_2446_reg_i_4_n_4;
  wire add_ln871_reg_2446_reg_i_4_n_5;
  wire add_ln871_reg_2446_reg_i_4_n_6;
  wire add_ln871_reg_2446_reg_i_4_n_7;
  wire add_ln871_reg_2446_reg_i_5_n_0;
  wire add_ln871_reg_2446_reg_i_6_n_0;
  wire add_ln871_reg_2446_reg_i_7_n_0;
  wire add_ln871_reg_2446_reg_i_8_n_0;
  wire add_ln871_reg_2446_reg_i_9_n_0;
  wire [11:0]add_ln984_1_reg_2456_reg_0;
  wire add_ln984_1_reg_2456_reg_i_10_n_0;
  wire add_ln984_1_reg_2456_reg_i_11_n_0;
  wire add_ln984_1_reg_2456_reg_i_12_n_0;
  wire add_ln984_1_reg_2456_reg_i_13_n_0;
  wire add_ln984_1_reg_2456_reg_i_14_n_0;
  wire add_ln984_1_reg_2456_reg_i_15_n_0;
  wire add_ln984_1_reg_2456_reg_i_16_n_0;
  wire add_ln984_1_reg_2456_reg_i_17_n_0;
  wire add_ln984_1_reg_2456_reg_i_18_n_0;
  wire add_ln984_1_reg_2456_reg_i_19_n_0;
  wire add_ln984_1_reg_2456_reg_i_20_n_0;
  wire add_ln984_1_reg_2456_reg_i_21_n_0;
  wire add_ln984_1_reg_2456_reg_i_22_n_0;
  wire add_ln984_1_reg_2456_reg_i_23_n_0;
  wire add_ln984_1_reg_2456_reg_i_24_n_0;
  wire add_ln984_1_reg_2456_reg_i_25_n_0;
  wire add_ln984_1_reg_2456_reg_i_26_n_0;
  wire add_ln984_1_reg_2456_reg_i_27_n_0;
  wire add_ln984_1_reg_2456_reg_i_28_n_0;
  wire add_ln984_1_reg_2456_reg_i_29_n_0;
  wire add_ln984_1_reg_2456_reg_i_2_n_2;
  wire add_ln984_1_reg_2456_reg_i_2_n_3;
  wire add_ln984_1_reg_2456_reg_i_30_n_0;
  wire add_ln984_1_reg_2456_reg_i_31_n_0;
  wire add_ln984_1_reg_2456_reg_i_32_n_0;
  wire add_ln984_1_reg_2456_reg_i_33_n_0;
  wire add_ln984_1_reg_2456_reg_i_34_n_0;
  wire add_ln984_1_reg_2456_reg_i_35_n_0;
  wire add_ln984_1_reg_2456_reg_i_36_n_0;
  wire add_ln984_1_reg_2456_reg_i_37_n_0;
  wire add_ln984_1_reg_2456_reg_i_38_n_0;
  wire add_ln984_1_reg_2456_reg_i_39_n_0;
  wire add_ln984_1_reg_2456_reg_i_3_n_0;
  wire add_ln984_1_reg_2456_reg_i_3_n_1;
  wire add_ln984_1_reg_2456_reg_i_3_n_2;
  wire add_ln984_1_reg_2456_reg_i_3_n_3;
  wire add_ln984_1_reg_2456_reg_i_40_n_0;
  wire add_ln984_1_reg_2456_reg_i_41_n_0;
  wire add_ln984_1_reg_2456_reg_i_42_n_0;
  wire add_ln984_1_reg_2456_reg_i_43_n_0;
  wire add_ln984_1_reg_2456_reg_i_44_n_0;
  wire add_ln984_1_reg_2456_reg_i_45_n_0;
  wire add_ln984_1_reg_2456_reg_i_46_n_0;
  wire add_ln984_1_reg_2456_reg_i_47_n_0;
  wire add_ln984_1_reg_2456_reg_i_4_n_0;
  wire add_ln984_1_reg_2456_reg_i_4_n_1;
  wire add_ln984_1_reg_2456_reg_i_4_n_2;
  wire add_ln984_1_reg_2456_reg_i_4_n_3;
  wire add_ln984_1_reg_2456_reg_i_5_n_0;
  wire add_ln984_1_reg_2456_reg_i_6_n_0;
  wire add_ln984_1_reg_2456_reg_i_7_n_0;
  wire add_ln984_1_reg_2456_reg_i_8_n_0;
  wire add_ln984_1_reg_2456_reg_i_9_n_0;
  wire add_ln984_1_reg_2456_reg_n_100;
  wire add_ln984_1_reg_2456_reg_n_101;
  wire add_ln984_1_reg_2456_reg_n_102;
  wire add_ln984_1_reg_2456_reg_n_103;
  wire add_ln984_1_reg_2456_reg_n_104;
  wire add_ln984_1_reg_2456_reg_n_105;
  wire add_ln984_1_reg_2456_reg_n_94;
  wire add_ln984_1_reg_2456_reg_n_95;
  wire add_ln984_1_reg_2456_reg_n_96;
  wire add_ln984_1_reg_2456_reg_n_97;
  wire add_ln984_1_reg_2456_reg_n_98;
  wire add_ln984_1_reg_2456_reg_n_99;
  wire add_ln984_fu_1808_p2_i_13_n_0;
  wire add_ln984_fu_1808_p2_i_14_n_0;
  wire add_ln984_fu_1808_p2_i_15_n_0;
  wire add_ln984_fu_1808_p2_n_100;
  wire add_ln984_fu_1808_p2_n_101;
  wire add_ln984_fu_1808_p2_n_102;
  wire add_ln984_fu_1808_p2_n_103;
  wire add_ln984_fu_1808_p2_n_104;
  wire add_ln984_fu_1808_p2_n_105;
  wire add_ln984_fu_1808_p2_n_94;
  wire add_ln984_fu_1808_p2_n_95;
  wire add_ln984_fu_1808_p2_n_96;
  wire add_ln984_fu_1808_p2_n_97;
  wire add_ln984_fu_1808_p2_n_98;
  wire add_ln984_fu_1808_p2_n_99;
  wire [11:0]address0;
  wire [11:0]address1;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire [0:0]\ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire [0:0]\ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[1]_7 ;
  wire [0:0]\ap_CS_fsm_reg[1]_8 ;
  wire [1:0]\ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_2;
  wire ap_enable_reg_pp0_iter2_reg_3;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_4;
  wire ap_enable_reg_pp0_iter2_reg_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_1;
  wire ap_enable_reg_pp0_iter3_reg_2;
  wire ap_enable_reg_pp0_iter3_reg_3;
  wire ap_enable_reg_pp0_iter3_reg_4;
  wire ap_enable_reg_pp0_iter3_reg_5;
  wire ap_enable_reg_pp0_iter3_reg_6;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0;
  wire [15:0]ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695;
  wire ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950;
  wire ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out;
  wire [15:0]ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707;
  wire [15:0]ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719;
  wire [15:0]ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731;
  wire ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950;
  wire [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 ;
  wire [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 ;
  wire [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 ;
  wire [15:0]\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge_mid131_reg_2344;
  wire brmerge_mid131_reg_23440;
  wire \brmerge_mid131_reg_2344[0]_i_1_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_2_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_3_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_4_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_5_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_6_n_0 ;
  wire \brmerge_mid131_reg_2344[0]_i_7_n_0 ;
  wire brmerge_mid1_reg_2371;
  wire \brmerge_mid1_reg_2371[0]_i_10_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_11_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_1_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_3_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_5_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_6_n_0 ;
  wire \brmerge_mid1_reg_2371[0]_i_7_n_0 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_2_n_0 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_2_n_1 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_2_n_2 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_2_n_3 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_4_n_0 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_4_n_1 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_4_n_2 ;
  wire \brmerge_mid1_reg_2371_reg[0]_i_4_n_3 ;
  wire brmerge_reg_2334;
  wire \brmerge_reg_2334[0]_i_2_n_0 ;
  wire \brmerge_reg_2334[0]_i_3_n_0 ;
  wire ce0;
  wire ce1;
  wire cmp_not_fu_972_p2;
  wire \cmp_not_mid1178_reg_2254_reg_n_0_[0] ;
  wire cmp_not_reg_2214;
  wire \cmp_not_reg_2214[0]_i_2_n_0 ;
  wire \cmp_not_reg_2214[0]_i_3_n_0 ;
  wire \cmp_not_reg_2214[0]_i_5_n_0 ;
  wire \cmp_not_reg_2214[0]_i_6_n_0 ;
  wire \cmp_not_reg_2214_reg[0]_i_4_n_0 ;
  wire \cmp_not_reg_2214_reg[0]_i_4_n_1 ;
  wire \cmp_not_reg_2214_reg[0]_i_4_n_2 ;
  wire \cmp_not_reg_2214_reg[0]_i_4_n_3 ;
  wire [10:0]col_idx_fu_1000_p2;
  wire [10:0]col_idx_reg_2231;
  wire \col_idx_reg_2231[3]_i_2_n_0 ;
  wire \col_idx_reg_2231[3]_i_3_n_0 ;
  wire \col_idx_reg_2231_reg[10]_i_1_n_2 ;
  wire \col_idx_reg_2231_reg[10]_i_1_n_3 ;
  wire \col_idx_reg_2231_reg[3]_i_1_n_0 ;
  wire \col_idx_reg_2231_reg[3]_i_1_n_1 ;
  wire \col_idx_reg_2231_reg[3]_i_1_n_2 ;
  wire \col_idx_reg_2231_reg[3]_i_1_n_3 ;
  wire \col_idx_reg_2231_reg[7]_i_1_n_0 ;
  wire \col_idx_reg_2231_reg[7]_i_1_n_1 ;
  wire \col_idx_reg_2231_reg[7]_i_1_n_2 ;
  wire \col_idx_reg_2231_reg[7]_i_1_n_3 ;
  wire [1:0]col_stride_3_reg_2356;
  wire [1:0]col_stride_fu_224;
  wire col_stride_fu_22407_out;
  wire [10:0]conv3_i_i_i2821607_reg_2140;
  wire [10:0]conv3_i_i_i3291609_mid1_reg_2315;
  wire conv3_i_i_i3291609_mid1_reg_23150;
  wire [10:0]conv3_i_i_i3291609_reg_2146;
  wire [11:0]conv_count_fu_1175_p2;
  wire [11:0]conv_count_mid125_fu_1353_p2;
  wire [11:0]conv_count_mid125_reg_2339;
  wire \conv_count_mid125_reg_2339[11]_i_2_n_0 ;
  wire \conv_count_mid125_reg_2339[6]_i_2_n_0 ;
  wire [11:0]conv_count_mid1_fu_1463_p2;
  wire [11:0]conv_count_mid1_reg_2366;
  wire \conv_count_mid1_reg_2366[11]_i_3_n_0 ;
  wire \conv_count_mid1_reg_2366_reg[11]_i_2_n_2 ;
  wire \conv_count_mid1_reg_2366_reg[11]_i_2_n_3 ;
  wire [11:0]conv_count_reg_2329;
  wire \conv_count_reg_2329[11]_i_2_n_0 ;
  wire [5:0]curr_input_dest_V_fu_272;
  wire curr_input_dest_V_load_reg_26760;
  wire [5:0]\curr_input_dest_V_load_reg_2676_reg[5]_0 ;
  wire [4:0]curr_input_id_V_fu_268;
  wire [4:0]\curr_input_id_V_load_reg_2671_reg[4]_0 ;
  wire [7:0]curr_input_keep_V_fu_256;
  wire [7:0]\curr_input_keep_V_load_reg_2656_reg[7]_0 ;
  wire [7:0]curr_input_strb_V_fu_260;
  wire [7:0]\curr_input_strb_V_load_reg_2661_reg[7]_0 ;
  wire [1:0]curr_input_user_V_fu_264;
  wire [1:0]\curr_input_user_V_load_reg_2666_reg[1]_0 ;
  wire [10:0]dout;
  wire dout_carry__1_i_1__0_n_0;
  wire dout_carry__1_i_1__1_n_0;
  wire dout_carry__1_i_1_n_0;
  wire dout_carry__1_i_2__0_n_0;
  wire dout_carry__1_i_2__1_n_0;
  wire dout_carry__1_i_2_n_0;
  wire dout_carry__1_i_3__0_n_0;
  wire dout_carry__1_i_3__1_n_0;
  wire dout_carry__1_i_3__2_n_0;
  wire dout_carry__1_i_4_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST;
  wire grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID;
  wire icmp_ln1027_3_fu_899_p2;
  wire icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry__0_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry__0_n_1;
  wire icmp_ln1027_3_fu_899_p2_carry__0_n_2;
  wire icmp_ln1027_3_fu_899_p2_carry__0_n_3;
  wire icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_i_1_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_i_2_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_i_3_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_i_4_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_n_0;
  wire icmp_ln1027_3_fu_899_p2_carry_n_1;
  wire icmp_ln1027_3_fu_899_p2_carry_n_2;
  wire icmp_ln1027_3_fu_899_p2_carry_n_3;
  wire \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ;
  wire [25:0]\icmp_ln1027_3_reg_2152_reg[0]_0 ;
  wire \icmp_ln1027_3_reg_2152_reg_n_0_[0] ;
  wire icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry__0_n_2;
  wire icmp_ln1027_4_fu_910_p2_carry__0_n_3;
  wire icmp_ln1027_4_fu_910_p2_carry_i_1_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry_i_2_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry_i_3_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry_i_4_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry_n_0;
  wire icmp_ln1027_4_fu_910_p2_carry_n_1;
  wire icmp_ln1027_4_fu_910_p2_carry_n_2;
  wire icmp_ln1027_4_fu_910_p2_carry_n_3;
  wire icmp_ln1027_4_reg_2162;
  wire icmp_ln1027_4_reg_21620;
  wire [16:0]\icmp_ln1027_4_reg_2162_reg[0]_0 ;
  wire icmp_ln1027_7_fu_932_p2;
  wire icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_i_1_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_i_2_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_i_3_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_i_4_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_n_0;
  wire icmp_ln1027_7_fu_932_p2_carry_n_1;
  wire icmp_ln1027_7_fu_932_p2_carry_n_2;
  wire icmp_ln1027_7_fu_932_p2_carry_n_3;
  wire [63:0]inStream_TDATA_int_regslice;
  wire inStream_TREADY_int_regslice;
  wire inStream_TVALID_int_regslice;
  wire indvar_flatten136_fu_244;
  wire \indvar_flatten136_fu_244_reg[12]_i_1_n_0 ;
  wire \indvar_flatten136_fu_244_reg[12]_i_1_n_1 ;
  wire \indvar_flatten136_fu_244_reg[12]_i_1_n_2 ;
  wire \indvar_flatten136_fu_244_reg[12]_i_1_n_3 ;
  wire \indvar_flatten136_fu_244_reg[16]_i_2_n_1 ;
  wire \indvar_flatten136_fu_244_reg[16]_i_2_n_2 ;
  wire \indvar_flatten136_fu_244_reg[16]_i_2_n_3 ;
  wire \indvar_flatten136_fu_244_reg[4]_i_1_n_0 ;
  wire \indvar_flatten136_fu_244_reg[4]_i_1_n_1 ;
  wire \indvar_flatten136_fu_244_reg[4]_i_1_n_2 ;
  wire \indvar_flatten136_fu_244_reg[4]_i_1_n_3 ;
  wire \indvar_flatten136_fu_244_reg[8]_i_1_n_0 ;
  wire \indvar_flatten136_fu_244_reg[8]_i_1_n_1 ;
  wire \indvar_flatten136_fu_244_reg[8]_i_1_n_2 ;
  wire \indvar_flatten136_fu_244_reg[8]_i_1_n_3 ;
  wire \indvar_flatten136_fu_244_reg_n_0_[0] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[10] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[11] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[12] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[13] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[14] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[15] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[16] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[1] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[2] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[3] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[4] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[5] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[6] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[7] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[8] ;
  wire \indvar_flatten136_fu_244_reg_n_0_[9] ;
  wire [16:0]indvar_flatten136_load_reg_2125;
  wire indvar_flatten242_fu_252;
  wire \indvar_flatten242_fu_252_reg[12]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[12]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[12]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[12]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg[16]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[16]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[16]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[16]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg[20]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[20]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[20]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[20]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg[24]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[24]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[24]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[24]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg[4]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[4]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[4]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[4]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg[8]_i_1_n_0 ;
  wire \indvar_flatten242_fu_252_reg[8]_i_1_n_1 ;
  wire \indvar_flatten242_fu_252_reg[8]_i_1_n_2 ;
  wire \indvar_flatten242_fu_252_reg[8]_i_1_n_3 ;
  wire \indvar_flatten242_fu_252_reg_n_0_[0] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[10] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[11] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[12] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[13] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[14] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[15] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[16] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[17] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[18] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[19] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[1] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[20] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[21] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[22] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[23] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[24] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[25] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[2] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[3] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[4] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[5] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[6] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[7] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[8] ;
  wire \indvar_flatten242_fu_252_reg_n_0_[9] ;
  wire [25:0]indvar_flatten242_load_reg_2135;
  wire [2:2]indvar_flatten57_fu_236;
  wire \indvar_flatten57_fu_236_reg[12]_i_1_n_0 ;
  wire \indvar_flatten57_fu_236_reg[12]_i_1_n_1 ;
  wire \indvar_flatten57_fu_236_reg[12]_i_1_n_2 ;
  wire \indvar_flatten57_fu_236_reg[12]_i_1_n_3 ;
  wire \indvar_flatten57_fu_236_reg[14]_i_2_n_3 ;
  wire \indvar_flatten57_fu_236_reg[4]_i_1_n_0 ;
  wire \indvar_flatten57_fu_236_reg[4]_i_1_n_1 ;
  wire \indvar_flatten57_fu_236_reg[4]_i_1_n_2 ;
  wire \indvar_flatten57_fu_236_reg[4]_i_1_n_3 ;
  wire \indvar_flatten57_fu_236_reg[8]_i_1_n_0 ;
  wire \indvar_flatten57_fu_236_reg[8]_i_1_n_1 ;
  wire \indvar_flatten57_fu_236_reg[8]_i_1_n_2 ;
  wire \indvar_flatten57_fu_236_reg[8]_i_1_n_3 ;
  wire \indvar_flatten57_fu_236_reg_n_0_[0] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[10] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[11] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[12] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[13] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[14] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[1] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[2] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[3] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[4] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[5] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[6] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[7] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[8] ;
  wire \indvar_flatten57_fu_236_reg_n_0_[9] ;
  wire [14:0]indvar_flatten57_load_reg_2120;
  wire [5:5]indvar_flatten_fu_228;
  wire \indvar_flatten_fu_228_reg_n_0_[0] ;
  wire \indvar_flatten_fu_228_reg_n_0_[1] ;
  wire \indvar_flatten_fu_228_reg_n_0_[2] ;
  wire \indvar_flatten_fu_228_reg_n_0_[3] ;
  wire \indvar_flatten_fu_228_reg_n_0_[4] ;
  wire \indvar_flatten_fu_228_reg_n_0_[5] ;
  wire [5:0]indvar_flatten_load_reg_2209;
  wire [3:0]input_ch_idx_fu_220;
  wire [3:0]input_ch_idx_load_reg_2244;
  wire [8:0]input_h_cast_cast_reg_2107_reg;
  wire [8:0]\input_h_cast_cast_reg_2107_reg[8]_0 ;
  wire [8:0]input_w_cast_cast_reg_2100;
  wire [8:0]\input_w_cast_cast_reg_2100_reg[8]_0 ;
  wire [15:0]kernel_window_val_V_10_reg_2561;
  wire kernel_window_val_V_10_reg_25610;
  wire [15:0]\kernel_window_val_V_10_reg_2561_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_11_reg_2641;
  wire kernel_window_val_V_11_reg_26410;
  wire [15:0]kernel_window_val_V_12_reg_2566;
  wire [15:0]\kernel_window_val_V_12_reg_2566_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_13_reg_2646;
  wire [15:0]kernel_window_val_V_14_reg_2571;
  wire [15:0]\kernel_window_val_V_14_reg_2571_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_15_reg_2651;
  wire [15:0]kernel_window_val_V_1_reg_2616;
  wire [15:0]kernel_window_val_V_2_reg_2541;
  wire [15:0]\kernel_window_val_V_2_reg_2541_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_3_reg_2621;
  wire [15:0]kernel_window_val_V_4_reg_2546;
  wire [15:0]\kernel_window_val_V_4_reg_2546_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_5_reg_2626;
  wire [15:0]kernel_window_val_V_6_reg_2551;
  wire [15:0]\kernel_window_val_V_6_reg_2551_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_7_reg_2631;
  wire [15:0]kernel_window_val_V_8_reg_2556;
  wire [15:0]\kernel_window_val_V_8_reg_2556_reg[15]_0 ;
  wire [15:0]kernel_window_val_V_9_reg_2636;
  wire [15:0]kernel_window_val_V_reg_2536;
  wire last_reg_2441;
  wire \last_reg_2441[0]_i_1_n_0 ;
  wire \last_reg_2441[0]_i_2_n_0 ;
  wire \last_reg_2441[0]_i_3_n_0 ;
  wire \last_reg_2441[0]_i_5_n_0 ;
  wire [4:0]\last_reg_2441_reg[0]_0 ;
  wire line_buff_group_0_val_V_addr_reg_25760;
  wire [11:0]\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 ;
  wire mul_9ns_2ns_11_1_1_U5_n_0;
  wire mul_9ns_2ns_11_1_1_U5_n_1;
  wire mul_9ns_2ns_11_1_1_U5_n_10;
  wire mul_9ns_2ns_11_1_1_U5_n_2;
  wire mul_9ns_2ns_11_1_1_U5_n_3;
  wire mul_9ns_2ns_11_1_1_U5_n_4;
  wire mul_9ns_2ns_11_1_1_U5_n_5;
  wire mul_9ns_2ns_11_1_1_U5_n_6;
  wire mul_9ns_2ns_11_1_1_U5_n_7;
  wire mul_9ns_2ns_11_1_1_U5_n_8;
  wire mul_9ns_2ns_11_1_1_U5_n_9;
  wire mul_9ns_2ns_11_1_1_U7_n_11;
  wire mul_9ns_2ns_11_1_1_U7_n_12;
  wire mul_9ns_2ns_11_1_1_U7_n_13;
  wire mul_9ns_2ns_11_1_1_U7_n_14;
  wire mul_9ns_2ns_11_1_1_U7_n_15;
  wire mul_9ns_2ns_11_1_1_U7_n_16;
  wire mul_9ns_2ns_11_1_1_U7_n_17;
  wire mul_9ns_2ns_11_1_1_U7_n_18;
  wire mul_9ns_2ns_11_1_1_U7_n_19;
  wire mul_9ns_2ns_11_1_1_U7_n_20;
  wire mul_9ns_2ns_11_1_1_U7_n_21;
  wire mul_9ns_2ns_11_1_1_U7_n_22;
  wire mul_9ns_2ns_11_1_1_U8_n_0;
  wire mul_9ns_2ns_11_1_1_U8_n_1;
  wire mul_9ns_2ns_11_1_1_U8_n_10;
  wire mul_9ns_2ns_11_1_1_U8_n_11;
  wire mul_9ns_2ns_11_1_1_U8_n_12;
  wire mul_9ns_2ns_11_1_1_U8_n_13;
  wire mul_9ns_2ns_11_1_1_U8_n_14;
  wire mul_9ns_2ns_11_1_1_U8_n_15;
  wire mul_9ns_2ns_11_1_1_U8_n_16;
  wire mul_9ns_2ns_11_1_1_U8_n_2;
  wire mul_9ns_2ns_11_1_1_U8_n_3;
  wire mul_9ns_2ns_11_1_1_U8_n_4;
  wire mul_9ns_2ns_11_1_1_U8_n_5;
  wire mul_9ns_2ns_11_1_1_U8_n_6;
  wire mul_9ns_2ns_11_1_1_U8_n_7;
  wire mul_9ns_2ns_11_1_1_U8_n_8;
  wire mul_9ns_2ns_11_1_1_U8_n_9;
  wire notlhs1_fu_983_p2;
  wire notlhs1_mid1182_reg_884;
  wire notlhs1_reg_2225;
  wire notlhs_fu_885_p2;
  wire [9:0]notlhs_fu_885_p2_carry_0;
  wire notlhs_fu_885_p2_carry_i_1_n_0;
  wire notlhs_fu_885_p2_carry_i_2_n_0;
  wire notlhs_fu_885_p2_carry_i_3_n_0;
  wire notlhs_fu_885_p2_carry_i_4_n_0;
  wire notlhs_fu_885_p2_carry_n_1;
  wire notlhs_fu_885_p2_carry_n_2;
  wire notlhs_fu_885_p2_carry_n_3;
  wire notlhs_mid1_fu_919_p2;
  wire notlhs_mid1_fu_919_p2_carry_i_1_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_2_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_3_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_4_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_5_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_6_n_0;
  wire notlhs_mid1_fu_919_p2_carry_i_7_n_0;
  wire notlhs_mid1_fu_919_p2_carry_n_1;
  wire notlhs_mid1_fu_919_p2_carry_n_2;
  wire notlhs_mid1_fu_919_p2_carry_n_3;
  wire notrhs2_fu_1009_p2;
  wire notrhs2_reg_2239;
  wire notrhs_fu_991_p2;
  wire [9:0]notrhs_fu_991_p2_carry_0;
  wire notrhs_fu_991_p2_carry_i_1_n_0;
  wire notrhs_fu_991_p2_carry_i_2_n_0;
  wire notrhs_fu_991_p2_carry_i_3_n_0;
  wire notrhs_fu_991_p2_carry_i_4_n_0;
  wire notrhs_fu_991_p2_carry_n_1;
  wire notrhs_fu_991_p2_carry_n_2;
  wire notrhs_fu_991_p2_carry_n_3;
  wire notrhs_mid1192_reg_889;
  wire notrhs_mid1_fu_1154_p2;
  wire notrhs_mid1_fu_1154_p2_carry_i_1_n_0;
  wire notrhs_mid1_fu_1154_p2_carry_i_2_n_0;
  wire notrhs_mid1_fu_1154_p2_carry_i_3_n_0;
  wire notrhs_mid1_fu_1154_p2_carry_i_4_n_0;
  wire notrhs_mid1_fu_1154_p2_carry_i_5_n_0;
  wire notrhs_mid1_fu_1154_p2_carry_n_1;
  wire notrhs_mid1_fu_1154_p2_carry_n_2;
  wire notrhs_mid1_fu_1154_p2_carry_n_3;
  wire or_ln1027_1_fu_944_p2;
  wire or_ln1027_1_reg_2198;
  wire or_ln1027_4_reg_2304;
  wire outStream_TREADY;
  wire outStream_TREADY_int_regslice;
  wire [8:0]out_col_1_reg_2114;
  wire [8:0]out_col_3_reg_2299;
  wire \out_col_3_reg_2299[0]_i_1_n_0 ;
  wire \out_col_3_reg_2299[1]_i_1_n_0 ;
  wire \out_col_3_reg_2299[5]_i_1_n_0 ;
  wire \out_col_3_reg_2299[8]_i_1_n_0 ;
  wire [8:0]out_col_fu_232;
  wire [8:0]out_row_1_reg_2130;
  wire [8:0]out_row_3_reg_2156;
  wire \out_row_3_reg_2156[8]_i_2_n_0 ;
  wire [8:0]out_row_cast3_mid1_fu_915_p1;
  wire [8:0]out_row_fu_248;
  wire [10:0]p_0_in;
  wire p_0_in0_out;
  wire p_1_in;
  wire p_23_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire [63:0]\p_read_reg_72_reg[15] ;
  wire [15:0]q0;
  wire [10:0]row_idx_fu_963_p2;
  wire [10:0]row_idx_mid1_fu_1093_p2;
  wire \row_idx_mid1_reg_2275[3]_i_2_n_0 ;
  wire \row_idx_mid1_reg_2275[3]_i_3_n_0 ;
  wire [1:0]row_stride_3_reg_2264;
  wire [1:0]row_stride_fu_240;
  wire [10:0]sel0;
  wire select_ln1027_10_fu_937_p3;
  wire select_ln1027_10_reg_2184;
  wire \select_ln1027_10_reg_2184_reg[0]_0 ;
  wire [8:0]select_ln1027_11_fu_1261_p3;
  wire [7:0]select_ln1027_12_fu_1083_p3;
  wire [8:0]select_ln1027_12_reg_2270;
  wire \select_ln1027_12_reg_2270[8]_i_1_n_0 ;
  wire select_ln1027_15_fu_1303_p3__1;
  wire select_ln1027_22_fu_1105_p3;
  wire select_ln1027_22_reg_2281;
  wire \select_ln1027_22_reg_2281[0]_i_2_n_0 ;
  wire \select_ln1027_22_reg_2281[0]_i_3_n_0 ;
  wire [3:0]\select_ln1027_22_reg_2281_reg[0]_0 ;
  wire select_ln1027_23_reg_2286;
  wire \select_ln1027_23_reg_2286[0]_i_2_n_0 ;
  wire \select_ln1027_23_reg_2286[0]_i_3_n_0 ;
  wire \select_ln1027_23_reg_2286[0]_i_4_n_0 ;
  wire [5:0]\select_ln1027_23_reg_2286_reg[0]_0 ;
  wire \select_ln1027_23_reg_2286_reg[0]_1 ;
  wire [1:0]select_ln1027_24_fu_1339_p3;
  wire \select_ln1027_25_reg_2309[0]_i_1_n_0 ;
  wire \select_ln1027_25_reg_2309[1]_i_1_n_0 ;
  wire \select_ln1027_25_reg_2309_reg_n_0_[0] ;
  wire \select_ln1027_25_reg_2309_reg_n_0_[1] ;
  wire [10:2]select_ln1027_26_fu_1344_p3;
  wire select_ln1027_27_fu_1159_p3;
  wire select_ln1027_27_reg_2324;
  wire select_ln1027_2_fu_924_p3;
  wire select_ln1027_2_reg_2179;
  wire select_ln1027_33_reg_2349;
  wire \select_ln1027_33_reg_2349_reg[0]_0 ;
  wire [8:0]select_ln1027_34_fu_1422_p3;
  wire [3:0]select_ln1027_35_fu_1442_p3;
  wire [3:0]select_ln1027_35_reg_2361;
  wire [11:0]select_ln1027_36_fu_1767_p3;
  wire select_ln1027_37_reg_2376;
  wire select_ln1027_37_reg_23760;
  wire \select_ln1027_37_reg_2376_reg[0]_0 ;
  wire select_ln1027_38_reg_2380;
  wire select_ln1027_39_fu_1535_p3;
  wire select_ln1027_39_reg_2385;
  wire \select_ln1027_39_reg_2385[0]_i_2_n_0 ;
  wire \select_ln1027_39_reg_2385[0]_i_3_n_0 ;
  wire \select_ln1027_39_reg_2385[0]_i_4_n_0 ;
  wire \select_ln1027_39_reg_2385[0]_i_5_n_0 ;
  wire \select_ln1027_39_reg_2385[0]_i_7_n_0 ;
  wire \select_ln1027_39_reg_2385[0]_i_8_n_0 ;
  wire \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ;
  wire [10:0]select_ln1027_40_fu_1787_p3;
  wire [1:0]select_ln1027_41_fu_1798_p3;
  wire [1:0]select_ln1027_fu_1017_p3;
  wire [1:0]select_ln1027_reg_2249;
  wire [1:0]stride_cast2_cast_reg_2092_reg;
  wire [1:0]\stride_cast2_cast_reg_2092_reg[1]_0 ;
  wire [15:0]tmp_data_sub_data_0_V_1_reg_2421;
  wire tmp_data_sub_data_0_V_1_reg_24210;
  wire [15:0]tmp_data_sub_data_1_V_1_reg_2426;
  wire [15:0]tmp_data_sub_data_2_V_1_reg_2431;
  wire [15:0]tmp_data_sub_data_3_V_1_reg_2436;
  wire [5:0]tmp_dest_V_reg_2416;
  wire [5:0]\tmp_dest_V_reg_2416_reg[5]_0 ;
  wire [4:0]tmp_id_V_reg_2411;
  wire [4:0]\tmp_id_V_reg_2411_reg[4]_0 ;
  wire [7:0]tmp_keep_V_reg_2396;
  wire [7:0]\tmp_keep_V_reg_2396_reg[7]_0 ;
  wire [7:0]tmp_strb_V_reg_2401;
  wire [7:0]\tmp_strb_V_reg_2401_reg[7]_0 ;
  wire [1:0]tmp_user_V_reg_2406;
  wire [1:0]\tmp_user_V_reg_2406_reg[1]_0 ;
  wire ult63_fu_1191_p2;
  wire ult63_fu_1191_p2_carry__0_i_1_n_0;
  wire ult63_fu_1191_p2_carry__0_i_2_n_0;
  wire ult63_fu_1191_p2_carry__0_i_3_n_0;
  wire ult63_fu_1191_p2_carry__0_n_3;
  wire ult63_fu_1191_p2_carry_i_1_n_0;
  wire ult63_fu_1191_p2_carry_i_2_n_0;
  wire ult63_fu_1191_p2_carry_i_3_n_0;
  wire ult63_fu_1191_p2_carry_i_4_n_0;
  wire ult63_fu_1191_p2_carry_i_5_n_0;
  wire ult63_fu_1191_p2_carry_i_6_n_0;
  wire ult63_fu_1191_p2_carry_i_7_n_0;
  wire ult63_fu_1191_p2_carry_i_8_n_0;
  wire ult63_fu_1191_p2_carry_n_0;
  wire ult63_fu_1191_p2_carry_n_1;
  wire ult63_fu_1191_p2_carry_n_2;
  wire ult63_fu_1191_p2_carry_n_3;
  wire ult65_fu_1044_p2;
  wire ult65_fu_1044_p2_carry__0_n_3;
  wire ult65_fu_1044_p2_carry_n_0;
  wire ult65_fu_1044_p2_carry_n_1;
  wire ult65_fu_1044_p2_carry_n_2;
  wire ult65_fu_1044_p2_carry_n_3;
  wire ult65_reg_2259;
  wire ult67_fu_1281_p2;
  wire ult67_fu_1281_p2_carry__0_i_1_n_0;
  wire ult67_fu_1281_p2_carry__0_i_2_n_0;
  wire ult67_fu_1281_p2_carry__0_i_3_n_0;
  wire ult67_fu_1281_p2_carry__0_n_3;
  wire ult67_fu_1281_p2_carry_i_1_n_0;
  wire ult67_fu_1281_p2_carry_i_2_n_0;
  wire ult67_fu_1281_p2_carry_i_3_n_0;
  wire ult67_fu_1281_p2_carry_i_4_n_0;
  wire ult67_fu_1281_p2_carry_i_5_n_0;
  wire ult67_fu_1281_p2_carry_i_6_n_0;
  wire ult67_fu_1281_p2_carry_i_7_n_0;
  wire ult67_fu_1281_p2_carry_i_8_n_0;
  wire ult67_fu_1281_p2_carry_n_0;
  wire ult67_fu_1281_p2_carry_n_1;
  wire ult67_fu_1281_p2_carry_n_2;
  wire ult67_fu_1281_p2_carry_n_3;
  wire ult69_fu_1370_p2;
  wire ult69_fu_1370_p2_carry__0_i_1_n_0;
  wire ult69_fu_1370_p2_carry__0_i_2_n_0;
  wire ult69_fu_1370_p2_carry__0_i_3_n_0;
  wire ult69_fu_1370_p2_carry__0_n_3;
  wire ult69_fu_1370_p2_carry_i_1_n_0;
  wire ult69_fu_1370_p2_carry_i_2_n_0;
  wire ult69_fu_1370_p2_carry_i_3_n_0;
  wire ult69_fu_1370_p2_carry_i_4_n_0;
  wire ult69_fu_1370_p2_carry_i_5_n_0;
  wire ult69_fu_1370_p2_carry_i_6_n_0;
  wire ult69_fu_1370_p2_carry_i_7_n_0;
  wire ult69_fu_1370_p2_carry_i_8_n_0;
  wire ult69_fu_1370_p2_carry_n_0;
  wire ult69_fu_1370_p2_carry_n_1;
  wire ult69_fu_1370_p2_carry_n_2;
  wire ult69_fu_1370_p2_carry_n_3;
  wire ult71_fu_1485_p2;
  wire ult71_fu_1485_p2_carry__0_i_1_n_0;
  wire ult71_fu_1485_p2_carry__0_i_2_n_0;
  wire ult71_fu_1485_p2_carry__0_i_3_n_0;
  wire ult71_fu_1485_p2_carry__0_n_3;
  wire ult71_fu_1485_p2_carry_i_1_n_0;
  wire ult71_fu_1485_p2_carry_i_2_n_0;
  wire ult71_fu_1485_p2_carry_i_3_n_0;
  wire ult71_fu_1485_p2_carry_i_4_n_0;
  wire ult71_fu_1485_p2_carry_i_5_n_0;
  wire ult71_fu_1485_p2_carry_i_6_n_0;
  wire ult71_fu_1485_p2_carry_i_7_n_0;
  wire ult71_fu_1485_p2_carry_i_8_n_0;
  wire ult71_fu_1485_p2_carry_n_0;
  wire ult71_fu_1485_p2_carry_n_1;
  wire ult71_fu_1485_p2_carry_n_2;
  wire ult71_fu_1485_p2_carry_n_3;
  wire ult_fu_978_p2;
  wire ult_fu_978_p2_carry__0_i_1_n_0;
  wire ult_fu_978_p2_carry__0_i_2_n_0;
  wire ult_fu_978_p2_carry__0_i_3_n_0;
  wire ult_fu_978_p2_carry__0_i_4_n_2;
  wire ult_fu_978_p2_carry__0_i_4_n_3;
  wire ult_fu_978_p2_carry__0_n_3;
  wire ult_fu_978_p2_carry_i_1_n_0;
  wire ult_fu_978_p2_carry_i_2_n_0;
  wire ult_fu_978_p2_carry_i_3_n_0;
  wire ult_fu_978_p2_carry_i_4_n_0;
  wire ult_fu_978_p2_carry_i_5_n_0;
  wire ult_fu_978_p2_carry_i_6_n_0;
  wire ult_fu_978_p2_carry_i_7_n_0;
  wire ult_fu_978_p2_carry_i_8_n_0;
  wire ult_fu_978_p2_carry_i_9_n_0;
  wire ult_fu_978_p2_carry_i_9_n_1;
  wire ult_fu_978_p2_carry_i_9_n_2;
  wire ult_fu_978_p2_carry_i_9_n_3;
  wire ult_fu_978_p2_carry_n_0;
  wire ult_fu_978_p2_carry_n_1;
  wire ult_fu_978_p2_carry_n_2;
  wire ult_fu_978_p2_carry_n_3;
  wire ult_reg_2220;
  wire val_output_0_V_reg_26810;
  wire we1;
  wire [1:0]zext_ln1027_5_fu_1089_p1;
  wire [1:0]zext_ln1027_7_fu_1449_p1;
  wire NLW_add_ln871_reg_2446_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln871_reg_2446_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln871_reg_2446_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln871_reg_2446_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln871_reg_2446_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln871_reg_2446_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln871_reg_2446_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln871_reg_2446_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln871_reg_2446_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln871_reg_2446_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln871_reg_2446_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_add_ln871_reg_2446_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln871_reg_2446_reg_i_2_O_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln984_1_reg_2456_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln984_1_reg_2456_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln984_1_reg_2456_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln984_1_reg_2456_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln984_1_reg_2456_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln984_1_reg_2456_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_add_ln984_1_reg_2456_reg_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln984_1_reg_2456_reg_i_2_O_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln984_fu_1808_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln984_fu_1808_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln984_fu_1808_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln984_fu_1808_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln984_fu_1808_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln984_fu_1808_p2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_col_idx_reg_2231_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_col_idx_reg_2231_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_conv_count_mid1_reg_2366_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_conv_count_mid1_reg_2366_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1027_3_fu_899_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_3_fu_899_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1027_3_fu_899_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_3_fu_899_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_4_fu_910_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1027_4_fu_910_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_4_fu_910_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_7_fu_932_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln1027_7_fu_932_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1027_7_fu_932_p2_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten136_fu_244_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten242_fu_252_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten242_fu_252_reg[25]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten57_fu_236_reg[14]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten57_fu_236_reg[14]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_notlhs_fu_885_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_notlhs_mid1_fu_919_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_notrhs_fu_991_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_notrhs_mid1_fu_1154_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_ult63_fu_1191_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult63_fu_1191_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult63_fu_1191_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ult65_fu_1044_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult65_fu_1044_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult65_fu_1044_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ult67_fu_1281_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult67_fu_1281_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult67_fu_1281_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ult69_fu_1370_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult69_fu_1370_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult69_fu_1370_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ult71_fu_1485_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult71_fu_1485_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult71_fu_1485_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_ult_fu_978_p2_carry_O_UNCONNECTED;
  wire [3:2]NLW_ult_fu_978_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ult_fu_978_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_ult_fu_978_p2_carry__0_i_4_CO_UNCONNECTED;
  wire [3:3]NLW_ult_fu_978_p2_carry__0_i_4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(B_V_data_1_sel_wr),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_2 ),
        .I4(B_V_data_1_sel_wr_6),
        .O(ap_enable_reg_pp0_iter3_reg_1));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_4 ),
        .I4(B_V_data_1_sel_wr_7),
        .O(ap_enable_reg_pp0_iter3_reg_2));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_6 ),
        .I4(B_V_data_1_sel_wr_8),
        .O(ap_enable_reg_pp0_iter3_reg_3));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_8 ),
        .I4(B_V_data_1_sel_wr_9),
        .O(ap_enable_reg_pp0_iter3_reg_4));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg[1]_10 ),
        .I4(B_V_data_1_sel_wr_10),
        .O(ap_enable_reg_pp0_iter3_reg_5));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I3(outStream_TREADY_int_regslice),
        .I4(B_V_data_1_sel_wr_11),
        .O(ap_enable_reg_pp0_iter3_reg_6));
  LUT6 #(
    .INIT(64'h0000000000A20000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\B_V_data_1_state[0]_i_3_n_0 ),
        .I2(select_ln1027_37_reg_23760),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .O(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(inStream_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[1]_1 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_2 ),
        .O(B_V_data_1_state_0));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_3 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_4 ),
        .O(B_V_data_1_state_1));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(\B_V_data_1_state_reg[1]_5 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_6 ),
        .O(B_V_data_1_state_2));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(\B_V_data_1_state_reg[1]_7 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_8 ),
        .O(B_V_data_1_state_3));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_9 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(\B_V_data_1_state_reg[1]_10 ),
        .O(B_V_data_1_state_4));
  LUT6 #(
    .INIT(64'hFFFFDFFFDDDDDDDD)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(\B_V_data_1_state_reg[1]_11 ),
        .I1(outStream_TREADY),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I5(outStream_TREADY_int_regslice),
        .O(B_V_data_1_state_5));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(inStream_TVALID_int_regslice),
        .I2(\B_V_data_1_state[1]_i_4_n_0 ),
        .I3(flow_control_loop_pipe_sequential_init_U_n_12),
        .I4(\ap_CS_fsm_reg[9] [1]),
        .I5(select_ln1027_37_reg_23760),
        .O(inStream_TREADY_int_regslice));
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(\B_V_data_1_state[1]_i_4_n_0 ));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln871_reg_2446_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_35_fu_1442_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln871_reg_2446_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln871_reg_2446_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln871_reg_2446_reg_i_2_n_5,add_ln871_reg_2446_reg_i_2_n_6,add_ln871_reg_2446_reg_i_2_n_7,add_ln871_reg_2446_reg_i_3_n_4,add_ln871_reg_2446_reg_i_3_n_5,add_ln871_reg_2446_reg_i_3_n_6,add_ln871_reg_2446_reg_i_3_n_7,add_ln871_reg_2446_reg_i_4_n_4,add_ln871_reg_2446_reg_i_4_n_5,add_ln871_reg_2446_reg_i_4_n_6,add_ln871_reg_2446_reg_i_4_n_7}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln871_reg_2446_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln871_reg_2446_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(brmerge_mid131_reg_23440),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(brmerge_mid131_reg_23440),
        .CEP(add_ln871_reg_24460),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln871_reg_2446_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln871_reg_2446_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln871_reg_2446_reg_P_UNCONNECTED[47:12],address1}),
        .PATTERNBDETECT(NLW_add_ln871_reg_2446_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln871_reg_2446_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln871_reg_2446_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(select_ln1027_38_reg_2380),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln871_reg_2446_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h00100000)) 
    add_ln871_reg_2446_reg_i_1
       (.I0(select_ln1027_22_reg_2281),
        .I1(select_ln1027_23_reg_2286),
        .I2(or_ln1027_1_reg_2198),
        .I3(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I4(p_23_in),
        .O(select_ln1027_38_reg_2380));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_10
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I1(conv3_i_i_i3291609_reg_2146[7]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_11
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I1(conv3_i_i_i3291609_reg_2146[6]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_12
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I1(conv3_i_i_i3291609_reg_2146[5]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_13
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I1(conv3_i_i_i3291609_reg_2146[4]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_14
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[7]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[7]),
        .O(add_ln871_reg_2446_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_15
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[6]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[6]),
        .O(add_ln871_reg_2446_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_16
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[5]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[5]),
        .O(add_ln871_reg_2446_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_17
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[4]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[4]),
        .O(add_ln871_reg_2446_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_18
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I1(conv3_i_i_i3291609_reg_2146[3]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_19
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I1(conv3_i_i_i3291609_reg_2146[2]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_19_n_0));
  CARRY4 add_ln871_reg_2446_reg_i_2
       (.CI(add_ln871_reg_2446_reg_i_3_n_0),
        .CO({NLW_add_ln871_reg_2446_reg_i_2_CO_UNCONNECTED[3:2],add_ln871_reg_2446_reg_i_2_n_2,add_ln871_reg_2446_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln871_reg_2446_reg_i_5_n_0,add_ln871_reg_2446_reg_i_6_n_0}),
        .O({NLW_add_ln871_reg_2446_reg_i_2_O_UNCONNECTED[3],add_ln871_reg_2446_reg_i_2_n_5,add_ln871_reg_2446_reg_i_2_n_6,add_ln871_reg_2446_reg_i_2_n_7}),
        .S({1'b0,add_ln871_reg_2446_reg_i_7_n_0,add_ln871_reg_2446_reg_i_8_n_0,add_ln871_reg_2446_reg_i_9_n_0}));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_20
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I1(conv3_i_i_i3291609_reg_2146[1]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_21
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I1(conv3_i_i_i3291609_reg_2146[0]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_22
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[3]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[3]),
        .O(add_ln871_reg_2446_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_23
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[2]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[2]),
        .O(add_ln871_reg_2446_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    add_ln871_reg_2446_reg_i_24
       (.I0(add_ln871_reg_2446_reg_i_20_n_0),
        .I1(col_idx_reg_2231[1]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I4(p_3_in),
        .I5(zext_ln1027_7_fu_1449_p1[1]),
        .O(add_ln871_reg_2446_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'hAAAA56A6555556A6)) 
    add_ln871_reg_2446_reg_i_25
       (.I0(add_ln871_reg_2446_reg_i_21_n_0),
        .I1(col_idx_reg_2231[0]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I4(p_3_in),
        .I5(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .O(add_ln871_reg_2446_reg_i_25_n_0));
  CARRY4 add_ln871_reg_2446_reg_i_3
       (.CI(add_ln871_reg_2446_reg_i_4_n_0),
        .CO({add_ln871_reg_2446_reg_i_3_n_0,add_ln871_reg_2446_reg_i_3_n_1,add_ln871_reg_2446_reg_i_3_n_2,add_ln871_reg_2446_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln871_reg_2446_reg_i_10_n_0,add_ln871_reg_2446_reg_i_11_n_0,add_ln871_reg_2446_reg_i_12_n_0,add_ln871_reg_2446_reg_i_13_n_0}),
        .O({add_ln871_reg_2446_reg_i_3_n_4,add_ln871_reg_2446_reg_i_3_n_5,add_ln871_reg_2446_reg_i_3_n_6,add_ln871_reg_2446_reg_i_3_n_7}),
        .S({add_ln871_reg_2446_reg_i_14_n_0,add_ln871_reg_2446_reg_i_15_n_0,add_ln871_reg_2446_reg_i_16_n_0,add_ln871_reg_2446_reg_i_17_n_0}));
  CARRY4 add_ln871_reg_2446_reg_i_4
       (.CI(1'b0),
        .CO({add_ln871_reg_2446_reg_i_4_n_0,add_ln871_reg_2446_reg_i_4_n_1,add_ln871_reg_2446_reg_i_4_n_2,add_ln871_reg_2446_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({add_ln871_reg_2446_reg_i_18_n_0,add_ln871_reg_2446_reg_i_19_n_0,add_ln871_reg_2446_reg_i_20_n_0,add_ln871_reg_2446_reg_i_21_n_0}),
        .O({add_ln871_reg_2446_reg_i_4_n_4,add_ln871_reg_2446_reg_i_4_n_5,add_ln871_reg_2446_reg_i_4_n_6,add_ln871_reg_2446_reg_i_4_n_7}),
        .S({add_ln871_reg_2446_reg_i_22_n_0,add_ln871_reg_2446_reg_i_23_n_0,add_ln871_reg_2446_reg_i_24_n_0,add_ln871_reg_2446_reg_i_25_n_0}));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_5
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I1(conv3_i_i_i3291609_reg_2146[9]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAA0C0000000C00)) 
    add_ln871_reg_2446_reg_i_6
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I1(conv3_i_i_i3291609_reg_2146[8]),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(add_ln871_reg_2446_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_7
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[10]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[10]),
        .O(add_ln871_reg_2446_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_8
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[9]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[9]),
        .O(add_ln871_reg_2446_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFF004F4FFF004040)) 
    add_ln871_reg_2446_reg_i_9
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[8]),
        .I2(p_3_in),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I4(select_ln1027_23_reg_2286),
        .I5(col_idx_reg_2231[8]),
        .O(add_ln871_reg_2446_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln984_1_reg_2456_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_35_fu_1442_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln984_1_reg_2456_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln984_1_reg_2456_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_40_fu_1787_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln984_1_reg_2456_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln984_1_reg_2456_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(brmerge_mid131_reg_23440),
        .CEP(add_ln871_reg_24460),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln984_1_reg_2456_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln984_1_reg_2456_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln984_1_reg_2456_reg_P_UNCONNECTED[47:12],add_ln984_1_reg_2456_reg_n_94,add_ln984_1_reg_2456_reg_n_95,add_ln984_1_reg_2456_reg_n_96,add_ln984_1_reg_2456_reg_n_97,add_ln984_1_reg_2456_reg_n_98,add_ln984_1_reg_2456_reg_n_99,add_ln984_1_reg_2456_reg_n_100,add_ln984_1_reg_2456_reg_n_101,add_ln984_1_reg_2456_reg_n_102,add_ln984_1_reg_2456_reg_n_103,add_ln984_1_reg_2456_reg_n_104,add_ln984_1_reg_2456_reg_n_105}),
        .PATTERNBDETECT(NLW_add_ln984_1_reg_2456_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln984_1_reg_2456_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln984_1_reg_2456_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln984_1_reg_2456_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln984_1_reg_2456_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(add_ln871_reg_24460));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    add_ln984_1_reg_2456_reg_i_10
       (.I0(add_ln984_1_reg_2456_reg_i_29_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_19_n_0),
        .I2(conv_count_mid1_reg_2366[5]),
        .I3(add_ln984_fu_1808_p2_i_14_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_30_n_0),
        .I5(add_ln984_1_reg_2456_reg_i_31_n_0),
        .O(add_ln984_1_reg_2456_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'hBAEAEAEA)) 
    add_ln984_1_reg_2456_reg_i_11
       (.I0(add_ln984_1_reg_2456_reg_i_32_n_0),
        .I1(conv_count_reg_2329[4]),
        .I2(add_ln984_fu_1808_p2_i_15_n_0),
        .I3(conv_count_reg_2329[3]),
        .I4(add_ln984_1_reg_2456_reg_i_33_n_0),
        .O(add_ln984_1_reg_2456_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A20)) 
    add_ln984_1_reg_2456_reg_i_12
       (.I0(add_ln984_1_reg_2456_reg_i_34_n_0),
        .I1(brmerge_reg_2334),
        .I2(conv_count_reg_2329[3]),
        .I3(add_ln984_1_reg_2456_reg_i_33_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_35_n_0),
        .I5(add_ln984_1_reg_2456_reg_i_36_n_0),
        .O(add_ln984_1_reg_2456_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    add_ln984_1_reg_2456_reg_i_13
       (.I0(add_ln984_1_reg_2456_reg_i_37_n_0),
        .I1(conv_count_reg_2329[2]),
        .I2(conv_count_reg_2329[0]),
        .I3(conv_count_reg_2329[1]),
        .I4(add_ln984_fu_1808_p2_i_15_n_0),
        .O(add_ln984_1_reg_2456_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'hBEAA)) 
    add_ln984_1_reg_2456_reg_i_14
       (.I0(add_ln984_1_reg_2456_reg_i_38_n_0),
        .I1(conv_count_reg_2329[1]),
        .I2(conv_count_reg_2329[0]),
        .I3(add_ln984_fu_1808_p2_i_15_n_0),
        .O(add_ln984_1_reg_2456_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000FFFFDDDDF000)) 
    add_ln984_1_reg_2456_reg_i_15
       (.I0(conv_count_mid1_reg_2366[0]),
        .I1(brmerge_mid1_reg_2371),
        .I2(brmerge_mid131_reg_2344),
        .I3(select_ln1027_23_reg_2286),
        .I4(select_ln1027_33_reg_2349),
        .I5(add_ln984_1_reg_2456_reg_i_39_n_0),
        .O(add_ln984_1_reg_2456_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h8FFF8888F8888888)) 
    add_ln984_1_reg_2456_reg_i_16
       (.I0(add_ln984_fu_1808_p2_i_14_n_0),
        .I1(conv_count_mid1_reg_2366[10]),
        .I2(add_ln984_1_reg_2456_reg_i_18_n_0),
        .I3(conv_count_reg_2329[9]),
        .I4(add_ln984_fu_1808_p2_i_15_n_0),
        .I5(conv_count_reg_2329[10]),
        .O(add_ln984_1_reg_2456_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    add_ln984_1_reg_2456_reg_i_17
       (.I0(conv_count_mid125_reg_2339[8]),
        .I1(conv_count_mid125_reg_2339[7]),
        .I2(brmerge_mid131_reg_2344),
        .I3(conv_count_mid125_reg_2339[6]),
        .I4(conv_count_mid125_reg_2339[5]),
        .I5(add_ln984_1_reg_2456_reg_i_28_n_0),
        .O(add_ln984_1_reg_2456_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    add_ln984_1_reg_2456_reg_i_18
       (.I0(conv_count_reg_2329[8]),
        .I1(conv_count_reg_2329[7]),
        .I2(brmerge_reg_2334),
        .I3(conv_count_reg_2329[6]),
        .I4(conv_count_reg_2329[5]),
        .I5(add_ln984_1_reg_2456_reg_i_29_n_0),
        .O(add_ln984_1_reg_2456_reg_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    add_ln984_1_reg_2456_reg_i_19
       (.I0(select_ln1027_33_reg_2349),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_23_reg_2286),
        .I3(brmerge_reg_2334),
        .O(add_ln984_1_reg_2456_reg_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln984_1_reg_2456_reg_i_2
       (.CI(add_ln984_1_reg_2456_reg_i_3_n_0),
        .CO({NLW_add_ln984_1_reg_2456_reg_i_2_CO_UNCONNECTED[3:2],add_ln984_1_reg_2456_reg_i_2_n_2,add_ln984_1_reg_2456_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln984_1_reg_2456_reg_i_2_O_UNCONNECTED[3],select_ln1027_40_fu_1787_p3[10:8]}),
        .S({1'b0,add_ln984_1_reg_2456_reg_i_5_n_0,add_ln984_1_reg_2456_reg_i_6_n_0,add_ln984_1_reg_2456_reg_i_7_n_0}));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    add_ln984_1_reg_2456_reg_i_20
       (.I0(add_ln984_1_reg_2456_reg_i_17_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_40_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_18_n_0),
        .I3(select_ln1027_33_reg_2349),
        .I4(add_ln984_1_reg_2456_reg_i_41_n_0),
        .I5(conv_count_reg_2329[9]),
        .O(add_ln984_1_reg_2456_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h0C5D0C0CFF0C0C0C)) 
    add_ln984_1_reg_2456_reg_i_21
       (.I0(brmerge_mid131_reg_2344),
        .I1(add_ln984_1_reg_2456_reg_i_42_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_18_n_0),
        .I3(add_ln984_1_reg_2456_reg_i_17_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_43_n_0),
        .I5(conv_count_mid125_reg_2339[9]),
        .O(add_ln984_1_reg_2456_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'h8FFF8888F8888888)) 
    add_ln984_1_reg_2456_reg_i_22
       (.I0(add_ln984_fu_1808_p2_i_14_n_0),
        .I1(conv_count_mid1_reg_2366[8]),
        .I2(add_ln984_1_reg_2456_reg_i_24_n_0),
        .I3(conv_count_reg_2329[7]),
        .I4(add_ln984_fu_1808_p2_i_15_n_0),
        .I5(conv_count_reg_2329[8]),
        .O(add_ln984_1_reg_2456_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    add_ln984_1_reg_2456_reg_i_23
       (.I0(brmerge_mid131_reg_2344),
        .I1(conv_count_mid125_reg_2339[6]),
        .I2(conv_count_mid125_reg_2339[5]),
        .I3(add_ln984_1_reg_2456_reg_i_28_n_0),
        .O(add_ln984_1_reg_2456_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    add_ln984_1_reg_2456_reg_i_24
       (.I0(brmerge_reg_2334),
        .I1(conv_count_reg_2329[6]),
        .I2(conv_count_reg_2329[5]),
        .I3(add_ln984_1_reg_2456_reg_i_29_n_0),
        .O(add_ln984_1_reg_2456_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    add_ln984_1_reg_2456_reg_i_25
       (.I0(add_ln984_1_reg_2456_reg_i_23_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_40_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_24_n_0),
        .I3(select_ln1027_33_reg_2349),
        .I4(add_ln984_1_reg_2456_reg_i_41_n_0),
        .I5(conv_count_reg_2329[7]),
        .O(add_ln984_1_reg_2456_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h0C5D0C0CFF0C0C0C)) 
    add_ln984_1_reg_2456_reg_i_26
       (.I0(brmerge_mid131_reg_2344),
        .I1(add_ln984_1_reg_2456_reg_i_44_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_24_n_0),
        .I3(add_ln984_1_reg_2456_reg_i_23_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_43_n_0),
        .I5(conv_count_mid125_reg_2339[7]),
        .O(add_ln984_1_reg_2456_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h8FFF8888F8888888)) 
    add_ln984_1_reg_2456_reg_i_27
       (.I0(add_ln984_fu_1808_p2_i_14_n_0),
        .I1(conv_count_mid1_reg_2366[6]),
        .I2(add_ln984_1_reg_2456_reg_i_29_n_0),
        .I3(conv_count_reg_2329[5]),
        .I4(add_ln984_fu_1808_p2_i_15_n_0),
        .I5(conv_count_reg_2329[6]),
        .O(add_ln984_1_reg_2456_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    add_ln984_1_reg_2456_reg_i_28
       (.I0(conv_count_mid125_reg_2339[4]),
        .I1(conv_count_mid125_reg_2339[3]),
        .I2(brmerge_mid131_reg_2344),
        .I3(conv_count_mid125_reg_2339[2]),
        .I4(conv_count_mid125_reg_2339[1]),
        .I5(conv_count_mid125_reg_2339[0]),
        .O(add_ln984_1_reg_2456_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    add_ln984_1_reg_2456_reg_i_29
       (.I0(conv_count_reg_2329[4]),
        .I1(conv_count_reg_2329[3]),
        .I2(brmerge_reg_2334),
        .I3(conv_count_reg_2329[2]),
        .I4(conv_count_reg_2329[1]),
        .I5(conv_count_reg_2329[0]),
        .O(add_ln984_1_reg_2456_reg_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln984_1_reg_2456_reg_i_3
       (.CI(add_ln984_1_reg_2456_reg_i_4_n_0),
        .CO({add_ln984_1_reg_2456_reg_i_3_n_0,add_ln984_1_reg_2456_reg_i_3_n_1,add_ln984_1_reg_2456_reg_i_3_n_2,add_ln984_1_reg_2456_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(select_ln1027_40_fu_1787_p3[7:4]),
        .S({add_ln984_1_reg_2456_reg_i_8_n_0,add_ln984_1_reg_2456_reg_i_9_n_0,add_ln984_1_reg_2456_reg_i_10_n_0,add_ln984_1_reg_2456_reg_i_11_n_0}));
  LUT6 #(
    .INIT(64'h88888888888888F8)) 
    add_ln984_1_reg_2456_reg_i_30
       (.I0(add_ln984_1_reg_2456_reg_i_28_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_40_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_29_n_0),
        .I3(select_ln1027_33_reg_2349),
        .I4(add_ln984_1_reg_2456_reg_i_41_n_0),
        .I5(conv_count_reg_2329[5]),
        .O(add_ln984_1_reg_2456_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'h0C5D0C0CFF0C0C0C)) 
    add_ln984_1_reg_2456_reg_i_31
       (.I0(brmerge_mid131_reg_2344),
        .I1(add_ln984_1_reg_2456_reg_i_45_n_0),
        .I2(add_ln984_1_reg_2456_reg_i_29_n_0),
        .I3(add_ln984_1_reg_2456_reg_i_28_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_43_n_0),
        .I5(conv_count_mid125_reg_2339[5]),
        .O(add_ln984_1_reg_2456_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFF40404040FF4040)) 
    add_ln984_1_reg_2456_reg_i_32
       (.I0(brmerge_mid1_reg_2371),
        .I1(select_ln1027_33_reg_2349),
        .I2(conv_count_mid1_reg_2366[4]),
        .I3(add_ln984_1_reg_2456_reg_i_46_n_0),
        .I4(add_ln984_fu_1808_p2_i_13_n_0),
        .I5(conv_count_mid125_reg_2339[4]),
        .O(add_ln984_1_reg_2456_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    add_ln984_1_reg_2456_reg_i_33
       (.I0(brmerge_reg_2334),
        .I1(conv_count_reg_2329[2]),
        .I2(conv_count_reg_2329[1]),
        .I3(conv_count_reg_2329[0]),
        .O(add_ln984_1_reg_2456_reg_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h01)) 
    add_ln984_1_reg_2456_reg_i_34
       (.I0(select_ln1027_23_reg_2286),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_33_reg_2349),
        .O(add_ln984_1_reg_2456_reg_i_34_n_0));
  LUT6 #(
    .INIT(64'h8888888808888888)) 
    add_ln984_1_reg_2456_reg_i_35
       (.I0(conv_count_mid125_reg_2339[3]),
        .I1(add_ln984_fu_1808_p2_i_13_n_0),
        .I2(conv_count_mid125_reg_2339[0]),
        .I3(conv_count_mid125_reg_2339[1]),
        .I4(conv_count_mid125_reg_2339[2]),
        .I5(brmerge_mid131_reg_2344),
        .O(add_ln984_1_reg_2456_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'hF8888888FF888888)) 
    add_ln984_1_reg_2456_reg_i_36
       (.I0(add_ln984_fu_1808_p2_i_14_n_0),
        .I1(conv_count_mid1_reg_2366[3]),
        .I2(brmerge_mid131_reg_2344),
        .I3(add_ln984_1_reg_2456_reg_i_47_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_43_n_0),
        .I5(conv_count_mid125_reg_2339[3]),
        .O(add_ln984_1_reg_2456_reg_i_36_n_0));
  LUT6 #(
    .INIT(64'h88F8F8F8F8888888)) 
    add_ln984_1_reg_2456_reg_i_37
       (.I0(add_ln984_fu_1808_p2_i_14_n_0),
        .I1(conv_count_mid1_reg_2366[2]),
        .I2(add_ln984_fu_1808_p2_i_13_n_0),
        .I3(conv_count_mid125_reg_2339[1]),
        .I4(conv_count_mid125_reg_2339[0]),
        .I5(conv_count_mid125_reg_2339[2]),
        .O(add_ln984_1_reg_2456_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h4040FF40FF404040)) 
    add_ln984_1_reg_2456_reg_i_38
       (.I0(brmerge_mid1_reg_2371),
        .I1(select_ln1027_33_reg_2349),
        .I2(conv_count_mid1_reg_2366[1]),
        .I3(add_ln984_fu_1808_p2_i_13_n_0),
        .I4(conv_count_mid125_reg_2339[1]),
        .I5(conv_count_mid125_reg_2339[0]),
        .O(add_ln984_1_reg_2456_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h0000000000FFEFEF)) 
    add_ln984_1_reg_2456_reg_i_39
       (.I0(or_ln1027_1_reg_2198),
        .I1(brmerge_reg_2334),
        .I2(conv_count_reg_2329[0]),
        .I3(conv_count_mid125_reg_2339[0]),
        .I4(select_ln1027_23_reg_2286),
        .I5(select_ln1027_33_reg_2349),
        .O(add_ln984_1_reg_2456_reg_i_39_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 add_ln984_1_reg_2456_reg_i_4
       (.CI(1'b0),
        .CO({add_ln984_1_reg_2456_reg_i_4_n_0,add_ln984_1_reg_2456_reg_i_4_n_1,add_ln984_1_reg_2456_reg_i_4_n_2,add_ln984_1_reg_2456_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,select_ln1027_33_reg_2349}),
        .O(select_ln1027_40_fu_1787_p3[3:0]),
        .S({add_ln984_1_reg_2456_reg_i_12_n_0,add_ln984_1_reg_2456_reg_i_13_n_0,add_ln984_1_reg_2456_reg_i_14_n_0,add_ln984_1_reg_2456_reg_i_15_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    add_ln984_1_reg_2456_reg_i_40
       (.I0(select_ln1027_33_reg_2349),
        .I1(select_ln1027_23_reg_2286),
        .I2(brmerge_mid131_reg_2344),
        .O(add_ln984_1_reg_2456_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    add_ln984_1_reg_2456_reg_i_41
       (.I0(or_ln1027_1_reg_2198),
        .I1(select_ln1027_23_reg_2286),
        .O(add_ln984_1_reg_2456_reg_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    add_ln984_1_reg_2456_reg_i_42
       (.I0(brmerge_reg_2334),
        .I1(select_ln1027_23_reg_2286),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_33_reg_2349),
        .I4(conv_count_reg_2329[9]),
        .O(add_ln984_1_reg_2456_reg_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    add_ln984_1_reg_2456_reg_i_43
       (.I0(select_ln1027_23_reg_2286),
        .I1(select_ln1027_33_reg_2349),
        .O(add_ln984_1_reg_2456_reg_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    add_ln984_1_reg_2456_reg_i_44
       (.I0(brmerge_reg_2334),
        .I1(select_ln1027_23_reg_2286),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_33_reg_2349),
        .I4(conv_count_reg_2329[7]),
        .O(add_ln984_1_reg_2456_reg_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    add_ln984_1_reg_2456_reg_i_45
       (.I0(brmerge_reg_2334),
        .I1(select_ln1027_23_reg_2286),
        .I2(or_ln1027_1_reg_2198),
        .I3(select_ln1027_33_reg_2349),
        .I4(conv_count_reg_2329[5]),
        .O(add_ln984_1_reg_2456_reg_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    add_ln984_1_reg_2456_reg_i_46
       (.I0(conv_count_mid125_reg_2339[0]),
        .I1(conv_count_mid125_reg_2339[1]),
        .I2(conv_count_mid125_reg_2339[2]),
        .I3(brmerge_mid131_reg_2344),
        .I4(conv_count_mid125_reg_2339[3]),
        .O(add_ln984_1_reg_2456_reg_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    add_ln984_1_reg_2456_reg_i_47
       (.I0(brmerge_mid131_reg_2344),
        .I1(conv_count_mid125_reg_2339[2]),
        .I2(conv_count_mid125_reg_2339[1]),
        .I3(conv_count_mid125_reg_2339[0]),
        .O(add_ln984_1_reg_2456_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'hBAEAEAEA)) 
    add_ln984_1_reg_2456_reg_i_5
       (.I0(add_ln984_1_reg_2456_reg_i_16_n_0),
        .I1(conv_count_mid125_reg_2339[10]),
        .I2(add_ln984_fu_1808_p2_i_13_n_0),
        .I3(conv_count_mid125_reg_2339[9]),
        .I4(add_ln984_1_reg_2456_reg_i_17_n_0),
        .O(add_ln984_1_reg_2456_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    add_ln984_1_reg_2456_reg_i_6
       (.I0(add_ln984_1_reg_2456_reg_i_18_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_19_n_0),
        .I2(conv_count_mid1_reg_2366[9]),
        .I3(add_ln984_fu_1808_p2_i_14_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_20_n_0),
        .I5(add_ln984_1_reg_2456_reg_i_21_n_0),
        .O(add_ln984_1_reg_2456_reg_i_6_n_0));
  LUT5 #(
    .INIT(32'hBAEAEAEA)) 
    add_ln984_1_reg_2456_reg_i_7
       (.I0(add_ln984_1_reg_2456_reg_i_22_n_0),
        .I1(conv_count_mid125_reg_2339[8]),
        .I2(add_ln984_fu_1808_p2_i_13_n_0),
        .I3(conv_count_mid125_reg_2339[7]),
        .I4(add_ln984_1_reg_2456_reg_i_23_n_0),
        .O(add_ln984_1_reg_2456_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    add_ln984_1_reg_2456_reg_i_8
       (.I0(add_ln984_1_reg_2456_reg_i_24_n_0),
        .I1(add_ln984_1_reg_2456_reg_i_19_n_0),
        .I2(conv_count_mid1_reg_2366[7]),
        .I3(add_ln984_fu_1808_p2_i_14_n_0),
        .I4(add_ln984_1_reg_2456_reg_i_25_n_0),
        .I5(add_ln984_1_reg_2456_reg_i_26_n_0),
        .O(add_ln984_1_reg_2456_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hBAEAEAEA)) 
    add_ln984_1_reg_2456_reg_i_9
       (.I0(add_ln984_1_reg_2456_reg_i_27_n_0),
        .I1(conv_count_mid125_reg_2339[6]),
        .I2(add_ln984_fu_1808_p2_i_13_n_0),
        .I3(conv_count_mid125_reg_2339[5]),
        .I4(add_ln984_1_reg_2456_reg_i_28_n_0),
        .O(add_ln984_1_reg_2456_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln984_fu_1808_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_35_fu_1442_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln984_fu_1808_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln984_fu_1808_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln1027_36_fu_1767_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln984_fu_1808_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln984_fu_1808_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(brmerge_mid131_reg_23440),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln984_fu_1808_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln984_fu_1808_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln984_fu_1808_p2_P_UNCONNECTED[47:12],add_ln984_fu_1808_p2_n_94,add_ln984_fu_1808_p2_n_95,add_ln984_fu_1808_p2_n_96,add_ln984_fu_1808_p2_n_97,add_ln984_fu_1808_p2_n_98,add_ln984_fu_1808_p2_n_99,add_ln984_fu_1808_p2_n_100,add_ln984_fu_1808_p2_n_101,add_ln984_fu_1808_p2_n_102,add_ln984_fu_1808_p2_n_103,add_ln984_fu_1808_p2_n_104,add_ln984_fu_1808_p2_n_105}),
        .PATTERNBDETECT(NLW_add_ln984_fu_1808_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln984_fu_1808_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln984_fu_1808_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln984_fu_1808_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_1
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[11]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[11]),
        .I4(conv_count_reg_2329[11]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_10
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[2]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[2]),
        .I4(conv_count_reg_2329[2]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_11
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[1]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[1]),
        .I4(conv_count_reg_2329[1]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_12
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[0]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[0]),
        .I4(conv_count_reg_2329[0]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h04)) 
    add_ln984_fu_1808_p2_i_13
       (.I0(select_ln1027_33_reg_2349),
        .I1(select_ln1027_23_reg_2286),
        .I2(brmerge_mid131_reg_2344),
        .O(add_ln984_fu_1808_p2_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    add_ln984_fu_1808_p2_i_14
       (.I0(select_ln1027_33_reg_2349),
        .I1(brmerge_mid1_reg_2371),
        .O(add_ln984_fu_1808_p2_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    add_ln984_fu_1808_p2_i_15
       (.I0(select_ln1027_33_reg_2349),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_23_reg_2286),
        .I3(brmerge_reg_2334),
        .O(add_ln984_fu_1808_p2_i_15_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_2
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[10]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[10]),
        .I4(conv_count_reg_2329[10]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_3
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[9]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[9]),
        .I4(conv_count_reg_2329[9]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_4
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[8]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[8]),
        .I4(conv_count_reg_2329[8]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_5
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[7]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[7]),
        .I4(conv_count_reg_2329[7]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_6
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[6]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[6]),
        .I4(conv_count_reg_2329[6]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_7
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[5]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[5]),
        .I4(conv_count_reg_2329[5]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_8
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[4]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[4]),
        .I4(conv_count_reg_2329[4]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    add_ln984_fu_1808_p2_i_9
       (.I0(add_ln984_fu_1808_p2_i_13_n_0),
        .I1(conv_count_mid125_reg_2339[3]),
        .I2(add_ln984_fu_1808_p2_i_14_n_0),
        .I3(conv_count_mid1_reg_2366[3]),
        .I4(conv_count_reg_2329[3]),
        .I5(add_ln984_fu_1808_p2_i_15_n_0),
        .O(select_ln1027_36_fu_1767_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FFFFFF80)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h000000000000007F)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00044404)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .I1(select_ln1027_37_reg_23760),
        .I2(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(inStream_TVALID_int_regslice),
        .O(ap_block_pp0_stage0_11001__0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h008A8A8A80808080)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h008A8080)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(p_23_in),
        .I4(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2AAAAA)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(p_23_in),
        .I5(\ap_CS_fsm[1]_i_2_n_0 ),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(select_ln1027_37_reg_2376),
        .I2(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]_i_2 
       (.I0(select_ln1027_37_reg_2376),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[0]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[0]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[10]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[10]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[11]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[11]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[12]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[12]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[13]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[13]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[14]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[14]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDSE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[15]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]),
        .S(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[1]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[1]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[2]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[2]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[3]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[3]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[4]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[4]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[5]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[5]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[6]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[6]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[7]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[7]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[8]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[8]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_0_V_1_reg_2421[9]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[9]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[0]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[0]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[10]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[10]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[11]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[11]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[12]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[12]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[13]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[13]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[14]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[14]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDSE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[15]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[15]),
        .S(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[1]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[1]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[2]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[2]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[3]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[3]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[4]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[4]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[5]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[5]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[6]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[6]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[7]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[7]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[8]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[8]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_1_V_1_reg_2426[9]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[9]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[0]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[0]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[10]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[10]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[11]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[11]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[12]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[12]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[13]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[13]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[14]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[14]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDSE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[15]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[15]),
        .S(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[1]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[1]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[2]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[2]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[3]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[3]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[4]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[4]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[5]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[5]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[6]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[6]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[7]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[7]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[8]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[8]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_2_V_1_reg_2431[9]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[9]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[0]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[0]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[10]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[10]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[11]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[11]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[12]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[12]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[13]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[13]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[14]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[14]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDSE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[15]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[15]),
        .S(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[1]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[1]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[2]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[2]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[3]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[3]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[4]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[4]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[5]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[5]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[6]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[6]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[7]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[7]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[8]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[8]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_data_sub_data_3_V_1_reg_2436[9]),
        .Q(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[9]),
        .R(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[0]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[10]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[11]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[12]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[13]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[14]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[1]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[2]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[3]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[4]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[5]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[6]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[7]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[8]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[9]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[0]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[10]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[11]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[12]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[13]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[14]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[15]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[1]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[2]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[3]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[4]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[5]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[6]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[7]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[8]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707[9]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[0]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[10]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[11]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[12]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[13]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[14]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[15]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[1]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[2]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[3]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[4]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[5]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[6]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[7]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[8]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719[9]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[0]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[10]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[11]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[12]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[13]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[14]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[15]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[1]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[2]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[3]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[4]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[5]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[6]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[7]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[8]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .D(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731[9]),
        .Q(\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFEEFEFE)) 
    \brmerge_mid131_reg_2344[0]_i_1 
       (.I0(\brmerge_mid131_reg_2344[0]_i_2_n_0 ),
        .I1(\brmerge_mid131_reg_2344[0]_i_3_n_0 ),
        .I2(cmp_not_reg_2214),
        .I3(\cmp_not_mid1178_reg_2254_reg_n_0_[0] ),
        .I4(icmp_ln1027_4_reg_2162),
        .I5(select_ln1027_10_reg_2184),
        .O(\brmerge_mid131_reg_2344[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \brmerge_mid131_reg_2344[0]_i_2 
       (.I0(\brmerge_mid131_reg_2344[0]_i_4_n_0 ),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I5(\brmerge_mid131_reg_2344[0]_i_5_n_0 ),
        .O(\brmerge_mid131_reg_2344[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \brmerge_mid131_reg_2344[0]_i_3 
       (.I0(\brmerge_mid131_reg_2344[0]_i_6_n_0 ),
        .I1(sel0[10]),
        .I2(select_ln1027_10_reg_2184),
        .I3(sel0[9]),
        .I4(sel0[8]),
        .I5(\brmerge_mid131_reg_2344[0]_i_7_n_0 ),
        .O(\brmerge_mid131_reg_2344[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_mid131_reg_2344[0]_i_4 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .O(\brmerge_mid131_reg_2344[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \brmerge_mid131_reg_2344[0]_i_5 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .O(\brmerge_mid131_reg_2344[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \brmerge_mid131_reg_2344[0]_i_6 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(\brmerge_mid131_reg_2344[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \brmerge_mid131_reg_2344[0]_i_7 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .O(\brmerge_mid131_reg_2344[0]_i_7_n_0 ));
  FDRE \brmerge_mid131_reg_2344_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(\brmerge_mid131_reg_2344[0]_i_1_n_0 ),
        .Q(brmerge_mid131_reg_2344),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \brmerge_mid1_reg_2371[0]_i_1 
       (.I0(p_0_in[3]),
        .I1(\brmerge_mid1_reg_2371[0]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[4]),
        .I4(\brmerge_mid1_reg_2371[0]_i_5_n_0 ),
        .I5(\brmerge_mid1_reg_2371[0]_i_6_n_0 ),
        .O(\brmerge_mid1_reg_2371[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9666966696999666)) 
    \brmerge_mid1_reg_2371[0]_i_10 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .I1(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I3(select_ln1027_23_reg_2286),
        .I4(conv3_i_i_i3291609_reg_2146[1]),
        .I5(or_ln1027_1_reg_2198),
        .O(\brmerge_mid1_reg_2371[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h95959A95)) 
    \brmerge_mid1_reg_2371[0]_i_11 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_reg_2146[0]),
        .I4(or_ln1027_1_reg_2198),
        .O(\brmerge_mid1_reg_2371[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_12 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[7]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .O(select_ln1027_26_fu_1344_p3[7]));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_13 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[6]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .O(select_ln1027_26_fu_1344_p3[6]));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_14 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[5]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .O(select_ln1027_26_fu_1344_p3[5]));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_15 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[4]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .O(select_ln1027_26_fu_1344_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_mid1_reg_2371[0]_i_3 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(\brmerge_mid1_reg_2371[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \brmerge_mid1_reg_2371[0]_i_5 
       (.I0(p_0_in[9]),
        .I1(p_0_in[10]),
        .I2(p_0_in[5]),
        .I3(p_0_in[8]),
        .I4(p_0_in[6]),
        .I5(p_0_in[7]),
        .O(\brmerge_mid1_reg_2371[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFF5140)) 
    \brmerge_mid1_reg_2371[0]_i_6 
       (.I0(select_ln1027_10_reg_2184),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(\cmp_not_mid1178_reg_2254_reg_n_0_[0] ),
        .I3(cmp_not_reg_2214),
        .I4(\brmerge_mid131_reg_2344[0]_i_3_n_0 ),
        .O(\brmerge_mid1_reg_2371[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \brmerge_mid1_reg_2371[0]_i_7 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .O(\brmerge_mid1_reg_2371[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_8 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[3]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .O(select_ln1027_26_fu_1344_p3[3]));
  LUT4 #(
    .INIT(16'hF404)) 
    \brmerge_mid1_reg_2371[0]_i_9 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[2]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .O(select_ln1027_26_fu_1344_p3[2]));
  FDRE \brmerge_mid1_reg_2371_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(\brmerge_mid1_reg_2371[0]_i_1_n_0 ),
        .Q(brmerge_mid1_reg_2371),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \brmerge_mid1_reg_2371_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\brmerge_mid1_reg_2371_reg[0]_i_2_n_0 ,\brmerge_mid1_reg_2371_reg[0]_i_2_n_1 ,\brmerge_mid1_reg_2371_reg[0]_i_2_n_2 ,\brmerge_mid1_reg_2371_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln1027_7_fu_1449_p1[1],\brmerge_mid1_reg_2371[0]_i_7_n_0 }),
        .O(p_0_in[3:0]),
        .S({select_ln1027_26_fu_1344_p3[3:2],\brmerge_mid1_reg_2371[0]_i_10_n_0 ,\brmerge_mid1_reg_2371[0]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \brmerge_mid1_reg_2371_reg[0]_i_4 
       (.CI(\brmerge_mid1_reg_2371_reg[0]_i_2_n_0 ),
        .CO({\brmerge_mid1_reg_2371_reg[0]_i_4_n_0 ,\brmerge_mid1_reg_2371_reg[0]_i_4_n_1 ,\brmerge_mid1_reg_2371_reg[0]_i_4_n_2 ,\brmerge_mid1_reg_2371_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S(select_ln1027_26_fu_1344_p3[7:4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \brmerge_reg_2334[0]_i_1 
       (.I0(col_idx_reg_2231[3]),
        .I1(\brmerge_reg_2334[0]_i_2_n_0 ),
        .I2(col_idx_reg_2231[2]),
        .I3(col_idx_reg_2231[4]),
        .I4(\brmerge_reg_2334[0]_i_3_n_0 ),
        .I5(cmp_not_reg_2214),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_2334[0]_i_2 
       (.I0(col_idx_reg_2231[0]),
        .I1(col_idx_reg_2231[1]),
        .O(\brmerge_reg_2334[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \brmerge_reg_2334[0]_i_3 
       (.I0(col_idx_reg_2231[9]),
        .I1(col_idx_reg_2231[10]),
        .I2(col_idx_reg_2231[5]),
        .I3(col_idx_reg_2231[8]),
        .I4(col_idx_reg_2231[7]),
        .I5(col_idx_reg_2231[6]),
        .O(\brmerge_reg_2334[0]_i_3_n_0 ));
  FDRE \brmerge_reg_2334_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(p_4_in),
        .Q(brmerge_reg_2334),
        .R(1'b0));
  FDRE \cmp_not_mid1178_reg_2254_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mul_9ns_2ns_11_1_1_U7_n_11),
        .Q(\cmp_not_mid1178_reg_2254_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000008)) 
    \cmp_not_reg_2214[0]_i_1 
       (.I0(\cmp_not_reg_2214[0]_i_2_n_0 ),
        .I1(\cmp_not_reg_2214[0]_i_3_n_0 ),
        .I2(row_idx_fu_963_p2[0]),
        .I3(row_idx_fu_963_p2[1]),
        .I4(row_idx_fu_963_p2[2]),
        .O(cmp_not_fu_972_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_not_reg_2214[0]_i_2 
       (.I0(row_idx_fu_963_p2[6]),
        .I1(row_idx_fu_963_p2[5]),
        .I2(row_idx_fu_963_p2[4]),
        .I3(row_idx_fu_963_p2[3]),
        .O(\cmp_not_reg_2214[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_not_reg_2214[0]_i_3 
       (.I0(row_idx_fu_963_p2[10]),
        .I1(row_idx_fu_963_p2[9]),
        .I2(row_idx_fu_963_p2[8]),
        .I3(row_idx_fu_963_p2[7]),
        .O(\cmp_not_reg_2214[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cmp_not_reg_2214[0]_i_5 
       (.I0(row_stride_fu_240[1]),
        .I1(conv3_i_i_i2821607_reg_2140[1]),
        .O(\cmp_not_reg_2214[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cmp_not_reg_2214[0]_i_6 
       (.I0(row_stride_fu_240[0]),
        .I1(conv3_i_i_i2821607_reg_2140[0]),
        .O(\cmp_not_reg_2214[0]_i_6_n_0 ));
  FDRE \cmp_not_reg_2214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(cmp_not_fu_972_p2),
        .Q(cmp_not_reg_2214),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cmp_not_reg_2214_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\cmp_not_reg_2214_reg[0]_i_4_n_0 ,\cmp_not_reg_2214_reg[0]_i_4_n_1 ,\cmp_not_reg_2214_reg[0]_i_4_n_2 ,\cmp_not_reg_2214_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,row_stride_fu_240}),
        .O(row_idx_fu_963_p2[3:0]),
        .S({conv3_i_i_i2821607_reg_2140[3:2],\cmp_not_reg_2214[0]_i_5_n_0 ,\cmp_not_reg_2214[0]_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \col_idx_reg_2231[3]_i_2 
       (.I0(col_stride_fu_224[1]),
        .I1(conv3_i_i_i3291609_reg_2146[1]),
        .O(\col_idx_reg_2231[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \col_idx_reg_2231[3]_i_3 
       (.I0(col_stride_fu_224[0]),
        .I1(conv3_i_i_i3291609_reg_2146[0]),
        .O(\col_idx_reg_2231[3]_i_3_n_0 ));
  FDRE \col_idx_reg_2231_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[0]),
        .Q(col_idx_reg_2231[0]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[10]),
        .Q(col_idx_reg_2231[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_idx_reg_2231_reg[10]_i_1 
       (.CI(\col_idx_reg_2231_reg[7]_i_1_n_0 ),
        .CO({\NLW_col_idx_reg_2231_reg[10]_i_1_CO_UNCONNECTED [3:2],\col_idx_reg_2231_reg[10]_i_1_n_2 ,\col_idx_reg_2231_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_col_idx_reg_2231_reg[10]_i_1_O_UNCONNECTED [3],col_idx_fu_1000_p2[10:8]}),
        .S({1'b0,conv3_i_i_i3291609_reg_2146[10:8]}));
  FDRE \col_idx_reg_2231_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[1]),
        .Q(col_idx_reg_2231[1]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[2]),
        .Q(col_idx_reg_2231[2]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[3]),
        .Q(col_idx_reg_2231[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_idx_reg_2231_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\col_idx_reg_2231_reg[3]_i_1_n_0 ,\col_idx_reg_2231_reg[3]_i_1_n_1 ,\col_idx_reg_2231_reg[3]_i_1_n_2 ,\col_idx_reg_2231_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,col_stride_fu_224}),
        .O(col_idx_fu_1000_p2[3:0]),
        .S({conv3_i_i_i3291609_reg_2146[3:2],\col_idx_reg_2231[3]_i_2_n_0 ,\col_idx_reg_2231[3]_i_3_n_0 }));
  FDRE \col_idx_reg_2231_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[4]),
        .Q(col_idx_reg_2231[4]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[5]),
        .Q(col_idx_reg_2231[5]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[6]),
        .Q(col_idx_reg_2231[6]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[7]),
        .Q(col_idx_reg_2231[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \col_idx_reg_2231_reg[7]_i_1 
       (.CI(\col_idx_reg_2231_reg[3]_i_1_n_0 ),
        .CO({\col_idx_reg_2231_reg[7]_i_1_n_0 ,\col_idx_reg_2231_reg[7]_i_1_n_1 ,\col_idx_reg_2231_reg[7]_i_1_n_2 ,\col_idx_reg_2231_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(col_idx_fu_1000_p2[7:4]),
        .S(conv3_i_i_i3291609_reg_2146[7:4]));
  FDRE \col_idx_reg_2231_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[8]),
        .Q(col_idx_reg_2231[8]),
        .R(1'b0));
  FDRE \col_idx_reg_2231_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(col_idx_fu_1000_p2[9]),
        .Q(col_idx_reg_2231[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \col_stride_3_reg_2356[0]_i_1 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .O(zext_ln1027_7_fu_1449_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \col_stride_3_reg_2356[1]_i_1 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I1(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .O(zext_ln1027_7_fu_1449_p1[1]));
  FDRE \col_stride_3_reg_2356_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(zext_ln1027_7_fu_1449_p1[0]),
        .Q(col_stride_3_reg_2356[0]),
        .R(1'b0));
  FDRE \col_stride_3_reg_2356_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(zext_ln1027_7_fu_1449_p1[1]),
        .Q(col_stride_3_reg_2356[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \col_stride_fu_224[0]_i_1 
       (.I0(col_stride_3_reg_2356[0]),
        .I1(select_ln1027_33_reg_2349),
        .I2(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .O(select_ln1027_41_fu_1798_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \col_stride_fu_224[1]_i_1 
       (.I0(col_stride_3_reg_2356[1]),
        .I1(select_ln1027_33_reg_2349),
        .I2(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .O(select_ln1027_41_fu_1798_p3[1]));
  FDRE \col_stride_fu_224_reg[0] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(select_ln1027_41_fu_1798_p3[0]),
        .Q(col_stride_fu_224[0]),
        .R(indvar_flatten242_fu_252));
  FDRE \col_stride_fu_224_reg[1] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(select_ln1027_41_fu_1798_p3[1]),
        .Q(col_stride_fu_224[1]),
        .R(indvar_flatten242_fu_252));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_10),
        .Q(conv3_i_i_i2821607_reg_2140[0]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_0),
        .Q(conv3_i_i_i2821607_reg_2140[10]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_9),
        .Q(conv3_i_i_i2821607_reg_2140[1]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_8),
        .Q(conv3_i_i_i2821607_reg_2140[2]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_7),
        .Q(conv3_i_i_i2821607_reg_2140[3]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_6),
        .Q(conv3_i_i_i2821607_reg_2140[4]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_5),
        .Q(conv3_i_i_i2821607_reg_2140[5]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_4),
        .Q(conv3_i_i_i2821607_reg_2140[6]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_3),
        .Q(conv3_i_i_i2821607_reg_2140[7]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_2),
        .Q(conv3_i_i_i2821607_reg_2140[8]),
        .R(1'b0));
  FDRE \conv3_i_i_i2821607_reg_2140_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(mul_9ns_2ns_11_1_1_U5_n_1),
        .Q(conv3_i_i_i2821607_reg_2140[9]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_10),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[10] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_0),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_9),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[2] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_8),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[3] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_7),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[4] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_6),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[5] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_5),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[6] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_4),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[7] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_3),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[8] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_2),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_mid1_reg_2315_reg[9] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_1),
        .Q(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[0]),
        .Q(conv3_i_i_i3291609_reg_2146[0]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[10]),
        .Q(conv3_i_i_i3291609_reg_2146[10]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[1]),
        .Q(conv3_i_i_i3291609_reg_2146[1]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[2]),
        .Q(conv3_i_i_i3291609_reg_2146[2]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[3]),
        .Q(conv3_i_i_i3291609_reg_2146[3]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[4]),
        .Q(conv3_i_i_i3291609_reg_2146[4]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[5]),
        .Q(conv3_i_i_i3291609_reg_2146[5]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[6]),
        .Q(conv3_i_i_i3291609_reg_2146[6]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[7]),
        .Q(conv3_i_i_i3291609_reg_2146[7]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[8]),
        .Q(conv3_i_i_i3291609_reg_2146[8]),
        .R(1'b0));
  FDRE \conv3_i_i_i3291609_reg_2146_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(dout[9]),
        .Q(conv3_i_i_i3291609_reg_2146[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \conv_count_mid125_reg_2339[0]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .O(conv_count_mid125_fu_1353_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_mid125_reg_2339[10]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I1(\conv_count_mid125_reg_2339[11]_i_2_n_0 ),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I5(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .O(conv_count_mid125_fu_1353_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \conv_count_mid125_reg_2339[11]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I1(\conv_count_mid125_reg_2339[11]_i_2_n_0 ),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I5(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .O(conv_count_mid125_fu_1353_p2[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \conv_count_mid125_reg_2339[11]_i_2 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I5(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .O(\conv_count_mid125_reg_2339[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \conv_count_mid125_reg_2339[1]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .O(conv_count_mid125_fu_1353_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \conv_count_mid125_reg_2339[2]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .O(conv_count_mid125_fu_1353_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \conv_count_mid125_reg_2339[3]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .O(conv_count_mid125_fu_1353_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_mid125_reg_2339[4]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .O(conv_count_mid125_fu_1353_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_mid125_reg_2339[5]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I5(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .O(conv_count_mid125_fu_1353_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \conv_count_mid125_reg_2339[6]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I4(\conv_count_mid125_reg_2339[6]_i_2_n_0 ),
        .I5(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .O(conv_count_mid125_fu_1353_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \conv_count_mid125_reg_2339[6]_i_2 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .O(\conv_count_mid125_reg_2339[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \conv_count_mid125_reg_2339[7]_i_1 
       (.I0(\conv_count_mid125_reg_2339[11]_i_2_n_0 ),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .O(conv_count_mid125_fu_1353_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \conv_count_mid125_reg_2339[8]_i_1 
       (.I0(\conv_count_mid125_reg_2339[11]_i_2_n_0 ),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .O(conv_count_mid125_fu_1353_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_mid125_reg_2339[9]_i_1 
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I1(\conv_count_mid125_reg_2339[11]_i_2_n_0 ),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I4(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .O(conv_count_mid125_fu_1353_p2[9]));
  FDRE \conv_count_mid125_reg_2339_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[0]),
        .Q(conv_count_mid125_reg_2339[0]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[10]),
        .Q(conv_count_mid125_reg_2339[10]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[11] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[11]),
        .Q(conv_count_mid125_reg_2339[11]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[1]),
        .Q(conv_count_mid125_reg_2339[1]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[2]),
        .Q(conv_count_mid125_reg_2339[2]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[3]),
        .Q(conv_count_mid125_reg_2339[3]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[4]),
        .Q(conv_count_mid125_reg_2339[4]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[5]),
        .Q(conv_count_mid125_reg_2339[5]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[6]),
        .Q(conv_count_mid125_reg_2339[6]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[7]),
        .Q(conv_count_mid125_reg_2339[7]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[8]),
        .Q(conv_count_mid125_reg_2339[8]),
        .R(1'b0));
  FDRE \conv_count_mid125_reg_2339_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid125_fu_1353_p2[9]),
        .Q(conv_count_mid125_reg_2339[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \conv_count_mid1_reg_2366[0]_i_1 
       (.I0(p_0_in[0]),
        .O(conv_count_mid1_fu_1463_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_mid1_reg_2366[10]_i_1 
       (.I0(p_0_in[9]),
        .I1(\conv_count_mid1_reg_2366[11]_i_3_n_0 ),
        .I2(p_0_in[7]),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(p_0_in[10]),
        .O(conv_count_mid1_fu_1463_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \conv_count_mid1_reg_2366[11]_i_1 
       (.I0(p_0_in[9]),
        .I1(\conv_count_mid1_reg_2366[11]_i_3_n_0 ),
        .I2(p_0_in[7]),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(p_0_in[10]),
        .O(conv_count_mid1_fu_1463_p2[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \conv_count_mid1_reg_2366[11]_i_3 
       (.I0(p_0_in[5]),
        .I1(p_0_in[4]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[3]),
        .O(\conv_count_mid1_reg_2366[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF404)) 
    \conv_count_mid1_reg_2366[11]_i_4 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[10]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .O(select_ln1027_26_fu_1344_p3[10]));
  LUT4 #(
    .INIT(16'hF404)) 
    \conv_count_mid1_reg_2366[11]_i_5 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[9]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .O(select_ln1027_26_fu_1344_p3[9]));
  LUT4 #(
    .INIT(16'hF404)) 
    \conv_count_mid1_reg_2366[11]_i_6 
       (.I0(or_ln1027_1_reg_2198),
        .I1(conv3_i_i_i3291609_reg_2146[8]),
        .I2(select_ln1027_23_reg_2286),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .O(select_ln1027_26_fu_1344_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \conv_count_mid1_reg_2366[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(conv_count_mid1_fu_1463_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \conv_count_mid1_reg_2366[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .O(conv_count_mid1_fu_1463_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \conv_count_mid1_reg_2366[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .O(conv_count_mid1_fu_1463_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_mid1_reg_2366[4]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .O(conv_count_mid1_fu_1463_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_mid1_reg_2366[5]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(p_0_in[4]),
        .I5(p_0_in[5]),
        .O(conv_count_mid1_fu_1463_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \conv_count_mid1_reg_2366[6]_i_1 
       (.I0(p_0_in[6]),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[2]),
        .I4(\brmerge_mid1_reg_2371[0]_i_3_n_0 ),
        .I5(p_0_in[3]),
        .O(conv_count_mid1_fu_1463_p2[6]));
  LUT3 #(
    .INIT(8'hC9)) 
    \conv_count_mid1_reg_2366[7]_i_1 
       (.I0(\conv_count_mid1_reg_2366[11]_i_3_n_0 ),
        .I1(p_0_in[7]),
        .I2(p_0_in[6]),
        .O(conv_count_mid1_fu_1463_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \conv_count_mid1_reg_2366[8]_i_1 
       (.I0(\conv_count_mid1_reg_2366[11]_i_3_n_0 ),
        .I1(p_0_in[7]),
        .I2(p_0_in[6]),
        .I3(p_0_in[8]),
        .O(conv_count_mid1_fu_1463_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_mid1_reg_2366[9]_i_1 
       (.I0(p_0_in[9]),
        .I1(\conv_count_mid1_reg_2366[11]_i_3_n_0 ),
        .I2(p_0_in[7]),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .O(conv_count_mid1_fu_1463_p2[9]));
  FDRE \conv_count_mid1_reg_2366_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[0]),
        .Q(conv_count_mid1_reg_2366[0]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[10]),
        .Q(conv_count_mid1_reg_2366[10]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[11] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[11]),
        .Q(conv_count_mid1_reg_2366[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \conv_count_mid1_reg_2366_reg[11]_i_2 
       (.CI(\brmerge_mid1_reg_2371_reg[0]_i_4_n_0 ),
        .CO({\NLW_conv_count_mid1_reg_2366_reg[11]_i_2_CO_UNCONNECTED [3:2],\conv_count_mid1_reg_2366_reg[11]_i_2_n_2 ,\conv_count_mid1_reg_2366_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_conv_count_mid1_reg_2366_reg[11]_i_2_O_UNCONNECTED [3],p_0_in[10:8]}),
        .S({1'b0,select_ln1027_26_fu_1344_p3[10:8]}));
  FDRE \conv_count_mid1_reg_2366_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[1]),
        .Q(conv_count_mid1_reg_2366[1]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[2]),
        .Q(conv_count_mid1_reg_2366[2]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[3]),
        .Q(conv_count_mid1_reg_2366[3]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[4]),
        .Q(conv_count_mid1_reg_2366[4]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[5]),
        .Q(conv_count_mid1_reg_2366[5]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[6]),
        .Q(conv_count_mid1_reg_2366[6]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[7]),
        .Q(conv_count_mid1_reg_2366[7]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[8]),
        .Q(conv_count_mid1_reg_2366[8]),
        .R(1'b0));
  FDRE \conv_count_mid1_reg_2366_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(conv_count_mid1_fu_1463_p2[9]),
        .Q(conv_count_mid1_reg_2366[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \conv_count_reg_2329[0]_i_1 
       (.I0(col_idx_reg_2231[0]),
        .O(conv_count_fu_1175_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_reg_2329[10]_i_1 
       (.I0(col_idx_reg_2231[9]),
        .I1(\conv_count_reg_2329[11]_i_2_n_0 ),
        .I2(col_idx_reg_2231[6]),
        .I3(col_idx_reg_2231[7]),
        .I4(col_idx_reg_2231[8]),
        .I5(col_idx_reg_2231[10]),
        .O(conv_count_fu_1175_p2[10]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \conv_count_reg_2329[11]_i_1 
       (.I0(col_idx_reg_2231[9]),
        .I1(\conv_count_reg_2329[11]_i_2_n_0 ),
        .I2(col_idx_reg_2231[6]),
        .I3(col_idx_reg_2231[7]),
        .I4(col_idx_reg_2231[8]),
        .I5(col_idx_reg_2231[10]),
        .O(conv_count_fu_1175_p2[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \conv_count_reg_2329[11]_i_2 
       (.I0(col_idx_reg_2231[5]),
        .I1(col_idx_reg_2231[4]),
        .I2(col_idx_reg_2231[2]),
        .I3(col_idx_reg_2231[0]),
        .I4(col_idx_reg_2231[1]),
        .I5(col_idx_reg_2231[3]),
        .O(\conv_count_reg_2329[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \conv_count_reg_2329[1]_i_1 
       (.I0(col_idx_reg_2231[1]),
        .I1(col_idx_reg_2231[0]),
        .O(conv_count_fu_1175_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \conv_count_reg_2329[2]_i_1 
       (.I0(col_idx_reg_2231[2]),
        .I1(col_idx_reg_2231[0]),
        .I2(col_idx_reg_2231[1]),
        .O(conv_count_fu_1175_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \conv_count_reg_2329[3]_i_1 
       (.I0(col_idx_reg_2231[3]),
        .I1(col_idx_reg_2231[1]),
        .I2(col_idx_reg_2231[0]),
        .I3(col_idx_reg_2231[2]),
        .O(conv_count_fu_1175_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_reg_2329[4]_i_1 
       (.I0(col_idx_reg_2231[4]),
        .I1(col_idx_reg_2231[2]),
        .I2(col_idx_reg_2231[0]),
        .I3(col_idx_reg_2231[1]),
        .I4(col_idx_reg_2231[3]),
        .O(conv_count_fu_1175_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \conv_count_reg_2329[5]_i_1 
       (.I0(col_idx_reg_2231[3]),
        .I1(col_idx_reg_2231[1]),
        .I2(col_idx_reg_2231[0]),
        .I3(col_idx_reg_2231[2]),
        .I4(col_idx_reg_2231[4]),
        .I5(col_idx_reg_2231[5]),
        .O(conv_count_fu_1175_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \conv_count_reg_2329[6]_i_1 
       (.I0(col_idx_reg_2231[6]),
        .I1(col_idx_reg_2231[5]),
        .I2(col_idx_reg_2231[4]),
        .I3(col_idx_reg_2231[2]),
        .I4(\brmerge_reg_2334[0]_i_2_n_0 ),
        .I5(col_idx_reg_2231[3]),
        .O(conv_count_fu_1175_p2[6]));
  LUT3 #(
    .INIT(8'hE1)) 
    \conv_count_reg_2329[7]_i_1 
       (.I0(\conv_count_reg_2329[11]_i_2_n_0 ),
        .I1(col_idx_reg_2231[6]),
        .I2(col_idx_reg_2231[7]),
        .O(conv_count_fu_1175_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \conv_count_reg_2329[8]_i_1 
       (.I0(\conv_count_reg_2329[11]_i_2_n_0 ),
        .I1(col_idx_reg_2231[6]),
        .I2(col_idx_reg_2231[7]),
        .I3(col_idx_reg_2231[8]),
        .O(conv_count_fu_1175_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \conv_count_reg_2329[9]_i_1 
       (.I0(col_idx_reg_2231[9]),
        .I1(\conv_count_reg_2329[11]_i_2_n_0 ),
        .I2(col_idx_reg_2231[6]),
        .I3(col_idx_reg_2231[7]),
        .I4(col_idx_reg_2231[8]),
        .O(conv_count_fu_1175_p2[9]));
  FDRE \conv_count_reg_2329_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[0]),
        .Q(conv_count_reg_2329[0]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[10] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[10]),
        .Q(conv_count_reg_2329[10]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[11] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[11]),
        .Q(conv_count_reg_2329[11]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[1]),
        .Q(conv_count_reg_2329[1]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[2]),
        .Q(conv_count_reg_2329[2]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[3]),
        .Q(conv_count_reg_2329[3]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[4]),
        .Q(conv_count_reg_2329[4]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[5]),
        .Q(conv_count_reg_2329[5]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[6]),
        .Q(conv_count_reg_2329[6]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[7]),
        .Q(conv_count_reg_2329[7]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[8]),
        .Q(conv_count_reg_2329[8]),
        .R(1'b0));
  FDRE \conv_count_reg_2329_reg[9] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(conv_count_fu_1175_p2[9]),
        .Q(conv_count_reg_2329[9]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[0]),
        .Q(curr_input_dest_V_fu_272[0]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[1]),
        .Q(curr_input_dest_V_fu_272[1]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[2]),
        .Q(curr_input_dest_V_fu_272[2]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[3]),
        .Q(curr_input_dest_V_fu_272[3]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[4]),
        .Q(curr_input_dest_V_fu_272[4]),
        .R(1'b0));
  FDRE \curr_input_dest_V_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_dest_V_reg_2416[5]),
        .Q(curr_input_dest_V_fu_272[5]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[0] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[0]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[1] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[1]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[2] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[2]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[3] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[3]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[4] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[4]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \curr_input_dest_V_load_reg_2676_reg[5] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_dest_V_fu_272[5]),
        .Q(\curr_input_dest_V_load_reg_2676_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \curr_input_id_V_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_id_V_reg_2411[0]),
        .Q(curr_input_id_V_fu_268[0]),
        .R(1'b0));
  FDRE \curr_input_id_V_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_id_V_reg_2411[1]),
        .Q(curr_input_id_V_fu_268[1]),
        .R(1'b0));
  FDRE \curr_input_id_V_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_id_V_reg_2411[2]),
        .Q(curr_input_id_V_fu_268[2]),
        .R(1'b0));
  FDRE \curr_input_id_V_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_id_V_reg_2411[3]),
        .Q(curr_input_id_V_fu_268[3]),
        .R(1'b0));
  FDRE \curr_input_id_V_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_id_V_reg_2411[4]),
        .Q(curr_input_id_V_fu_268[4]),
        .R(1'b0));
  FDRE \curr_input_id_V_load_reg_2671_reg[0] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_id_V_fu_268[0]),
        .Q(\curr_input_id_V_load_reg_2671_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \curr_input_id_V_load_reg_2671_reg[1] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_id_V_fu_268[1]),
        .Q(\curr_input_id_V_load_reg_2671_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \curr_input_id_V_load_reg_2671_reg[2] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_id_V_fu_268[2]),
        .Q(\curr_input_id_V_load_reg_2671_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \curr_input_id_V_load_reg_2671_reg[3] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_id_V_fu_268[3]),
        .Q(\curr_input_id_V_load_reg_2671_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \curr_input_id_V_load_reg_2671_reg[4] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_id_V_fu_268[4]),
        .Q(\curr_input_id_V_load_reg_2671_reg[4]_0 [4]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[0]),
        .Q(curr_input_keep_V_fu_256[0]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[1]),
        .Q(curr_input_keep_V_fu_256[1]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[2]),
        .Q(curr_input_keep_V_fu_256[2]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[3]),
        .Q(curr_input_keep_V_fu_256[3]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[4]),
        .Q(curr_input_keep_V_fu_256[4]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[5]),
        .Q(curr_input_keep_V_fu_256[5]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[6]),
        .Q(curr_input_keep_V_fu_256[6]),
        .R(1'b0));
  FDRE \curr_input_keep_V_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_keep_V_reg_2396[7]),
        .Q(curr_input_keep_V_fu_256[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \curr_input_keep_V_load_reg_2656[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .O(curr_input_dest_V_load_reg_26760));
  FDRE \curr_input_keep_V_load_reg_2656_reg[0] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[0]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[1] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[1]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[2] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[2]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[3] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[3]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[4] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[4]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[5] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[5]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[6] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[6]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \curr_input_keep_V_load_reg_2656_reg[7] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_keep_V_fu_256[7]),
        .Q(\curr_input_keep_V_load_reg_2656_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[0]),
        .Q(curr_input_strb_V_fu_260[0]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[1]),
        .Q(curr_input_strb_V_fu_260[1]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[2]),
        .Q(curr_input_strb_V_fu_260[2]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[3]),
        .Q(curr_input_strb_V_fu_260[3]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[4]),
        .Q(curr_input_strb_V_fu_260[4]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[5]),
        .Q(curr_input_strb_V_fu_260[5]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[6]),
        .Q(curr_input_strb_V_fu_260[6]),
        .R(1'b0));
  FDRE \curr_input_strb_V_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_strb_V_reg_2401[7]),
        .Q(curr_input_strb_V_fu_260[7]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[0] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[0]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[1] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[1]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[2] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[2]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[3] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[3]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[4] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[4]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[5] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[5]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[6] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[6]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \curr_input_strb_V_load_reg_2661_reg[7] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_strb_V_fu_260[7]),
        .Q(\curr_input_strb_V_load_reg_2661_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \curr_input_user_V_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_user_V_reg_2406[0]),
        .Q(curr_input_user_V_fu_264[0]),
        .R(1'b0));
  FDRE \curr_input_user_V_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out),
        .D(tmp_user_V_reg_2406[1]),
        .Q(curr_input_user_V_fu_264[1]),
        .R(1'b0));
  FDRE \curr_input_user_V_load_reg_2666_reg[0] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_user_V_fu_264[0]),
        .Q(\curr_input_user_V_load_reg_2666_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \curr_input_user_V_load_reg_2666_reg[1] 
       (.C(ap_clk),
        .CE(curr_input_dest_V_load_reg_26760),
        .D(curr_input_user_V_fu_264[1]),
        .Q(\curr_input_user_V_load_reg_2666_reg[1]_0 [1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_1
       (.I0(out_col_fu_232[8]),
        .I1(stride_cast2_cast_reg_2092_reg[0]),
        .O(dout_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_1__0
       (.I0(\out_col_3_reg_2299[8]_i_1_n_0 ),
        .I1(stride_cast2_cast_reg_2092_reg[0]),
        .O(dout_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_1__1
       (.I0(out_row_fu_248[8]),
        .I1(stride_cast2_cast_reg_2092_reg[0]),
        .O(dout_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_2
       (.I0(out_col_fu_232[8]),
        .I1(stride_cast2_cast_reg_2092_reg[1]),
        .O(dout_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_2__0
       (.I0(\out_col_3_reg_2299[8]_i_1_n_0 ),
        .I1(stride_cast2_cast_reg_2092_reg[1]),
        .O(dout_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout_carry__1_i_2__1
       (.I0(out_row_fu_248[8]),
        .I1(stride_cast2_cast_reg_2092_reg[1]),
        .O(dout_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_3__0
       (.I0(stride_cast2_cast_reg_2092_reg[0]),
        .I1(out_col_fu_232[8]),
        .I2(stride_cast2_cast_reg_2092_reg[1]),
        .I3(out_col_fu_232[7]),
        .O(dout_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0227800007888)) 
    dout_carry__1_i_3__1
       (.I0(stride_cast2_cast_reg_2092_reg[0]),
        .I1(out_col_1_reg_2114[8]),
        .I2(stride_cast2_cast_reg_2092_reg[1]),
        .I3(out_col_1_reg_2114[7]),
        .I4(or_ln1027_1_reg_2198),
        .I5(dout_carry__1_i_4_n_0),
        .O(dout_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout_carry__1_i_3__2
       (.I0(stride_cast2_cast_reg_2092_reg[0]),
        .I1(out_row_fu_248[8]),
        .I2(stride_cast2_cast_reg_2092_reg[1]),
        .I3(out_row_fu_248[7]),
        .O(dout_carry__1_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    dout_carry__1_i_4
       (.I0(or_ln1027_1_reg_2198),
        .I1(out_col_1_reg_2114[5]),
        .I2(out_col_1_reg_2114[6]),
        .I3(mul_9ns_2ns_11_1_1_U8_n_11),
        .O(dout_carry__1_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(ult69_fu_1370_p2),
        .D(\indvar_flatten136_fu_244_reg_n_0_[0] ),
        .Q(indvar_flatten136_load_reg_2125[0]),
        .SR(indvar_flatten242_fu_252),
        .\ap_CS_fsm_reg[8] (D),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .icmp_ln1027_4_reg_2162(icmp_ln1027_4_reg_2162),
        .\icmp_ln1027_4_reg_2162_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .inStream_TVALID_int_regslice(inStream_TVALID_int_regslice),
        .indvar_flatten136_fu_244(indvar_flatten136_fu_244),
        .\indvar_flatten136_fu_244_reg[0] (flow_control_loop_pipe_sequential_init_U_n_0),
        .indvar_flatten57_fu_236(indvar_flatten57_fu_236),
        .\indvar_flatten57_fu_236_reg[0] (flow_control_loop_pipe_sequential_init_U_n_1),
        .\indvar_flatten57_fu_236_reg[0]_0 (\indvar_flatten57_fu_236_reg_n_0_[0] ),
        .\indvar_flatten57_fu_236_reg[0]_1 (indvar_flatten57_load_reg_2120[0]),
        .\indvar_flatten57_fu_236_reg[12] (\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .indvar_flatten_fu_228(indvar_flatten_fu_228),
        .\indvar_flatten_fu_228_reg[0] (flow_control_loop_pipe_sequential_init_U_n_2),
        .\indvar_flatten_fu_228_reg[0]_0 (\indvar_flatten_fu_228_reg_n_0_[0] ),
        .\indvar_flatten_fu_228_reg[0]_1 (indvar_flatten_load_reg_2209[0]),
        .\indvar_flatten_fu_228_reg[0]_2 (\B_V_data_1_state[0]_i_3_n_0 ),
        .\last_reg_2441_pp0_iter2_reg_reg[0] (\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .or_ln1027_1_reg_2198(or_ln1027_1_reg_2198),
        .or_ln1027_4_reg_2304(or_ln1027_4_reg_2304),
        .outStream_TREADY_int_regslice(outStream_TREADY_int_regslice),
        .p_23_in(p_23_in),
        .p_3_in(p_3_in),
        .select_ln1027_10_reg_2184(select_ln1027_10_reg_2184),
        .select_ln1027_22_reg_2281(select_ln1027_22_reg_2281),
        .select_ln1027_23_reg_2286(select_ln1027_23_reg_2286),
        .\select_ln1027_33_reg_2349_reg[0] (\select_ln1027_33_reg_2349_reg[0]_0 ),
        .select_ln1027_37_reg_23760(select_ln1027_37_reg_23760),
        .\select_ln1027_37_reg_2376_reg[0] (ult71_fu_1485_p2),
        .\select_ln1027_37_reg_2376_reg[0]_0 (\select_ln1027_37_reg_2376_reg[0]_0 ),
        .\select_ln1027_37_reg_2376_reg[0]_1 (ult63_fu_1191_p2),
        .\select_ln1027_37_reg_2376_reg[0]_2 (ult67_fu_1281_p2),
        .\select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] (flow_control_loop_pipe_sequential_init_U_n_12),
        .ult65_reg_2259(ult65_reg_2259),
        .ult_reg_2220(ult_reg_2220));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_window_max_pool grp_window_max_pool_fu_743
       (.Q(kernel_window_val_V_10_reg_2561),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .\p_read_reg_72_reg[15]_0 (\p_read_reg_72_reg[15] [47:32]),
        .\p_read_reg_72_reg[15]_1 (kernel_window_val_V_11_reg_2641),
        .\p_read_reg_72_reg[15]_2 (kernel_window_val_V_3_reg_2621),
        .\select_ln160_1_reg_78_reg[15]_0 (kernel_window_val_V_2_reg_2541),
        .\select_ln160_1_reg_78_reg[15]_1 (kernel_window_val_V_9_reg_2636),
        .\select_ln160_1_reg_78_reg[15]_2 (kernel_window_val_V_1_reg_2616),
        .\select_ln160_1_reg_78_reg[15]_3 (kernel_window_val_V_8_reg_2556),
        .\select_ln160_1_reg_78_reg[15]_4 (kernel_window_val_V_reg_2536),
        .\select_ln160_1_reg_78_reg[7]_0 (ap_CS_fsm_pp0_stage2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_window_max_pool_14 grp_window_max_pool_fu_744
       (.Q(kernel_window_val_V_14_reg_2571),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_23_in(p_23_in),
        .\p_read_reg_72_reg[15]_0 (\p_read_reg_72_reg[15] [63:48]),
        .\p_read_reg_72_reg[15]_1 (kernel_window_val_V_15_reg_2651),
        .\p_read_reg_72_reg[15]_2 (kernel_window_val_V_7_reg_2631),
        .\select_ln160_1_reg_78_reg[15]_0 (kernel_window_val_V_6_reg_2551),
        .\select_ln160_1_reg_78_reg[15]_1 (kernel_window_val_V_13_reg_2646),
        .\select_ln160_1_reg_78_reg[15]_2 (kernel_window_val_V_5_reg_2626),
        .\select_ln160_1_reg_78_reg[15]_3 (kernel_window_val_V_12_reg_2566),
        .\select_ln160_1_reg_78_reg[15]_4 (kernel_window_val_V_4_reg_2546),
        .\select_ln160_1_reg_78_reg[7]_0 ({ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}));
  LUT6 #(
    .INIT(64'hFFFFFFFF02AAAAAA)) 
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_i_1
       (.I0(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\ap_CS_fsm_reg[9] [0]),
        .O(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg));
  CARRY4 icmp_ln1027_3_fu_899_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1027_3_fu_899_p2_carry_n_0,icmp_ln1027_3_fu_899_p2_carry_n_1,icmp_ln1027_3_fu_899_p2_carry_n_2,icmp_ln1027_3_fu_899_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_3_fu_899_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1027_3_fu_899_p2_carry_i_1_n_0,icmp_ln1027_3_fu_899_p2_carry_i_2_n_0,icmp_ln1027_3_fu_899_p2_carry_i_3_n_0,icmp_ln1027_3_fu_899_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1027_3_fu_899_p2_carry__0
       (.CI(icmp_ln1027_3_fu_899_p2_carry_n_0),
        .CO({icmp_ln1027_3_fu_899_p2_carry__0_n_0,icmp_ln1027_3_fu_899_p2_carry__0_n_1,icmp_ln1027_3_fu_899_p2_carry__0_n_2,icmp_ln1027_3_fu_899_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_3_fu_899_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0,icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0,icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0,icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry__0_i_1
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[22] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [22]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[21] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [21]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[23] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [23]),
        .O(icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry__0_i_2
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[19] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [19]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[18] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [18]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[20] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [20]),
        .O(icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry__0_i_3
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[16] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [16]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[15] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [15]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[17] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [17]),
        .O(icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry__0_i_4
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[13] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [13]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[12] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [12]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[14] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [14]),
        .O(icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1027_3_fu_899_p2_carry__1
       (.CI(icmp_ln1027_3_fu_899_p2_carry__0_n_0),
        .CO({NLW_icmp_ln1027_3_fu_899_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln1027_3_fu_899_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_3_fu_899_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1027_3_fu_899_p2_carry__1_i_1
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[24] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [24]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[25] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [25]),
        .O(icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry_i_1
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[10] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [10]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[9] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [9]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[11] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [11]),
        .O(icmp_ln1027_3_fu_899_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry_i_2
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[7] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [7]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[6] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [6]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[8] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [8]),
        .O(icmp_ln1027_3_fu_899_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry_i_3
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[4] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [4]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[3] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [3]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[5] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [5]),
        .O(icmp_ln1027_3_fu_899_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_3_fu_899_p2_carry_i_4
       (.I0(\indvar_flatten242_fu_252_reg_n_0_[1] ),
        .I1(\icmp_ln1027_3_reg_2152_reg[0]_0 [1]),
        .I2(\indvar_flatten242_fu_252_reg_n_0_[0] ),
        .I3(\icmp_ln1027_3_reg_2152_reg[0]_0 [0]),
        .I4(\indvar_flatten242_fu_252_reg_n_0_[2] ),
        .I5(\icmp_ln1027_3_reg_2152_reg[0]_0 [2]),
        .O(icmp_ln1027_3_fu_899_p2_carry_i_4_n_0));
  FDRE \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .Q(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1027_3_reg_2152_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(icmp_ln1027_3_fu_899_p2),
        .Q(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln1027_4_fu_910_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1027_4_fu_910_p2_carry_n_0,icmp_ln1027_4_fu_910_p2_carry_n_1,icmp_ln1027_4_fu_910_p2_carry_n_2,icmp_ln1027_4_fu_910_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_4_fu_910_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1027_4_fu_910_p2_carry_i_1_n_0,icmp_ln1027_4_fu_910_p2_carry_i_2_n_0,icmp_ln1027_4_fu_910_p2_carry_i_3_n_0,icmp_ln1027_4_fu_910_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1027_4_fu_910_p2_carry__0
       (.CI(icmp_ln1027_4_fu_910_p2_carry_n_0),
        .CO({NLW_icmp_ln1027_4_fu_910_p2_carry__0_CO_UNCONNECTED[3:2],icmp_ln1027_4_fu_910_p2_carry__0_n_2,icmp_ln1027_4_fu_910_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_4_fu_910_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0,icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1027_4_fu_910_p2_carry__0_i_1
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[15] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [15]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[16] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [16]),
        .O(icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_4_fu_910_p2_carry__0_i_2
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[13] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [13]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[12] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [12]),
        .I4(\indvar_flatten136_fu_244_reg_n_0_[14] ),
        .I5(\icmp_ln1027_4_reg_2162_reg[0]_0 [14]),
        .O(icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_4_fu_910_p2_carry_i_1
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[10] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [10]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[9] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [9]),
        .I4(\indvar_flatten136_fu_244_reg_n_0_[11] ),
        .I5(\icmp_ln1027_4_reg_2162_reg[0]_0 [11]),
        .O(icmp_ln1027_4_fu_910_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_4_fu_910_p2_carry_i_2
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[7] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [7]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[6] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [6]),
        .I4(\indvar_flatten136_fu_244_reg_n_0_[8] ),
        .I5(\icmp_ln1027_4_reg_2162_reg[0]_0 [8]),
        .O(icmp_ln1027_4_fu_910_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_4_fu_910_p2_carry_i_3
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[4] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [4]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[3] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [3]),
        .I4(\indvar_flatten136_fu_244_reg_n_0_[5] ),
        .I5(\icmp_ln1027_4_reg_2162_reg[0]_0 [5]),
        .O(icmp_ln1027_4_fu_910_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_4_fu_910_p2_carry_i_4
       (.I0(\indvar_flatten136_fu_244_reg_n_0_[1] ),
        .I1(\icmp_ln1027_4_reg_2162_reg[0]_0 [1]),
        .I2(\indvar_flatten136_fu_244_reg_n_0_[0] ),
        .I3(\icmp_ln1027_4_reg_2162_reg[0]_0 [0]),
        .I4(\indvar_flatten136_fu_244_reg_n_0_[2] ),
        .I5(\icmp_ln1027_4_reg_2162_reg[0]_0 [2]),
        .O(icmp_ln1027_4_fu_910_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1027_4_reg_2162[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln1027_3_fu_899_p2),
        .O(icmp_ln1027_4_reg_21620));
  FDRE \icmp_ln1027_4_reg_2162_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(icmp_ln1027_4_fu_910_p2_carry__0_n_2),
        .Q(icmp_ln1027_4_reg_2162),
        .R(1'b0));
  CARRY4 icmp_ln1027_7_fu_932_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1027_7_fu_932_p2_carry_n_0,icmp_ln1027_7_fu_932_p2_carry_n_1,icmp_ln1027_7_fu_932_p2_carry_n_2,icmp_ln1027_7_fu_932_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_7_fu_932_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1027_7_fu_932_p2_carry_i_1_n_0,icmp_ln1027_7_fu_932_p2_carry_i_2_n_0,icmp_ln1027_7_fu_932_p2_carry_i_3_n_0,icmp_ln1027_7_fu_932_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1027_7_fu_932_p2_carry__0
       (.CI(icmp_ln1027_7_fu_932_p2_carry_n_0),
        .CO({NLW_icmp_ln1027_7_fu_932_p2_carry__0_CO_UNCONNECTED[3:1],icmp_ln1027_7_fu_932_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1027_7_fu_932_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_7_fu_932_p2_carry__0_i_1
       (.I0(\indvar_flatten57_fu_236_reg_n_0_[13] ),
        .I1(P[13]),
        .I2(\indvar_flatten57_fu_236_reg_n_0_[12] ),
        .I3(P[12]),
        .I4(\indvar_flatten57_fu_236_reg_n_0_[14] ),
        .I5(P[14]),
        .O(icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_7_fu_932_p2_carry_i_1
       (.I0(\indvar_flatten57_fu_236_reg_n_0_[10] ),
        .I1(P[10]),
        .I2(\indvar_flatten57_fu_236_reg_n_0_[9] ),
        .I3(P[9]),
        .I4(\indvar_flatten57_fu_236_reg_n_0_[11] ),
        .I5(P[11]),
        .O(icmp_ln1027_7_fu_932_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_7_fu_932_p2_carry_i_2
       (.I0(\indvar_flatten57_fu_236_reg_n_0_[7] ),
        .I1(P[7]),
        .I2(\indvar_flatten57_fu_236_reg_n_0_[6] ),
        .I3(P[6]),
        .I4(\indvar_flatten57_fu_236_reg_n_0_[8] ),
        .I5(P[8]),
        .O(icmp_ln1027_7_fu_932_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_7_fu_932_p2_carry_i_3
       (.I0(\indvar_flatten57_fu_236_reg_n_0_[4] ),
        .I1(P[4]),
        .I2(\indvar_flatten57_fu_236_reg_n_0_[3] ),
        .I3(P[3]),
        .I4(\indvar_flatten57_fu_236_reg_n_0_[5] ),
        .I5(P[5]),
        .O(icmp_ln1027_7_fu_932_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1027_7_fu_932_p2_carry_i_4
       (.I0(\indvar_flatten57_fu_236_reg_n_0_[1] ),
        .I1(P[1]),
        .I2(\indvar_flatten57_fu_236_reg_n_0_[0] ),
        .I3(P[0]),
        .I4(\indvar_flatten57_fu_236_reg_n_0_[2] ),
        .I5(P[2]),
        .O(icmp_ln1027_7_fu_932_p2_carry_i_4_n_0));
  FDRE \indvar_flatten136_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten136_fu_244_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[10]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[11]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[12]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten136_fu_244_reg[12]_i_1 
       (.CI(\indvar_flatten136_fu_244_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten136_fu_244_reg[12]_i_1_n_0 ,\indvar_flatten136_fu_244_reg[12]_i_1_n_1 ,\indvar_flatten136_fu_244_reg[12]_i_1_n_2 ,\indvar_flatten136_fu_244_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_1654_p2[12:9]),
        .S(indvar_flatten136_load_reg_2125[12:9]));
  FDRE \indvar_flatten136_fu_244_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[13]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[14]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[15]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[16]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten136_fu_244_reg[16]_i_2 
       (.CI(\indvar_flatten136_fu_244_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten136_fu_244_reg[16]_i_2_CO_UNCONNECTED [3],\indvar_flatten136_fu_244_reg[16]_i_2_n_1 ,\indvar_flatten136_fu_244_reg[16]_i_2_n_2 ,\indvar_flatten136_fu_244_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_1654_p2[16:13]),
        .S(indvar_flatten136_load_reg_2125[16:13]));
  FDRE \indvar_flatten136_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[1]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[2]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[3]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[4]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten136_fu_244_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten136_fu_244_reg[4]_i_1_n_0 ,\indvar_flatten136_fu_244_reg[4]_i_1_n_1 ,\indvar_flatten136_fu_244_reg[4]_i_1_n_2 ,\indvar_flatten136_fu_244_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten136_load_reg_2125[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_1654_p2[4:1]),
        .S(indvar_flatten136_load_reg_2125[4:1]));
  FDRE \indvar_flatten136_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[5]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[6]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[7]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[8]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten136_fu_244_reg[8]_i_1 
       (.CI(\indvar_flatten136_fu_244_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten136_fu_244_reg[8]_i_1_n_0 ,\indvar_flatten136_fu_244_reg[8]_i_1_n_1 ,\indvar_flatten136_fu_244_reg[8]_i_1_n_2 ,\indvar_flatten136_fu_244_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_2_fu_1654_p2[8:5]),
        .S(indvar_flatten136_load_reg_2125[8:5]));
  FDRE \indvar_flatten136_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_2_fu_1654_p2[9]),
        .Q(\indvar_flatten136_fu_244_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \indvar_flatten136_load_reg_2125_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[0] ),
        .Q(indvar_flatten136_load_reg_2125[0]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[10] ),
        .Q(indvar_flatten136_load_reg_2125[10]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[11] ),
        .Q(indvar_flatten136_load_reg_2125[11]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[12] ),
        .Q(indvar_flatten136_load_reg_2125[12]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[13] ),
        .Q(indvar_flatten136_load_reg_2125[13]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[14] ),
        .Q(indvar_flatten136_load_reg_2125[14]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[15] ),
        .Q(indvar_flatten136_load_reg_2125[15]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[16] ),
        .Q(indvar_flatten136_load_reg_2125[16]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[1] ),
        .Q(indvar_flatten136_load_reg_2125[1]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[2] ),
        .Q(indvar_flatten136_load_reg_2125[2]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[3] ),
        .Q(indvar_flatten136_load_reg_2125[3]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[4] ),
        .Q(indvar_flatten136_load_reg_2125[4]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[5] ),
        .Q(indvar_flatten136_load_reg_2125[5]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[6] ),
        .Q(indvar_flatten136_load_reg_2125[6]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[7] ),
        .Q(indvar_flatten136_load_reg_2125[7]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[8] ),
        .Q(indvar_flatten136_load_reg_2125[8]),
        .R(1'b0));
  FDRE \indvar_flatten136_load_reg_2125_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten136_fu_244_reg_n_0_[9] ),
        .Q(indvar_flatten136_load_reg_2125[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten242_fu_252[0]_i_1 
       (.I0(indvar_flatten242_load_reg_2135[0]),
        .O(add_ln1027_3_fu_1217_p2[0]));
  LUT6 #(
    .INIT(64'h0500040000000000)) 
    \indvar_flatten242_fu_252[25]_i_2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_12),
        .I1(select_ln1027_37_reg_23760),
        .I2(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(inStream_TVALID_int_regslice),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(indvar_flatten136_fu_244));
  FDRE \indvar_flatten242_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[0]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[0] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[10]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[10] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[11]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[11] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[12]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[12] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[12]_i_1 
       (.CI(\indvar_flatten242_fu_252_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten242_fu_252_reg[12]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[12]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[12]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[12:9]),
        .S(indvar_flatten242_load_reg_2135[12:9]));
  FDRE \indvar_flatten242_fu_252_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[13]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[13] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[14]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[14] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[15]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[15] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[16]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[16] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[16]_i_1 
       (.CI(\indvar_flatten242_fu_252_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten242_fu_252_reg[16]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[16]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[16]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[16:13]),
        .S(indvar_flatten242_load_reg_2135[16:13]));
  FDRE \indvar_flatten242_fu_252_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[17]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[17] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[18]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[18] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[19]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[19] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[1]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[1] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[20]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[20] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[20]_i_1 
       (.CI(\indvar_flatten242_fu_252_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten242_fu_252_reg[20]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[20]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[20]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[20:17]),
        .S(indvar_flatten242_load_reg_2135[20:17]));
  FDRE \indvar_flatten242_fu_252_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[21]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[21] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[22]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[22] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[23]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[23] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[24]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[24] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[24]_i_1 
       (.CI(\indvar_flatten242_fu_252_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten242_fu_252_reg[24]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[24]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[24]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[24:21]),
        .S(indvar_flatten242_load_reg_2135[24:21]));
  FDRE \indvar_flatten242_fu_252_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[25]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[25] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[25]_i_3 
       (.CI(\indvar_flatten242_fu_252_reg[24]_i_1_n_0 ),
        .CO(\NLW_indvar_flatten242_fu_252_reg[25]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten242_fu_252_reg[25]_i_3_O_UNCONNECTED [3:1],add_ln1027_3_fu_1217_p2[25]}),
        .S({1'b0,1'b0,1'b0,indvar_flatten242_load_reg_2135[25]}));
  FDRE \indvar_flatten242_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[2]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[2] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[3]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[3] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[4]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[4] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten242_fu_252_reg[4]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[4]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[4]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten242_load_reg_2135[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[4:1]),
        .S(indvar_flatten242_load_reg_2135[4:1]));
  FDRE \indvar_flatten242_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[5]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[5] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[6]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[6] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[7]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[7] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_fu_252_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[8]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[8] ),
        .R(indvar_flatten242_fu_252));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten242_fu_252_reg[8]_i_1 
       (.CI(\indvar_flatten242_fu_252_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten242_fu_252_reg[8]_i_1_n_0 ,\indvar_flatten242_fu_252_reg[8]_i_1_n_1 ,\indvar_flatten242_fu_252_reg[8]_i_1_n_2 ,\indvar_flatten242_fu_252_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_3_fu_1217_p2[8:5]),
        .S(indvar_flatten242_load_reg_2135[8:5]));
  FDRE \indvar_flatten242_fu_252_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_3_fu_1217_p2[9]),
        .Q(\indvar_flatten242_fu_252_reg_n_0_[9] ),
        .R(indvar_flatten242_fu_252));
  FDRE \indvar_flatten242_load_reg_2135_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[0] ),
        .Q(indvar_flatten242_load_reg_2135[0]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[10] ),
        .Q(indvar_flatten242_load_reg_2135[10]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[11] ),
        .Q(indvar_flatten242_load_reg_2135[11]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[12] ),
        .Q(indvar_flatten242_load_reg_2135[12]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[13] ),
        .Q(indvar_flatten242_load_reg_2135[13]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[14] ),
        .Q(indvar_flatten242_load_reg_2135[14]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[15] ),
        .Q(indvar_flatten242_load_reg_2135[15]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[16] ),
        .Q(indvar_flatten242_load_reg_2135[16]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[17] ),
        .Q(indvar_flatten242_load_reg_2135[17]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[18] ),
        .Q(indvar_flatten242_load_reg_2135[18]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[19] ),
        .Q(indvar_flatten242_load_reg_2135[19]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[1] ),
        .Q(indvar_flatten242_load_reg_2135[1]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[20] ),
        .Q(indvar_flatten242_load_reg_2135[20]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[21] ),
        .Q(indvar_flatten242_load_reg_2135[21]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[22] ),
        .Q(indvar_flatten242_load_reg_2135[22]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[23] ),
        .Q(indvar_flatten242_load_reg_2135[23]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[24] ),
        .Q(indvar_flatten242_load_reg_2135[24]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[25] ),
        .Q(indvar_flatten242_load_reg_2135[25]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[2] ),
        .Q(indvar_flatten242_load_reg_2135[2]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[3] ),
        .Q(indvar_flatten242_load_reg_2135[3]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[4] ),
        .Q(indvar_flatten242_load_reg_2135[4]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[5] ),
        .Q(indvar_flatten242_load_reg_2135[5]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[6] ),
        .Q(indvar_flatten242_load_reg_2135[6]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[7] ),
        .Q(indvar_flatten242_load_reg_2135[7]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[8] ),
        .Q(indvar_flatten242_load_reg_2135[8]),
        .R(1'b0));
  FDRE \indvar_flatten242_load_reg_2135_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten242_fu_252_reg_n_0_[9] ),
        .Q(indvar_flatten242_load_reg_2135[9]),
        .R(1'b0));
  FDRE \indvar_flatten57_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_1),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten57_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[10]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[10] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[11]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[11] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[12]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[12] ),
        .R(indvar_flatten57_fu_236));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten57_fu_236_reg[12]_i_1 
       (.CI(\indvar_flatten57_fu_236_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten57_fu_236_reg[12]_i_1_n_0 ,\indvar_flatten57_fu_236_reg[12]_i_1_n_1 ,\indvar_flatten57_fu_236_reg[12]_i_1_n_2 ,\indvar_flatten57_fu_236_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_1642_p2[12:9]),
        .S(indvar_flatten57_load_reg_2120[12:9]));
  FDRE \indvar_flatten57_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[13]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[13] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[14]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[14] ),
        .R(indvar_flatten57_fu_236));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten57_fu_236_reg[14]_i_2 
       (.CI(\indvar_flatten57_fu_236_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten57_fu_236_reg[14]_i_2_CO_UNCONNECTED [3:1],\indvar_flatten57_fu_236_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten57_fu_236_reg[14]_i_2_O_UNCONNECTED [3:2],add_ln1027_1_fu_1642_p2[14:13]}),
        .S({1'b0,1'b0,indvar_flatten57_load_reg_2120[14:13]}));
  FDRE \indvar_flatten57_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[1]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[1] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[2]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[2] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[3]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[3] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[4]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[4] ),
        .R(indvar_flatten57_fu_236));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten57_fu_236_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten57_fu_236_reg[4]_i_1_n_0 ,\indvar_flatten57_fu_236_reg[4]_i_1_n_1 ,\indvar_flatten57_fu_236_reg[4]_i_1_n_2 ,\indvar_flatten57_fu_236_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten57_load_reg_2120[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_1642_p2[4:1]),
        .S(indvar_flatten57_load_reg_2120[4:1]));
  FDRE \indvar_flatten57_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[5]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[5] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[6]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[6] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[7]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[7] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[8]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[8] ),
        .R(indvar_flatten57_fu_236));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten57_fu_236_reg[8]_i_1 
       (.CI(\indvar_flatten57_fu_236_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten57_fu_236_reg[8]_i_1_n_0 ,\indvar_flatten57_fu_236_reg[8]_i_1_n_1 ,\indvar_flatten57_fu_236_reg[8]_i_1_n_2 ,\indvar_flatten57_fu_236_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1027_1_fu_1642_p2[8:5]),
        .S(indvar_flatten57_load_reg_2120[8:5]));
  FDRE \indvar_flatten57_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_1_fu_1642_p2[9]),
        .Q(\indvar_flatten57_fu_236_reg_n_0_[9] ),
        .R(indvar_flatten57_fu_236));
  FDRE \indvar_flatten57_load_reg_2120_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[0] ),
        .Q(indvar_flatten57_load_reg_2120[0]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[10] ),
        .Q(indvar_flatten57_load_reg_2120[10]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[11] ),
        .Q(indvar_flatten57_load_reg_2120[11]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[12] ),
        .Q(indvar_flatten57_load_reg_2120[12]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[13] ),
        .Q(indvar_flatten57_load_reg_2120[13]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[14] ),
        .Q(indvar_flatten57_load_reg_2120[14]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[1] ),
        .Q(indvar_flatten57_load_reg_2120[1]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[2] ),
        .Q(indvar_flatten57_load_reg_2120[2]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[3] ),
        .Q(indvar_flatten57_load_reg_2120[3]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[4] ),
        .Q(indvar_flatten57_load_reg_2120[4]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[5] ),
        .Q(indvar_flatten57_load_reg_2120[5]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[6] ),
        .Q(indvar_flatten57_load_reg_2120[6]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[7] ),
        .Q(indvar_flatten57_load_reg_2120[7]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[8] ),
        .Q(indvar_flatten57_load_reg_2120[8]),
        .R(1'b0));
  FDRE \indvar_flatten57_load_reg_2120_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(\indvar_flatten57_fu_236_reg_n_0_[9] ),
        .Q(indvar_flatten57_load_reg_2120[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_228[1]_i_1 
       (.I0(indvar_flatten_load_reg_2209[0]),
        .I1(indvar_flatten_load_reg_2209[1]),
        .O(add_ln1027_fu_1630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_fu_228[2]_i_1 
       (.I0(indvar_flatten_load_reg_2209[0]),
        .I1(indvar_flatten_load_reg_2209[1]),
        .I2(indvar_flatten_load_reg_2209[2]),
        .O(add_ln1027_fu_1630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_fu_228[3]_i_1 
       (.I0(indvar_flatten_load_reg_2209[1]),
        .I1(indvar_flatten_load_reg_2209[0]),
        .I2(indvar_flatten_load_reg_2209[2]),
        .I3(indvar_flatten_load_reg_2209[3]),
        .O(add_ln1027_fu_1630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_fu_228[4]_i_1 
       (.I0(indvar_flatten_load_reg_2209[2]),
        .I1(indvar_flatten_load_reg_2209[0]),
        .I2(indvar_flatten_load_reg_2209[1]),
        .I3(indvar_flatten_load_reg_2209[3]),
        .I4(indvar_flatten_load_reg_2209[4]),
        .O(add_ln1027_fu_1630_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_fu_228[5]_i_2 
       (.I0(indvar_flatten_load_reg_2209[3]),
        .I1(indvar_flatten_load_reg_2209[1]),
        .I2(indvar_flatten_load_reg_2209[0]),
        .I3(indvar_flatten_load_reg_2209[2]),
        .I4(indvar_flatten_load_reg_2209[4]),
        .I5(indvar_flatten_load_reg_2209[5]),
        .O(add_ln1027_fu_1630_p2[5]));
  FDRE \indvar_flatten_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(\indvar_flatten_fu_228_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_fu_1630_p2[1]),
        .Q(\indvar_flatten_fu_228_reg_n_0_[1] ),
        .R(indvar_flatten_fu_228));
  FDRE \indvar_flatten_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_fu_1630_p2[2]),
        .Q(\indvar_flatten_fu_228_reg_n_0_[2] ),
        .R(indvar_flatten_fu_228));
  FDRE \indvar_flatten_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_fu_1630_p2[3]),
        .Q(\indvar_flatten_fu_228_reg_n_0_[3] ),
        .R(indvar_flatten_fu_228));
  FDRE \indvar_flatten_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_fu_1630_p2[4]),
        .Q(\indvar_flatten_fu_228_reg_n_0_[4] ),
        .R(indvar_flatten_fu_228));
  FDRE \indvar_flatten_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(add_ln1027_fu_1630_p2[5]),
        .Q(\indvar_flatten_fu_228_reg_n_0_[5] ),
        .R(indvar_flatten_fu_228));
  FDRE \indvar_flatten_load_reg_2209_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[0] ),
        .Q(indvar_flatten_load_reg_2209[0]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_2209_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[1] ),
        .Q(indvar_flatten_load_reg_2209[1]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_2209_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[2] ),
        .Q(indvar_flatten_load_reg_2209[2]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_2209_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[3] ),
        .Q(indvar_flatten_load_reg_2209[3]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_2209_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[4] ),
        .Q(indvar_flatten_load_reg_2209[4]),
        .R(1'b0));
  FDRE \indvar_flatten_load_reg_2209_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(\indvar_flatten_fu_228_reg_n_0_[5] ),
        .Q(indvar_flatten_load_reg_2209[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \input_ch_idx_fu_220[0]_i_1 
       (.I0(select_ln1027_35_reg_2361[0]),
        .O(add_ln39_fu_1850_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \input_ch_idx_fu_220[1]_i_1 
       (.I0(select_ln1027_35_reg_2361[0]),
        .I1(select_ln1027_35_reg_2361[1]),
        .O(add_ln39_fu_1850_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \input_ch_idx_fu_220[2]_i_1 
       (.I0(select_ln1027_35_reg_2361[0]),
        .I1(select_ln1027_35_reg_2361[1]),
        .I2(select_ln1027_35_reg_2361[2]),
        .O(add_ln39_fu_1850_p2[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \input_ch_idx_fu_220[3]_i_1 
       (.I0(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage1),
        .O(col_stride_fu_22407_out));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \input_ch_idx_fu_220[3]_i_2 
       (.I0(select_ln1027_35_reg_2361[1]),
        .I1(select_ln1027_35_reg_2361[0]),
        .I2(select_ln1027_35_reg_2361[2]),
        .I3(select_ln1027_35_reg_2361[3]),
        .O(add_ln39_fu_1850_p2[3]));
  FDRE \input_ch_idx_fu_220_reg[0] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(add_ln39_fu_1850_p2[0]),
        .Q(input_ch_idx_fu_220[0]),
        .R(indvar_flatten242_fu_252));
  FDRE \input_ch_idx_fu_220_reg[1] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(add_ln39_fu_1850_p2[1]),
        .Q(input_ch_idx_fu_220[1]),
        .R(indvar_flatten242_fu_252));
  FDRE \input_ch_idx_fu_220_reg[2] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(add_ln39_fu_1850_p2[2]),
        .Q(input_ch_idx_fu_220[2]),
        .R(indvar_flatten242_fu_252));
  FDRE \input_ch_idx_fu_220_reg[3] 
       (.C(ap_clk),
        .CE(col_stride_fu_22407_out),
        .D(add_ln39_fu_1850_p2[3]),
        .Q(input_ch_idx_fu_220[3]),
        .R(indvar_flatten242_fu_252));
  FDRE \input_ch_idx_load_reg_2244_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(input_ch_idx_fu_220[0]),
        .Q(input_ch_idx_load_reg_2244[0]),
        .R(1'b0));
  FDRE \input_ch_idx_load_reg_2244_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(input_ch_idx_fu_220[1]),
        .Q(input_ch_idx_load_reg_2244[1]),
        .R(1'b0));
  FDRE \input_ch_idx_load_reg_2244_reg[2] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(input_ch_idx_fu_220[2]),
        .Q(input_ch_idx_load_reg_2244[2]),
        .R(1'b0));
  FDRE \input_ch_idx_load_reg_2244_reg[3] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(input_ch_idx_fu_220[3]),
        .Q(input_ch_idx_load_reg_2244[3]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [0]),
        .Q(input_h_cast_cast_reg_2107_reg[0]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [1]),
        .Q(input_h_cast_cast_reg_2107_reg[1]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [2]),
        .Q(input_h_cast_cast_reg_2107_reg[2]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [3]),
        .Q(input_h_cast_cast_reg_2107_reg[3]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [4]),
        .Q(input_h_cast_cast_reg_2107_reg[4]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [5]),
        .Q(input_h_cast_cast_reg_2107_reg[5]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [6]),
        .Q(input_h_cast_cast_reg_2107_reg[6]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [7]),
        .Q(input_h_cast_cast_reg_2107_reg[7]),
        .R(1'b0));
  FDRE \input_h_cast_cast_reg_2107_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_h_cast_cast_reg_2107_reg[8]_0 [8]),
        .Q(input_h_cast_cast_reg_2107_reg[8]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [0]),
        .Q(input_w_cast_cast_reg_2100[0]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [1]),
        .Q(input_w_cast_cast_reg_2100[1]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[2] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [2]),
        .Q(input_w_cast_cast_reg_2100[2]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[3] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [3]),
        .Q(input_w_cast_cast_reg_2100[3]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[4] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [4]),
        .Q(input_w_cast_cast_reg_2100[4]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[5] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [5]),
        .Q(input_w_cast_cast_reg_2100[5]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[6] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [6]),
        .Q(input_w_cast_cast_reg_2100[6]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[7] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [7]),
        .Q(input_w_cast_cast_reg_2100[7]),
        .R(1'b0));
  FDRE \input_w_cast_cast_reg_2100_reg[8] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\input_w_cast_cast_reg_2100_reg[8]_0 [8]),
        .Q(input_w_cast_cast_reg_2100[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [0]),
        .Q(kernel_window_val_V_10_reg_2561[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [10]),
        .Q(kernel_window_val_V_10_reg_2561[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [11]),
        .Q(kernel_window_val_V_10_reg_2561[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [12]),
        .Q(kernel_window_val_V_10_reg_2561[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [13]),
        .Q(kernel_window_val_V_10_reg_2561[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [14]),
        .Q(kernel_window_val_V_10_reg_2561[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [15]),
        .Q(kernel_window_val_V_10_reg_2561[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [1]),
        .Q(kernel_window_val_V_10_reg_2561[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [2]),
        .Q(kernel_window_val_V_10_reg_2561[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [3]),
        .Q(kernel_window_val_V_10_reg_2561[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [4]),
        .Q(kernel_window_val_V_10_reg_2561[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [5]),
        .Q(kernel_window_val_V_10_reg_2561[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [6]),
        .Q(kernel_window_val_V_10_reg_2561[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [7]),
        .Q(kernel_window_val_V_10_reg_2561[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [8]),
        .Q(kernel_window_val_V_10_reg_2561[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_10_reg_2561_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [9]),
        .Q(kernel_window_val_V_10_reg_2561[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [0]),
        .Q(kernel_window_val_V_11_reg_2641[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [10]),
        .Q(kernel_window_val_V_11_reg_2641[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [11]),
        .Q(kernel_window_val_V_11_reg_2641[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [12]),
        .Q(kernel_window_val_V_11_reg_2641[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [13]),
        .Q(kernel_window_val_V_11_reg_2641[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [14]),
        .Q(kernel_window_val_V_11_reg_2641[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [15]),
        .Q(kernel_window_val_V_11_reg_2641[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [1]),
        .Q(kernel_window_val_V_11_reg_2641[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [2]),
        .Q(kernel_window_val_V_11_reg_2641[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [3]),
        .Q(kernel_window_val_V_11_reg_2641[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [4]),
        .Q(kernel_window_val_V_11_reg_2641[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [5]),
        .Q(kernel_window_val_V_11_reg_2641[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [6]),
        .Q(kernel_window_val_V_11_reg_2641[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [7]),
        .Q(kernel_window_val_V_11_reg_2641[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [8]),
        .Q(kernel_window_val_V_11_reg_2641[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_11_reg_2641_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_10_reg_2561_reg[15]_0 [9]),
        .Q(kernel_window_val_V_11_reg_2641[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [0]),
        .Q(kernel_window_val_V_12_reg_2566[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [10]),
        .Q(kernel_window_val_V_12_reg_2566[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [11]),
        .Q(kernel_window_val_V_12_reg_2566[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [12]),
        .Q(kernel_window_val_V_12_reg_2566[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [13]),
        .Q(kernel_window_val_V_12_reg_2566[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [14]),
        .Q(kernel_window_val_V_12_reg_2566[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [15]),
        .Q(kernel_window_val_V_12_reg_2566[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [1]),
        .Q(kernel_window_val_V_12_reg_2566[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [2]),
        .Q(kernel_window_val_V_12_reg_2566[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [3]),
        .Q(kernel_window_val_V_12_reg_2566[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [4]),
        .Q(kernel_window_val_V_12_reg_2566[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [5]),
        .Q(kernel_window_val_V_12_reg_2566[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [6]),
        .Q(kernel_window_val_V_12_reg_2566[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [7]),
        .Q(kernel_window_val_V_12_reg_2566[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [8]),
        .Q(kernel_window_val_V_12_reg_2566[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_12_reg_2566_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [9]),
        .Q(kernel_window_val_V_12_reg_2566[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [0]),
        .Q(kernel_window_val_V_13_reg_2646[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [10]),
        .Q(kernel_window_val_V_13_reg_2646[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [11]),
        .Q(kernel_window_val_V_13_reg_2646[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [12]),
        .Q(kernel_window_val_V_13_reg_2646[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [13]),
        .Q(kernel_window_val_V_13_reg_2646[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [14]),
        .Q(kernel_window_val_V_13_reg_2646[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [15]),
        .Q(kernel_window_val_V_13_reg_2646[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [1]),
        .Q(kernel_window_val_V_13_reg_2646[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [2]),
        .Q(kernel_window_val_V_13_reg_2646[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [3]),
        .Q(kernel_window_val_V_13_reg_2646[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [4]),
        .Q(kernel_window_val_V_13_reg_2646[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [5]),
        .Q(kernel_window_val_V_13_reg_2646[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [6]),
        .Q(kernel_window_val_V_13_reg_2646[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [7]),
        .Q(kernel_window_val_V_13_reg_2646[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [8]),
        .Q(kernel_window_val_V_13_reg_2646[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_13_reg_2646_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_12_reg_2566_reg[15]_0 [9]),
        .Q(kernel_window_val_V_13_reg_2646[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [0]),
        .Q(kernel_window_val_V_14_reg_2571[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [10]),
        .Q(kernel_window_val_V_14_reg_2571[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [11]),
        .Q(kernel_window_val_V_14_reg_2571[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [12]),
        .Q(kernel_window_val_V_14_reg_2571[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [13]),
        .Q(kernel_window_val_V_14_reg_2571[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [14]),
        .Q(kernel_window_val_V_14_reg_2571[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [15]),
        .Q(kernel_window_val_V_14_reg_2571[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [1]),
        .Q(kernel_window_val_V_14_reg_2571[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [2]),
        .Q(kernel_window_val_V_14_reg_2571[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [3]),
        .Q(kernel_window_val_V_14_reg_2571[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [4]),
        .Q(kernel_window_val_V_14_reg_2571[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [5]),
        .Q(kernel_window_val_V_14_reg_2571[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [6]),
        .Q(kernel_window_val_V_14_reg_2571[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [7]),
        .Q(kernel_window_val_V_14_reg_2571[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [8]),
        .Q(kernel_window_val_V_14_reg_2571[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_14_reg_2571_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [9]),
        .Q(kernel_window_val_V_14_reg_2571[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [0]),
        .Q(kernel_window_val_V_15_reg_2651[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [10]),
        .Q(kernel_window_val_V_15_reg_2651[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [11]),
        .Q(kernel_window_val_V_15_reg_2651[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [12]),
        .Q(kernel_window_val_V_15_reg_2651[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [13]),
        .Q(kernel_window_val_V_15_reg_2651[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [14]),
        .Q(kernel_window_val_V_15_reg_2651[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [15]),
        .Q(kernel_window_val_V_15_reg_2651[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [1]),
        .Q(kernel_window_val_V_15_reg_2651[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [2]),
        .Q(kernel_window_val_V_15_reg_2651[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [3]),
        .Q(kernel_window_val_V_15_reg_2651[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [4]),
        .Q(kernel_window_val_V_15_reg_2651[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [5]),
        .Q(kernel_window_val_V_15_reg_2651[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [6]),
        .Q(kernel_window_val_V_15_reg_2651[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [7]),
        .Q(kernel_window_val_V_15_reg_2651[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [8]),
        .Q(kernel_window_val_V_15_reg_2651[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_15_reg_2651_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_14_reg_2571_reg[15]_0 [9]),
        .Q(kernel_window_val_V_15_reg_2651[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \kernel_window_val_V_1_reg_2616[15]_i_1 
       (.I0(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(select_ln1027_39_reg_2385),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(kernel_window_val_V_11_reg_26410));
  FDRE \kernel_window_val_V_1_reg_2616_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[0]),
        .Q(kernel_window_val_V_1_reg_2616[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[10]),
        .Q(kernel_window_val_V_1_reg_2616[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[11]),
        .Q(kernel_window_val_V_1_reg_2616[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[12]),
        .Q(kernel_window_val_V_1_reg_2616[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[13]),
        .Q(kernel_window_val_V_1_reg_2616[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[14]),
        .Q(kernel_window_val_V_1_reg_2616[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[15]),
        .Q(kernel_window_val_V_1_reg_2616[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[1]),
        .Q(kernel_window_val_V_1_reg_2616[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[2]),
        .Q(kernel_window_val_V_1_reg_2616[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[3]),
        .Q(kernel_window_val_V_1_reg_2616[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[4]),
        .Q(kernel_window_val_V_1_reg_2616[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[5]),
        .Q(kernel_window_val_V_1_reg_2616[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[6]),
        .Q(kernel_window_val_V_1_reg_2616[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[7]),
        .Q(kernel_window_val_V_1_reg_2616[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[8]),
        .Q(kernel_window_val_V_1_reg_2616[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_1_reg_2616_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(q0[9]),
        .Q(kernel_window_val_V_1_reg_2616[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [0]),
        .Q(kernel_window_val_V_2_reg_2541[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [10]),
        .Q(kernel_window_val_V_2_reg_2541[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [11]),
        .Q(kernel_window_val_V_2_reg_2541[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [12]),
        .Q(kernel_window_val_V_2_reg_2541[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [13]),
        .Q(kernel_window_val_V_2_reg_2541[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [14]),
        .Q(kernel_window_val_V_2_reg_2541[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [15]),
        .Q(kernel_window_val_V_2_reg_2541[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [1]),
        .Q(kernel_window_val_V_2_reg_2541[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [2]),
        .Q(kernel_window_val_V_2_reg_2541[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [3]),
        .Q(kernel_window_val_V_2_reg_2541[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [4]),
        .Q(kernel_window_val_V_2_reg_2541[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [5]),
        .Q(kernel_window_val_V_2_reg_2541[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [6]),
        .Q(kernel_window_val_V_2_reg_2541[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [7]),
        .Q(kernel_window_val_V_2_reg_2541[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [8]),
        .Q(kernel_window_val_V_2_reg_2541[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_2_reg_2541_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [9]),
        .Q(kernel_window_val_V_2_reg_2541[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [0]),
        .Q(kernel_window_val_V_3_reg_2621[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [10]),
        .Q(kernel_window_val_V_3_reg_2621[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [11]),
        .Q(kernel_window_val_V_3_reg_2621[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [12]),
        .Q(kernel_window_val_V_3_reg_2621[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [13]),
        .Q(kernel_window_val_V_3_reg_2621[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [14]),
        .Q(kernel_window_val_V_3_reg_2621[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [15]),
        .Q(kernel_window_val_V_3_reg_2621[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [1]),
        .Q(kernel_window_val_V_3_reg_2621[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [2]),
        .Q(kernel_window_val_V_3_reg_2621[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [3]),
        .Q(kernel_window_val_V_3_reg_2621[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [4]),
        .Q(kernel_window_val_V_3_reg_2621[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [5]),
        .Q(kernel_window_val_V_3_reg_2621[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [6]),
        .Q(kernel_window_val_V_3_reg_2621[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [7]),
        .Q(kernel_window_val_V_3_reg_2621[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [8]),
        .Q(kernel_window_val_V_3_reg_2621[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_3_reg_2621_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_2_reg_2541_reg[15]_0 [9]),
        .Q(kernel_window_val_V_3_reg_2621[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [0]),
        .Q(kernel_window_val_V_4_reg_2546[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [10]),
        .Q(kernel_window_val_V_4_reg_2546[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [11]),
        .Q(kernel_window_val_V_4_reg_2546[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [12]),
        .Q(kernel_window_val_V_4_reg_2546[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [13]),
        .Q(kernel_window_val_V_4_reg_2546[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [14]),
        .Q(kernel_window_val_V_4_reg_2546[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [15]),
        .Q(kernel_window_val_V_4_reg_2546[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [1]),
        .Q(kernel_window_val_V_4_reg_2546[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [2]),
        .Q(kernel_window_val_V_4_reg_2546[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [3]),
        .Q(kernel_window_val_V_4_reg_2546[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [4]),
        .Q(kernel_window_val_V_4_reg_2546[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [5]),
        .Q(kernel_window_val_V_4_reg_2546[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [6]),
        .Q(kernel_window_val_V_4_reg_2546[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [7]),
        .Q(kernel_window_val_V_4_reg_2546[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [8]),
        .Q(kernel_window_val_V_4_reg_2546[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_4_reg_2546_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [9]),
        .Q(kernel_window_val_V_4_reg_2546[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [0]),
        .Q(kernel_window_val_V_5_reg_2626[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [10]),
        .Q(kernel_window_val_V_5_reg_2626[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [11]),
        .Q(kernel_window_val_V_5_reg_2626[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [12]),
        .Q(kernel_window_val_V_5_reg_2626[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [13]),
        .Q(kernel_window_val_V_5_reg_2626[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [14]),
        .Q(kernel_window_val_V_5_reg_2626[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [15]),
        .Q(kernel_window_val_V_5_reg_2626[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [1]),
        .Q(kernel_window_val_V_5_reg_2626[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [2]),
        .Q(kernel_window_val_V_5_reg_2626[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [3]),
        .Q(kernel_window_val_V_5_reg_2626[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [4]),
        .Q(kernel_window_val_V_5_reg_2626[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [5]),
        .Q(kernel_window_val_V_5_reg_2626[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [6]),
        .Q(kernel_window_val_V_5_reg_2626[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [7]),
        .Q(kernel_window_val_V_5_reg_2626[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [8]),
        .Q(kernel_window_val_V_5_reg_2626[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_5_reg_2626_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_4_reg_2546_reg[15]_0 [9]),
        .Q(kernel_window_val_V_5_reg_2626[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [0]),
        .Q(kernel_window_val_V_6_reg_2551[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [10]),
        .Q(kernel_window_val_V_6_reg_2551[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [11]),
        .Q(kernel_window_val_V_6_reg_2551[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [12]),
        .Q(kernel_window_val_V_6_reg_2551[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [13]),
        .Q(kernel_window_val_V_6_reg_2551[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [14]),
        .Q(kernel_window_val_V_6_reg_2551[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [15]),
        .Q(kernel_window_val_V_6_reg_2551[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [1]),
        .Q(kernel_window_val_V_6_reg_2551[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [2]),
        .Q(kernel_window_val_V_6_reg_2551[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [3]),
        .Q(kernel_window_val_V_6_reg_2551[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [4]),
        .Q(kernel_window_val_V_6_reg_2551[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [5]),
        .Q(kernel_window_val_V_6_reg_2551[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [6]),
        .Q(kernel_window_val_V_6_reg_2551[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [7]),
        .Q(kernel_window_val_V_6_reg_2551[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [8]),
        .Q(kernel_window_val_V_6_reg_2551[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_6_reg_2551_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [9]),
        .Q(kernel_window_val_V_6_reg_2551[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [0]),
        .Q(kernel_window_val_V_7_reg_2631[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [10]),
        .Q(kernel_window_val_V_7_reg_2631[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [11]),
        .Q(kernel_window_val_V_7_reg_2631[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [12]),
        .Q(kernel_window_val_V_7_reg_2631[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [13]),
        .Q(kernel_window_val_V_7_reg_2631[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [14]),
        .Q(kernel_window_val_V_7_reg_2631[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [15]),
        .Q(kernel_window_val_V_7_reg_2631[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [1]),
        .Q(kernel_window_val_V_7_reg_2631[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [2]),
        .Q(kernel_window_val_V_7_reg_2631[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [3]),
        .Q(kernel_window_val_V_7_reg_2631[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [4]),
        .Q(kernel_window_val_V_7_reg_2631[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [5]),
        .Q(kernel_window_val_V_7_reg_2631[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [6]),
        .Q(kernel_window_val_V_7_reg_2631[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [7]),
        .Q(kernel_window_val_V_7_reg_2631[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [8]),
        .Q(kernel_window_val_V_7_reg_2631[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_7_reg_2631_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_6_reg_2551_reg[15]_0 [9]),
        .Q(kernel_window_val_V_7_reg_2631[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [0]),
        .Q(kernel_window_val_V_8_reg_2556[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [10]),
        .Q(kernel_window_val_V_8_reg_2556[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [11]),
        .Q(kernel_window_val_V_8_reg_2556[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [12]),
        .Q(kernel_window_val_V_8_reg_2556[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [13]),
        .Q(kernel_window_val_V_8_reg_2556[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [14]),
        .Q(kernel_window_val_V_8_reg_2556[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [15]),
        .Q(kernel_window_val_V_8_reg_2556[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [1]),
        .Q(kernel_window_val_V_8_reg_2556[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [2]),
        .Q(kernel_window_val_V_8_reg_2556[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [3]),
        .Q(kernel_window_val_V_8_reg_2556[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [4]),
        .Q(kernel_window_val_V_8_reg_2556[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [5]),
        .Q(kernel_window_val_V_8_reg_2556[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [6]),
        .Q(kernel_window_val_V_8_reg_2556[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [7]),
        .Q(kernel_window_val_V_8_reg_2556[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [8]),
        .Q(kernel_window_val_V_8_reg_2556[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_8_reg_2556_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [9]),
        .Q(kernel_window_val_V_8_reg_2556[9]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [0]),
        .Q(kernel_window_val_V_9_reg_2636[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [10]),
        .Q(kernel_window_val_V_9_reg_2636[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [11]),
        .Q(kernel_window_val_V_9_reg_2636[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [12]),
        .Q(kernel_window_val_V_9_reg_2636[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [13]),
        .Q(kernel_window_val_V_9_reg_2636[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [14]),
        .Q(kernel_window_val_V_9_reg_2636[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [15]),
        .Q(kernel_window_val_V_9_reg_2636[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [1]),
        .Q(kernel_window_val_V_9_reg_2636[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [2]),
        .Q(kernel_window_val_V_9_reg_2636[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [3]),
        .Q(kernel_window_val_V_9_reg_2636[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [4]),
        .Q(kernel_window_val_V_9_reg_2636[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [5]),
        .Q(kernel_window_val_V_9_reg_2636[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [6]),
        .Q(kernel_window_val_V_9_reg_2636[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [7]),
        .Q(kernel_window_val_V_9_reg_2636[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [8]),
        .Q(kernel_window_val_V_9_reg_2636[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_9_reg_2636_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_11_reg_26410),
        .D(\kernel_window_val_V_8_reg_2556_reg[15]_0 [9]),
        .Q(kernel_window_val_V_9_reg_2636[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \kernel_window_val_V_reg_2536[15]_i_1 
       (.I0(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(select_ln1027_39_reg_2385),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(kernel_window_val_V_10_reg_25610));
  FDRE \kernel_window_val_V_reg_2536_reg[0] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[0]),
        .Q(kernel_window_val_V_reg_2536[0]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[10] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[10]),
        .Q(kernel_window_val_V_reg_2536[10]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[11] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[11]),
        .Q(kernel_window_val_V_reg_2536[11]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[12] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[12]),
        .Q(kernel_window_val_V_reg_2536[12]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[13] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[13]),
        .Q(kernel_window_val_V_reg_2536[13]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[14] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[14]),
        .Q(kernel_window_val_V_reg_2536[14]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[15] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[15]),
        .Q(kernel_window_val_V_reg_2536[15]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[1] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[1]),
        .Q(kernel_window_val_V_reg_2536[1]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[2] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[2]),
        .Q(kernel_window_val_V_reg_2536[2]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[3] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[3]),
        .Q(kernel_window_val_V_reg_2536[3]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[4] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[4]),
        .Q(kernel_window_val_V_reg_2536[4]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[5] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[5]),
        .Q(kernel_window_val_V_reg_2536[5]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[6] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[6]),
        .Q(kernel_window_val_V_reg_2536[6]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[7] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[7]),
        .Q(kernel_window_val_V_reg_2536[7]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[8] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[8]),
        .Q(kernel_window_val_V_reg_2536[8]),
        .R(1'b0));
  FDRE \kernel_window_val_V_reg_2536_reg[9] 
       (.C(ap_clk),
        .CE(kernel_window_val_V_10_reg_25610),
        .D(q0[9]),
        .Q(kernel_window_val_V_reg_2536[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000800)) 
    \last_reg_2441[0]_i_1 
       (.I0(\last_reg_2441[0]_i_2_n_0 ),
        .I1(\last_reg_2441[0]_i_3_n_0 ),
        .I2(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I3(p_23_in),
        .I4(select_ln1027_39_fu_1535_p3),
        .I5(last_reg_2441),
        .O(\last_reg_2441[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000004B000000)) 
    \last_reg_2441[0]_i_2 
       (.I0(p_0_in0_out),
        .I1(input_ch_idx_load_reg_2244[1]),
        .I2(\last_reg_2441_reg[0]_0 [1]),
        .I3(select_ln1027_27_reg_2324),
        .I4(select_ln1027_2_reg_2179),
        .I5(\last_reg_2441_reg[0]_0 [4]),
        .O(\last_reg_2441[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAA2)) 
    \last_reg_2441[0]_i_3 
       (.I0(\last_reg_2441[0]_i_5_n_0 ),
        .I1(input_ch_idx_load_reg_2244[2]),
        .I2(select_ln1027_23_reg_2286),
        .I3(or_ln1027_1_reg_2198),
        .I4(p_3_in),
        .I5(\last_reg_2441_reg[0]_0 [2]),
        .O(\last_reg_2441[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \last_reg_2441[0]_i_4 
       (.I0(or_ln1027_1_reg_2198),
        .I1(select_ln1027_22_reg_2281),
        .I2(select_ln1027_23_reg_2286),
        .O(p_0_in0_out));
  LUT6 #(
    .INIT(64'h0201000000FC02FD)) 
    \last_reg_2441[0]_i_5 
       (.I0(input_ch_idx_load_reg_2244[3]),
        .I1(add_ln984_1_reg_2456_reg_i_41_n_0),
        .I2(p_3_in),
        .I3(\last_reg_2441_reg[0]_0 [3]),
        .I4(input_ch_idx_load_reg_2244[0]),
        .I5(\last_reg_2441_reg[0]_0 [0]),
        .O(\last_reg_2441[0]_i_5_n_0 ));
  FDRE \last_reg_2441_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(last_reg_2441),
        .Q(grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST),
        .R(1'b0));
  FDRE \last_reg_2441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\last_reg_2441[0]_i_1_n_0 ),
        .Q(last_reg_2441),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \line_buff_group_0_val_V_addr_reg_2576[11]_i_1 
       (.I0(p_23_in),
        .I1(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .O(line_buff_group_0_val_V_addr_reg_25760));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[0] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[0]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[10] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[10]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [10]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[11] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[11]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [11]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[1] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[1]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[2] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[2]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[3] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[3]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[4] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[4]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [4]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[5] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[5]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [5]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[6] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[6]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [6]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[7] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[7]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [7]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[8] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[8]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [8]),
        .R(1'b0));
  FDRE \line_buff_group_0_val_V_addr_reg_2576_reg[9] 
       (.C(ap_clk),
        .CE(line_buff_group_0_val_V_addr_reg_25760),
        .D(address1[9]),
        .Q(\line_buff_group_0_val_V_addr_reg_2576_reg[11]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1 mul_9ns_2ns_11_1_1_U5
       (.D({mul_9ns_2ns_11_1_1_U5_n_0,mul_9ns_2ns_11_1_1_U5_n_1,mul_9ns_2ns_11_1_1_U5_n_2,mul_9ns_2ns_11_1_1_U5_n_3,mul_9ns_2ns_11_1_1_U5_n_4,mul_9ns_2ns_11_1_1_U5_n_5,mul_9ns_2ns_11_1_1_U5_n_6,mul_9ns_2ns_11_1_1_U5_n_7,mul_9ns_2ns_11_1_1_U5_n_8,mul_9ns_2ns_11_1_1_U5_n_9,mul_9ns_2ns_11_1_1_U5_n_10}),
        .DI(dout_carry__1_i_1__1_n_0),
        .Q(out_row_fu_248[7:0]),
        .S({dout_carry__1_i_2__1_n_0,dout_carry__1_i_3__2_n_0}),
        .\conv3_i_i_i2821607_reg_2140_reg[3] (stride_cast2_cast_reg_2092_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15 mul_9ns_2ns_11_1_1_U6
       (.D(dout),
        .DI(dout_carry__1_i_1_n_0),
        .Q(out_col_fu_232[7:0]),
        .S({dout_carry__1_i_2_n_0,dout_carry__1_i_3__0_n_0}),
        .\conv3_i_i_i3291609_reg_2146_reg[3] (stride_cast2_cast_reg_2092_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16 mul_9ns_2ns_11_1_1_U7
       (.D(row_idx_mid1_fu_1093_p2),
        .DI({\row_idx_mid1_reg_2275[3]_i_2_n_0 ,\row_idx_mid1_reg_2275[3]_i_3_n_0 }),
        .Q(out_row_3_reg_2156),
        .S({mul_9ns_2ns_11_1_1_U7_n_16,mul_9ns_2ns_11_1_1_U7_n_17,mul_9ns_2ns_11_1_1_U7_n_18,mul_9ns_2ns_11_1_1_U7_n_19}),
        .\cmp_not_mid1178_reg_2254_reg[0] (\cmp_not_mid1178_reg_2254_reg_n_0_[0] ),
        .conv3_i_i_i3291609_mid1_reg_23150(conv3_i_i_i3291609_mid1_reg_23150),
        .dout_carry__1_0({mul_9ns_2ns_11_1_1_U7_n_20,mul_9ns_2ns_11_1_1_U7_n_21}),
        .dout_carry__1_1(stride_cast2_cast_reg_2092_reg),
        .icmp_ln1027_4_reg_2162(icmp_ln1027_4_reg_2162),
        .\input_h_cast_cast_reg_2107_reg[6] ({mul_9ns_2ns_11_1_1_U7_n_12,mul_9ns_2ns_11_1_1_U7_n_13,mul_9ns_2ns_11_1_1_U7_n_14,mul_9ns_2ns_11_1_1_U7_n_15}),
        .\input_h_cast_cast_reg_2107_reg[8] (mul_9ns_2ns_11_1_1_U7_n_22),
        .\row_idx_mid1_reg_2275_reg[10] (conv3_i_i_i2821607_reg_2140),
        .\row_idx_mid1_reg_2275_reg[3] (row_stride_fu_240),
        .select_ln1027_10_reg_2184(select_ln1027_10_reg_2184),
        .\select_ln1027_10_reg_2184_reg[0] (mul_9ns_2ns_11_1_1_U7_n_11),
        .\ult65_reg_2259_reg[0] (input_h_cast_cast_reg_2107_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17 mul_9ns_2ns_11_1_1_U8
       (.D({mul_9ns_2ns_11_1_1_U8_n_0,mul_9ns_2ns_11_1_1_U8_n_1,mul_9ns_2ns_11_1_1_U8_n_2,mul_9ns_2ns_11_1_1_U8_n_3,mul_9ns_2ns_11_1_1_U8_n_4,mul_9ns_2ns_11_1_1_U8_n_5,mul_9ns_2ns_11_1_1_U8_n_6,mul_9ns_2ns_11_1_1_U8_n_7,mul_9ns_2ns_11_1_1_U8_n_8,mul_9ns_2ns_11_1_1_U8_n_9,mul_9ns_2ns_11_1_1_U8_n_10}),
        .DI(dout_carry__1_i_1__0_n_0),
        .Q(out_col_1_reg_2114[7:0]),
        .S({dout_carry__1_i_2__0_n_0,dout_carry__1_i_3__1_n_0}),
        .\conv3_i_i_i3291609_mid1_reg_2315_reg[3] (stride_cast2_cast_reg_2092_reg),
        .or_ln1027_1_reg_2198(or_ln1027_1_reg_2198),
        .\out_col_1_reg_2114_reg[3] (mul_9ns_2ns_11_1_1_U8_n_11),
        .\out_col_1_reg_2114_reg[7] ({mul_9ns_2ns_11_1_1_U8_n_12,mul_9ns_2ns_11_1_1_U8_n_13,mul_9ns_2ns_11_1_1_U8_n_14,mul_9ns_2ns_11_1_1_U8_n_15,mul_9ns_2ns_11_1_1_U8_n_16}));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \notlhs1_reg_2225[0]_i_1 
       (.I0(Q[2]),
        .I1(row_stride_fu_240[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(row_stride_fu_240[1]),
        .O(notlhs1_fu_983_p2));
  FDRE \notlhs1_reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(notlhs1_fu_983_p2),
        .Q(notlhs1_reg_2225),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 notlhs_fu_885_p2_carry
       (.CI(1'b0),
        .CO({notlhs_fu_885_p2,notlhs_fu_885_p2_carry_n_1,notlhs_fu_885_p2_carry_n_2,notlhs_fu_885_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_notlhs_fu_885_p2_carry_O_UNCONNECTED[3:0]),
        .S({notlhs_fu_885_p2_carry_i_1_n_0,notlhs_fu_885_p2_carry_i_2_n_0,notlhs_fu_885_p2_carry_i_3_n_0,notlhs_fu_885_p2_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    notlhs_fu_885_p2_carry_i_1
       (.I0(notlhs_fu_885_p2_carry_0[9]),
        .O(notlhs_fu_885_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notlhs_fu_885_p2_carry_i_2
       (.I0(notlhs_fu_885_p2_carry_0[7]),
        .I1(out_row_fu_248[7]),
        .I2(notlhs_fu_885_p2_carry_0[6]),
        .I3(out_row_fu_248[6]),
        .I4(notlhs_fu_885_p2_carry_0[8]),
        .I5(out_row_fu_248[8]),
        .O(notlhs_fu_885_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notlhs_fu_885_p2_carry_i_3
       (.I0(notlhs_fu_885_p2_carry_0[4]),
        .I1(out_row_fu_248[4]),
        .I2(notlhs_fu_885_p2_carry_0[3]),
        .I3(out_row_fu_248[3]),
        .I4(notlhs_fu_885_p2_carry_0[5]),
        .I5(out_row_fu_248[5]),
        .O(notlhs_fu_885_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notlhs_fu_885_p2_carry_i_4
       (.I0(notlhs_fu_885_p2_carry_0[1]),
        .I1(out_row_fu_248[1]),
        .I2(notlhs_fu_885_p2_carry_0[0]),
        .I3(out_row_fu_248[0]),
        .I4(out_row_fu_248[2]),
        .I5(notlhs_fu_885_p2_carry_0[2]),
        .O(notlhs_fu_885_p2_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 notlhs_mid1_fu_919_p2_carry
       (.CI(1'b0),
        .CO({notlhs_mid1_fu_919_p2,notlhs_mid1_fu_919_p2_carry_n_1,notlhs_mid1_fu_919_p2_carry_n_2,notlhs_mid1_fu_919_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_notlhs_mid1_fu_919_p2_carry_O_UNCONNECTED[3:0]),
        .S({notlhs_mid1_fu_919_p2_carry_i_1_n_0,notlhs_mid1_fu_919_p2_carry_i_2_n_0,notlhs_mid1_fu_919_p2_carry_i_3_n_0,notlhs_mid1_fu_919_p2_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    notlhs_mid1_fu_919_p2_carry_i_1
       (.I0(notlhs_fu_885_p2_carry_0[9]),
        .O(notlhs_mid1_fu_919_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h2082080008002082)) 
    notlhs_mid1_fu_919_p2_carry_i_2
       (.I0(notlhs_mid1_fu_919_p2_carry_i_5_n_0),
        .I1(out_row_fu_248[7]),
        .I2(notlhs_fu_885_p2_carry_0[7]),
        .I3(notlhs_mid1_fu_919_p2_carry_i_6_n_0),
        .I4(out_row_fu_248[8]),
        .I5(notlhs_fu_885_p2_carry_0[8]),
        .O(notlhs_mid1_fu_919_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h8220000800088220)) 
    notlhs_mid1_fu_919_p2_carry_i_3
       (.I0(notlhs_mid1_fu_919_p2_carry_i_7_n_0),
        .I1(out_row_fu_248[4]),
        .I2(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I3(notlhs_fu_885_p2_carry_0[4]),
        .I4(out_row_fu_248[5]),
        .I5(notlhs_fu_885_p2_carry_0[5]),
        .O(notlhs_mid1_fu_919_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h2402004000402402)) 
    notlhs_mid1_fu_919_p2_carry_i_4
       (.I0(notlhs_fu_885_p2_carry_0[0]),
        .I1(out_row_fu_248[0]),
        .I2(out_row_fu_248[1]),
        .I3(notlhs_fu_885_p2_carry_0[1]),
        .I4(out_row_fu_248[2]),
        .I5(notlhs_fu_885_p2_carry_0[2]),
        .O(notlhs_mid1_fu_919_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h99699999)) 
    notlhs_mid1_fu_919_p2_carry_i_5
       (.I0(notlhs_fu_885_p2_carry_0[6]),
        .I1(out_row_fu_248[6]),
        .I2(out_row_fu_248[4]),
        .I3(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I4(out_row_fu_248[5]),
        .O(notlhs_mid1_fu_919_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    notlhs_mid1_fu_919_p2_carry_i_6
       (.I0(out_row_fu_248[6]),
        .I1(out_row_fu_248[5]),
        .I2(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I3(out_row_fu_248[4]),
        .O(notlhs_mid1_fu_919_p2_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    notlhs_mid1_fu_919_p2_carry_i_7
       (.I0(notlhs_fu_885_p2_carry_0[3]),
        .I1(out_row_fu_248[1]),
        .I2(out_row_fu_248[0]),
        .I3(out_row_fu_248[2]),
        .I4(out_row_fu_248[3]),
        .O(notlhs_mid1_fu_919_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \notrhs2_reg_2239[0]_i_1 
       (.I0(Q[2]),
        .I1(col_stride_fu_224[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(col_stride_fu_224[1]),
        .O(notrhs2_fu_1009_p2));
  FDRE \notrhs2_reg_2239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(notrhs2_fu_1009_p2),
        .Q(notrhs2_reg_2239),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 notrhs_fu_991_p2_carry
       (.CI(1'b0),
        .CO({notrhs_fu_991_p2,notrhs_fu_991_p2_carry_n_1,notrhs_fu_991_p2_carry_n_2,notrhs_fu_991_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_notrhs_fu_991_p2_carry_O_UNCONNECTED[3:0]),
        .S({notrhs_fu_991_p2_carry_i_1_n_0,notrhs_fu_991_p2_carry_i_2_n_0,notrhs_fu_991_p2_carry_i_3_n_0,notrhs_fu_991_p2_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    notrhs_fu_991_p2_carry_i_1
       (.I0(notrhs_fu_991_p2_carry_0[9]),
        .O(notrhs_fu_991_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notrhs_fu_991_p2_carry_i_2
       (.I0(notrhs_fu_991_p2_carry_0[7]),
        .I1(out_col_1_reg_2114[7]),
        .I2(notrhs_fu_991_p2_carry_0[6]),
        .I3(out_col_1_reg_2114[6]),
        .I4(notrhs_fu_991_p2_carry_0[8]),
        .I5(out_col_1_reg_2114[8]),
        .O(notrhs_fu_991_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notrhs_fu_991_p2_carry_i_3
       (.I0(notrhs_fu_991_p2_carry_0[4]),
        .I1(out_col_1_reg_2114[4]),
        .I2(notrhs_fu_991_p2_carry_0[3]),
        .I3(out_col_1_reg_2114[3]),
        .I4(notrhs_fu_991_p2_carry_0[5]),
        .I5(out_col_1_reg_2114[5]),
        .O(notrhs_fu_991_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notrhs_fu_991_p2_carry_i_4
       (.I0(notrhs_fu_991_p2_carry_0[1]),
        .I1(out_col_1_reg_2114[1]),
        .I2(notrhs_fu_991_p2_carry_0[0]),
        .I3(out_col_1_reg_2114[0]),
        .I4(notrhs_fu_991_p2_carry_0[2]),
        .I5(out_col_1_reg_2114[2]),
        .O(notrhs_fu_991_p2_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 notrhs_mid1_fu_1154_p2_carry
       (.CI(1'b0),
        .CO({notrhs_mid1_fu_1154_p2,notrhs_mid1_fu_1154_p2_carry_n_1,notrhs_mid1_fu_1154_p2_carry_n_2,notrhs_mid1_fu_1154_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_notrhs_mid1_fu_1154_p2_carry_O_UNCONNECTED[3:0]),
        .S({notrhs_mid1_fu_1154_p2_carry_i_1_n_0,notrhs_mid1_fu_1154_p2_carry_i_2_n_0,notrhs_mid1_fu_1154_p2_carry_i_3_n_0,notrhs_mid1_fu_1154_p2_carry_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    notrhs_mid1_fu_1154_p2_carry_i_1
       (.I0(notrhs_fu_991_p2_carry_0[9]),
        .O(notrhs_mid1_fu_1154_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notrhs_mid1_fu_1154_p2_carry_i_2
       (.I0(notrhs_fu_991_p2_carry_0[7]),
        .I1(mul_9ns_2ns_11_1_1_U8_n_12),
        .I2(mul_9ns_2ns_11_1_1_U8_n_13),
        .I3(notrhs_fu_991_p2_carry_0[6]),
        .I4(\out_col_3_reg_2299[8]_i_1_n_0 ),
        .I5(notrhs_fu_991_p2_carry_0[8]),
        .O(notrhs_mid1_fu_1154_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    notrhs_mid1_fu_1154_p2_carry_i_3
       (.I0(notrhs_fu_991_p2_carry_0[5]),
        .I1(\out_col_3_reg_2299[5]_i_1_n_0 ),
        .I2(mul_9ns_2ns_11_1_1_U8_n_15),
        .I3(notrhs_fu_991_p2_carry_0[3]),
        .I4(mul_9ns_2ns_11_1_1_U8_n_14),
        .I5(notrhs_fu_991_p2_carry_0[4]),
        .O(notrhs_mid1_fu_1154_p2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h0208A8A2)) 
    notrhs_mid1_fu_1154_p2_carry_i_4
       (.I0(notrhs_mid1_fu_1154_p2_carry_i_5_n_0),
        .I1(out_col_1_reg_2114[0]),
        .I2(or_ln1027_1_reg_2198),
        .I3(out_col_1_reg_2114[1]),
        .I4(notrhs_fu_991_p2_carry_0[1]),
        .O(notrhs_mid1_fu_1154_p2_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555009900006900)) 
    notrhs_mid1_fu_1154_p2_carry_i_5
       (.I0(notrhs_fu_991_p2_carry_0[2]),
        .I1(out_col_1_reg_2114[2]),
        .I2(out_col_1_reg_2114[1]),
        .I3(out_col_1_reg_2114[0]),
        .I4(or_ln1027_1_reg_2198),
        .I5(notrhs_fu_991_p2_carry_0[0]),
        .O(notrhs_mid1_fu_1154_p2_carry_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1027_1_reg_2198[0]_i_1 
       (.I0(icmp_ln1027_7_fu_932_p2),
        .I1(icmp_ln1027_4_fu_910_p2_carry__0_n_2),
        .O(or_ln1027_1_fu_944_p2));
  FDRE \or_ln1027_1_reg_2198_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(or_ln1027_1_fu_944_p2),
        .Q(or_ln1027_1_reg_2198),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln1027_4_reg_2304[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(conv3_i_i_i3291609_mid1_reg_23150));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \or_ln1027_4_reg_2304[0]_i_2 
       (.I0(icmp_ln1027_4_reg_2162),
        .I1(select_ln1027_10_reg_2184),
        .I2(p_2_in),
        .O(p_1_in));
  FDRE \or_ln1027_4_reg_2304_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(p_1_in),
        .Q(or_ln1027_4_reg_2304),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[0]),
        .Q(out_col_1_reg_2114[0]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[1]),
        .Q(out_col_1_reg_2114[1]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[2]),
        .Q(out_col_1_reg_2114[2]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[3]),
        .Q(out_col_1_reg_2114[3]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[4]),
        .Q(out_col_1_reg_2114[4]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[5]),
        .Q(out_col_1_reg_2114[5]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[6]),
        .Q(out_col_1_reg_2114[6]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[7]),
        .Q(out_col_1_reg_2114[7]),
        .R(1'b0));
  FDRE \out_col_1_reg_2114_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_col_fu_232[8]),
        .Q(out_col_1_reg_2114[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \out_col_3_reg_2299[0]_i_1 
       (.I0(or_ln1027_1_reg_2198),
        .I1(out_col_1_reg_2114[0]),
        .O(\out_col_3_reg_2299[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \out_col_3_reg_2299[1]_i_1 
       (.I0(out_col_1_reg_2114[1]),
        .I1(or_ln1027_1_reg_2198),
        .I2(out_col_1_reg_2114[0]),
        .O(\out_col_3_reg_2299[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \out_col_3_reg_2299[5]_i_1 
       (.I0(out_col_1_reg_2114[5]),
        .I1(or_ln1027_1_reg_2198),
        .I2(mul_9ns_2ns_11_1_1_U8_n_11),
        .O(\out_col_3_reg_2299[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \out_col_3_reg_2299[8]_i_1 
       (.I0(or_ln1027_1_reg_2198),
        .I1(out_col_1_reg_2114[5]),
        .I2(out_col_1_reg_2114[6]),
        .I3(mul_9ns_2ns_11_1_1_U8_n_11),
        .I4(out_col_1_reg_2114[7]),
        .I5(out_col_1_reg_2114[8]),
        .O(\out_col_3_reg_2299[8]_i_1_n_0 ));
  FDRE \out_col_3_reg_2299_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(\out_col_3_reg_2299[0]_i_1_n_0 ),
        .Q(out_col_3_reg_2299[0]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(\out_col_3_reg_2299[1]_i_1_n_0 ),
        .Q(out_col_3_reg_2299[1]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[2] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_16),
        .Q(out_col_3_reg_2299[2]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[3] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_15),
        .Q(out_col_3_reg_2299[3]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[4] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_14),
        .Q(out_col_3_reg_2299[4]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[5] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(\out_col_3_reg_2299[5]_i_1_n_0 ),
        .Q(out_col_3_reg_2299[5]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[6] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_13),
        .Q(out_col_3_reg_2299[6]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[7] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(mul_9ns_2ns_11_1_1_U8_n_12),
        .Q(out_col_3_reg_2299[7]),
        .R(1'b0));
  FDRE \out_col_3_reg_2299_reg[8] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(\out_col_3_reg_2299[8]_i_1_n_0 ),
        .Q(out_col_3_reg_2299[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[0]_i_1 
       (.I0(out_col_3_reg_2299[0]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[0]),
        .O(select_ln1027_34_fu_1422_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[1]_i_1 
       (.I0(out_col_3_reg_2299[1]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[1]),
        .O(select_ln1027_34_fu_1422_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[2]_i_1 
       (.I0(out_col_3_reg_2299[2]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[2]),
        .O(select_ln1027_34_fu_1422_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[3]_i_1 
       (.I0(out_col_3_reg_2299[3]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[3]),
        .O(select_ln1027_34_fu_1422_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[4]_i_1 
       (.I0(out_col_3_reg_2299[4]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[4]),
        .O(select_ln1027_34_fu_1422_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[5]_i_1 
       (.I0(out_col_3_reg_2299[5]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[5]),
        .O(select_ln1027_34_fu_1422_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[6]_i_1 
       (.I0(out_col_3_reg_2299[6]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[6]),
        .O(select_ln1027_34_fu_1422_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[7]_i_1 
       (.I0(out_col_3_reg_2299[7]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[7]),
        .O(select_ln1027_34_fu_1422_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_col_fu_232[8]_i_1 
       (.I0(out_col_3_reg_2299[8]),
        .I1(select_ln1027_23_reg_2286),
        .I2(select_ln1027_12_reg_2270[8]),
        .O(select_ln1027_34_fu_1422_p3[8]));
  FDRE \out_col_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[0]),
        .Q(out_col_fu_232[0]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[1]),
        .Q(out_col_fu_232[1]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[2]),
        .Q(out_col_fu_232[2]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[3]),
        .Q(out_col_fu_232[3]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[4]),
        .Q(out_col_fu_232[4]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[5]),
        .Q(out_col_fu_232[5]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[6]),
        .Q(out_col_fu_232[6]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[7]),
        .Q(out_col_fu_232[7]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_col_fu_232_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_34_fu_1422_p3[8]),
        .Q(out_col_fu_232[8]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_1_reg_2130_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[0]),
        .Q(out_row_1_reg_2130[0]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[1]),
        .Q(out_row_1_reg_2130[1]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[2]),
        .Q(out_row_1_reg_2130[2]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[3]),
        .Q(out_row_1_reg_2130[3]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[4]),
        .Q(out_row_1_reg_2130[4]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[5]),
        .Q(out_row_1_reg_2130[5]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[6]),
        .Q(out_row_1_reg_2130[6]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[7]),
        .Q(out_row_1_reg_2130[7]),
        .R(1'b0));
  FDRE \out_row_1_reg_2130_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage1),
        .D(out_row_fu_248[8]),
        .Q(out_row_1_reg_2130[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \out_row_3_reg_2156[0]_i_1 
       (.I0(out_row_fu_248[0]),
        .O(out_row_cast3_mid1_fu_915_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_row_3_reg_2156[1]_i_1 
       (.I0(out_row_fu_248[0]),
        .I1(out_row_fu_248[1]),
        .O(out_row_cast3_mid1_fu_915_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_row_3_reg_2156[2]_i_1 
       (.I0(out_row_fu_248[0]),
        .I1(out_row_fu_248[1]),
        .I2(out_row_fu_248[2]),
        .O(out_row_cast3_mid1_fu_915_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_row_3_reg_2156[3]_i_1 
       (.I0(out_row_fu_248[1]),
        .I1(out_row_fu_248[0]),
        .I2(out_row_fu_248[2]),
        .I3(out_row_fu_248[3]),
        .O(out_row_cast3_mid1_fu_915_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_row_3_reg_2156[4]_i_1 
       (.I0(out_row_fu_248[3]),
        .I1(out_row_fu_248[2]),
        .I2(out_row_fu_248[0]),
        .I3(out_row_fu_248[1]),
        .I4(out_row_fu_248[4]),
        .O(out_row_cast3_mid1_fu_915_p1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \out_row_3_reg_2156[5]_i_1 
       (.I0(out_row_fu_248[4]),
        .I1(out_row_fu_248[1]),
        .I2(out_row_fu_248[0]),
        .I3(out_row_fu_248[2]),
        .I4(out_row_fu_248[3]),
        .I5(out_row_fu_248[5]),
        .O(out_row_cast3_mid1_fu_915_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \out_row_3_reg_2156[6]_i_1 
       (.I0(out_row_fu_248[5]),
        .I1(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I2(out_row_fu_248[4]),
        .I3(out_row_fu_248[6]),
        .O(out_row_cast3_mid1_fu_915_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \out_row_3_reg_2156[7]_i_1 
       (.I0(out_row_fu_248[4]),
        .I1(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I2(out_row_fu_248[5]),
        .I3(out_row_fu_248[6]),
        .I4(out_row_fu_248[7]),
        .O(out_row_cast3_mid1_fu_915_p1[7]));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \out_row_3_reg_2156[8]_i_1 
       (.I0(out_row_fu_248[7]),
        .I1(out_row_fu_248[6]),
        .I2(out_row_fu_248[5]),
        .I3(\out_row_3_reg_2156[8]_i_2_n_0 ),
        .I4(out_row_fu_248[4]),
        .I5(out_row_fu_248[8]),
        .O(out_row_cast3_mid1_fu_915_p1[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \out_row_3_reg_2156[8]_i_2 
       (.I0(out_row_fu_248[1]),
        .I1(out_row_fu_248[0]),
        .I2(out_row_fu_248[2]),
        .I3(out_row_fu_248[3]),
        .O(\out_row_3_reg_2156[8]_i_2_n_0 ));
  FDRE \out_row_3_reg_2156_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[0]),
        .Q(out_row_3_reg_2156[0]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[1]),
        .Q(out_row_3_reg_2156[1]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[2]),
        .Q(out_row_3_reg_2156[2]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[3]),
        .Q(out_row_3_reg_2156[3]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[4]),
        .Q(out_row_3_reg_2156[4]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[5]),
        .Q(out_row_3_reg_2156[5]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[6]),
        .Q(out_row_3_reg_2156[6]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[7]),
        .Q(out_row_3_reg_2156[7]),
        .R(1'b0));
  FDRE \out_row_3_reg_2156_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(out_row_cast3_mid1_fu_915_p1[8]),
        .Q(out_row_3_reg_2156[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[0]_i_1 
       (.I0(out_row_3_reg_2156[0]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[0]),
        .O(select_ln1027_11_fu_1261_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[1]_i_1 
       (.I0(out_row_3_reg_2156[1]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[1]),
        .O(select_ln1027_11_fu_1261_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[2]_i_1 
       (.I0(out_row_3_reg_2156[2]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[2]),
        .O(select_ln1027_11_fu_1261_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[3]_i_1 
       (.I0(out_row_3_reg_2156[3]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[3]),
        .O(select_ln1027_11_fu_1261_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[4]_i_1 
       (.I0(out_row_3_reg_2156[4]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[4]),
        .O(select_ln1027_11_fu_1261_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[5]_i_1 
       (.I0(out_row_3_reg_2156[5]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[5]),
        .O(select_ln1027_11_fu_1261_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[6]_i_1 
       (.I0(out_row_3_reg_2156[6]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[6]),
        .O(select_ln1027_11_fu_1261_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[7]_i_1 
       (.I0(out_row_3_reg_2156[7]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[7]),
        .O(select_ln1027_11_fu_1261_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_row_fu_248[8]_i_1 
       (.I0(out_row_3_reg_2156[8]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(out_row_1_reg_2130[8]),
        .O(select_ln1027_11_fu_1261_p3[8]));
  FDRE \out_row_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[0]),
        .Q(out_row_fu_248[0]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[1]),
        .Q(out_row_fu_248[1]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[2]),
        .Q(out_row_fu_248[2]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[3]),
        .Q(out_row_fu_248[3]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[4]),
        .Q(out_row_fu_248[4]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[5]),
        .Q(out_row_fu_248[5]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[6]),
        .Q(out_row_fu_248[6]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[7]),
        .Q(out_row_fu_248[7]),
        .R(indvar_flatten242_fu_252));
  FDRE \out_row_fu_248_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_11_fu_1261_p3[8]),
        .Q(out_row_fu_248[8]),
        .R(indvar_flatten242_fu_252));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_0_i_1
       (.I0(\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(p_23_in),
        .I3(ap_enable_reg_pp0_iter2),
        .O(we1));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_10
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_101),
        .I2(add_ln984_fu_1808_p2_n_101),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[4]),
        .O(address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_10__0
       (.I0(add_ln984_1_reg_2456_reg_n_101),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_101),
        .O(add_ln984_1_reg_2456_reg_0[4]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_11
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_102),
        .I2(add_ln984_fu_1808_p2_n_102),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[3]),
        .O(address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_11__0
       (.I0(add_ln984_1_reg_2456_reg_n_102),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_102),
        .O(add_ln984_1_reg_2456_reg_0[3]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_12
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_103),
        .I2(add_ln984_fu_1808_p2_n_103),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[2]),
        .O(address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_12__0
       (.I0(add_ln984_1_reg_2456_reg_n_103),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_103),
        .O(add_ln984_1_reg_2456_reg_0[2]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_13
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_104),
        .I2(add_ln984_fu_1808_p2_n_104),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[1]),
        .O(address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_13__0
       (.I0(add_ln984_1_reg_2456_reg_n_104),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_104),
        .O(add_ln984_1_reg_2456_reg_0[1]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_14
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_105),
        .I2(add_ln984_fu_1808_p2_n_105),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[0]),
        .O(address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_14__0
       (.I0(add_ln984_1_reg_2456_reg_n_105),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_105),
        .O(add_ln984_1_reg_2456_reg_0[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_15
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_4));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__0
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__1
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__2
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_2));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_1__6
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_7 ));
  LUT6 #(
    .INIT(64'hF080F080F0808080)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(p_23_in),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ce0));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[9] [1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_3
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_94),
        .I2(add_ln984_fu_1808_p2_n_94),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[11]),
        .O(address0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_3__0
       (.I0(add_ln984_1_reg_2456_reg_n_94),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_94),
        .O(add_ln984_1_reg_2456_reg_0[11]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_4
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_95),
        .I2(add_ln984_fu_1808_p2_n_95),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[10]),
        .O(address0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_4__0
       (.I0(add_ln984_1_reg_2456_reg_n_95),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_95),
        .O(add_ln984_1_reg_2456_reg_0[10]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_5
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_96),
        .I2(add_ln984_fu_1808_p2_n_96),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[9]),
        .O(address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_5__0
       (.I0(add_ln984_1_reg_2456_reg_n_96),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_96),
        .O(add_ln984_1_reg_2456_reg_0[9]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_6
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_97),
        .I2(add_ln984_fu_1808_p2_n_97),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[8]),
        .O(address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_6__0
       (.I0(add_ln984_1_reg_2456_reg_n_97),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_97),
        .O(add_ln984_1_reg_2456_reg_0[8]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_7
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_98),
        .I2(add_ln984_fu_1808_p2_n_98),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[7]),
        .O(address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_7__0
       (.I0(add_ln984_1_reg_2456_reg_n_98),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_98),
        .O(add_ln984_1_reg_2456_reg_0[7]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_8
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_99),
        .I2(add_ln984_fu_1808_p2_n_99),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[6]),
        .O(address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_8__0
       (.I0(add_ln984_1_reg_2456_reg_n_99),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_99),
        .O(add_ln984_1_reg_2456_reg_0[6]));
  LUT6 #(
    .INIT(64'hFFD8D8D800D8D8D8)) 
    ram_reg_0_i_9
       (.I0(ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950),
        .I1(add_ln984_1_reg_2456_reg_n_100),
        .I2(add_ln984_fu_1808_p2_n_100),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(address1[5]),
        .O(address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_i_9__0
       (.I0(add_ln984_1_reg_2456_reg_n_100),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(add_ln984_fu_1808_p2_n_100),
        .O(add_ln984_1_reg_2456_reg_0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ce1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__0
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__1
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_3));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__2
       (.I0(p_23_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_CS_fsm_reg[9] [1]),
        .O(ap_enable_reg_pp0_iter2_reg_5));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__3
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__4
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__5
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_6 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_1_i_1__6
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\ap_CS_fsm_reg[9] [1]),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_8 ));
  LUT3 #(
    .INIT(8'h12)) 
    \row_idx_mid1_reg_2275[3]_i_2 
       (.I0(row_stride_fu_240[0]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(row_stride_fu_240[1]),
        .O(\row_idx_mid1_reg_2275[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \row_idx_mid1_reg_2275[3]_i_3 
       (.I0(icmp_ln1027_4_reg_2162),
        .I1(row_stride_fu_240[0]),
        .O(\row_idx_mid1_reg_2275[3]_i_3_n_0 ));
  FDRE \row_idx_mid1_reg_2275_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[0]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[10] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[10]),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[1]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[2] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[2]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[3] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[3]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[4] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[4]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[5] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[5]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[6] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[6]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[7] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[7]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[8] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[8]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE \row_idx_mid1_reg_2275_reg[9] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(row_idx_mid1_fu_1093_p2[9]),
        .Q(sel0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \row_stride_3_reg_2264[0]_i_1 
       (.I0(icmp_ln1027_4_reg_2162),
        .I1(row_stride_fu_240[0]),
        .O(zext_ln1027_5_fu_1089_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \row_stride_3_reg_2264[1]_i_1 
       (.I0(row_stride_fu_240[0]),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(row_stride_fu_240[1]),
        .O(zext_ln1027_5_fu_1089_p1[1]));
  FDRE \row_stride_3_reg_2264_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(zext_ln1027_5_fu_1089_p1[0]),
        .Q(row_stride_3_reg_2264[0]),
        .R(1'b0));
  FDRE \row_stride_3_reg_2264_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(zext_ln1027_5_fu_1089_p1[1]),
        .Q(row_stride_3_reg_2264[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_stride_fu_240[0]_i_1 
       (.I0(row_stride_3_reg_2264[0]),
        .I1(select_ln1027_10_reg_2184),
        .I2(select_ln1027_reg_2249[0]),
        .O(select_ln1027_24_fu_1339_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_stride_fu_240[1]_i_1 
       (.I0(row_stride_3_reg_2264[1]),
        .I1(select_ln1027_10_reg_2184),
        .I2(select_ln1027_reg_2249[1]),
        .O(select_ln1027_24_fu_1339_p3[1]));
  FDRE \row_stride_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_24_fu_1339_p3[0]),
        .Q(row_stride_fu_240[0]),
        .R(indvar_flatten242_fu_252));
  FDRE \row_stride_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten136_fu_244),
        .D(select_ln1027_24_fu_1339_p3[1]),
        .Q(row_stride_fu_240[1]),
        .R(indvar_flatten242_fu_252));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_10_reg_2184[0]_i_1 
       (.I0(\select_ln1027_10_reg_2184_reg[0]_0 ),
        .I1(icmp_ln1027_4_fu_910_p2_carry__0_n_2),
        .I2(icmp_ln1027_7_fu_932_p2),
        .O(select_ln1027_10_fu_937_p3));
  FDRE \select_ln1027_10_reg_2184_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(select_ln1027_10_fu_937_p3),
        .Q(select_ln1027_10_reg_2184),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_12_reg_2270[0]_i_1 
       (.I0(out_col_1_reg_2114[0]),
        .I1(or_ln1027_1_reg_2198),
        .O(select_ln1027_12_fu_1083_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_12_reg_2270[3]_i_1 
       (.I0(out_col_1_reg_2114[3]),
        .I1(or_ln1027_1_reg_2198),
        .O(select_ln1027_12_fu_1083_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_12_reg_2270[5]_i_1 
       (.I0(out_col_1_reg_2114[5]),
        .I1(or_ln1027_1_reg_2198),
        .O(select_ln1027_12_fu_1083_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_12_reg_2270[7]_i_1 
       (.I0(out_col_1_reg_2114[7]),
        .I1(or_ln1027_1_reg_2198),
        .O(select_ln1027_12_fu_1083_p3[7]));
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln1027_12_reg_2270[8]_i_1 
       (.I0(or_ln1027_1_reg_2198),
        .I1(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  FDRE \select_ln1027_12_reg_2270_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_12_fu_1083_p3[0]),
        .Q(select_ln1027_12_reg_2270[0]),
        .R(1'b0));
  FDRE \select_ln1027_12_reg_2270_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(out_col_1_reg_2114[1]),
        .Q(select_ln1027_12_reg_2270[1]),
        .R(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  FDRE \select_ln1027_12_reg_2270_reg[2] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(out_col_1_reg_2114[2]),
        .Q(select_ln1027_12_reg_2270[2]),
        .R(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  FDRE \select_ln1027_12_reg_2270_reg[3] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_12_fu_1083_p3[3]),
        .Q(select_ln1027_12_reg_2270[3]),
        .R(1'b0));
  FDRE \select_ln1027_12_reg_2270_reg[4] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(out_col_1_reg_2114[4]),
        .Q(select_ln1027_12_reg_2270[4]),
        .R(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  FDRE \select_ln1027_12_reg_2270_reg[5] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_12_fu_1083_p3[5]),
        .Q(select_ln1027_12_reg_2270[5]),
        .R(1'b0));
  FDRE \select_ln1027_12_reg_2270_reg[6] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(out_col_1_reg_2114[6]),
        .Q(select_ln1027_12_reg_2270[6]),
        .R(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  FDRE \select_ln1027_12_reg_2270_reg[7] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_12_fu_1083_p3[7]),
        .Q(select_ln1027_12_reg_2270[7]),
        .R(1'b0));
  FDRE \select_ln1027_12_reg_2270_reg[8] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(out_col_1_reg_2114[8]),
        .Q(select_ln1027_12_reg_2270[8]),
        .R(\select_ln1027_12_reg_2270[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8F8F888)) 
    \select_ln1027_22_reg_2281[0]_i_1 
       (.I0(\select_ln1027_22_reg_2281[0]_i_2_n_0 ),
        .I1(\select_ln1027_22_reg_2281[0]_i_3_n_0 ),
        .I2(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .I3(select_ln1027_10_reg_2184),
        .I4(icmp_ln1027_4_reg_2162),
        .O(select_ln1027_22_fu_1105_p3));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    \select_ln1027_22_reg_2281[0]_i_2 
       (.I0(select_ln1027_10_reg_2184),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(input_ch_idx_fu_220[1]),
        .I3(\select_ln1027_22_reg_2281_reg[0]_0 [1]),
        .I4(\select_ln1027_22_reg_2281_reg[0]_0 [2]),
        .I5(input_ch_idx_fu_220[2]),
        .O(\select_ln1027_22_reg_2281[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_22_reg_2281[0]_i_3 
       (.I0(\select_ln1027_22_reg_2281_reg[0]_0 [0]),
        .I1(input_ch_idx_fu_220[0]),
        .I2(input_ch_idx_fu_220[3]),
        .I3(\select_ln1027_22_reg_2281_reg[0]_0 [3]),
        .O(\select_ln1027_22_reg_2281[0]_i_3_n_0 ));
  FDRE \select_ln1027_22_reg_2281_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_22_fu_1105_p3),
        .Q(select_ln1027_22_reg_2281),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF820000008200)) 
    \select_ln1027_23_reg_2286[0]_i_1 
       (.I0(\select_ln1027_23_reg_2286[0]_i_2_n_0 ),
        .I1(\indvar_flatten_fu_228_reg_n_0_[5] ),
        .I2(\select_ln1027_23_reg_2286_reg[0]_0 [5]),
        .I3(\select_ln1027_23_reg_2286[0]_i_3_n_0 ),
        .I4(\select_ln1027_23_reg_2286[0]_i_4_n_0 ),
        .I5(\select_ln1027_23_reg_2286_reg[0]_1 ),
        .O(p_2_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln1027_23_reg_2286[0]_i_2 
       (.I0(\indvar_flatten_fu_228_reg_n_0_[3] ),
        .I1(\select_ln1027_23_reg_2286_reg[0]_0 [3]),
        .I2(\indvar_flatten_fu_228_reg_n_0_[4] ),
        .I3(\select_ln1027_23_reg_2286_reg[0]_0 [4]),
        .O(\select_ln1027_23_reg_2286[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \select_ln1027_23_reg_2286[0]_i_3 
       (.I0(\indvar_flatten_fu_228_reg_n_0_[0] ),
        .I1(\select_ln1027_23_reg_2286_reg[0]_0 [0]),
        .I2(\indvar_flatten_fu_228_reg_n_0_[1] ),
        .I3(\select_ln1027_23_reg_2286_reg[0]_0 [1]),
        .I4(\indvar_flatten_fu_228_reg_n_0_[2] ),
        .I5(\select_ln1027_23_reg_2286_reg[0]_0 [2]),
        .O(\select_ln1027_23_reg_2286[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \select_ln1027_23_reg_2286[0]_i_4 
       (.I0(select_ln1027_10_reg_2184),
        .I1(icmp_ln1027_4_reg_2162),
        .O(\select_ln1027_23_reg_2286[0]_i_4_n_0 ));
  FDRE \select_ln1027_23_reg_2286_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(p_2_in),
        .Q(select_ln1027_23_reg_2286),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \select_ln1027_25_reg_2309[0]_i_1 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I1(col_stride_fu_224[0]),
        .I2(p_1_in),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(\select_ln1027_25_reg_2309[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA0CAA)) 
    \select_ln1027_25_reg_2309[1]_i_1 
       (.I0(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .I1(col_stride_fu_224[1]),
        .I2(p_1_in),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(\select_ln1027_25_reg_2309[1]_i_1_n_0 ));
  FDRE \select_ln1027_25_reg_2309_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1027_25_reg_2309[0]_i_1_n_0 ),
        .Q(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \select_ln1027_25_reg_2309_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1027_25_reg_2309[1]_i_1_n_0 ),
        .Q(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    \select_ln1027_27_reg_2324[0]_i_1 
       (.I0(notrhs_mid1192_reg_889),
        .I1(select_ln1027_10_reg_2184),
        .I2(icmp_ln1027_4_reg_2162),
        .I3(notrhs_fu_991_p2),
        .I4(p_2_in),
        .I5(notrhs_mid1_fu_1154_p2),
        .O(select_ln1027_27_fu_1159_p3));
  FDRE \select_ln1027_27_reg_2324_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_27_fu_1159_p3),
        .Q(select_ln1027_27_reg_2324),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1027_2_reg_2179[0]_i_1 
       (.I0(notlhs_mid1_fu_919_p2),
        .I1(icmp_ln1027_4_fu_910_p2_carry__0_n_2),
        .I2(notlhs_fu_885_p2),
        .O(select_ln1027_2_fu_924_p3));
  FDRE \select_ln1027_2_reg_2179_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1027_4_reg_21620),
        .D(select_ln1027_2_fu_924_p3),
        .Q(select_ln1027_2_reg_2179),
        .R(1'b0));
  FDRE \select_ln1027_33_reg_2349_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(p_3_in),
        .Q(select_ln1027_33_reg_2349),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln1027_35_reg_2361[0]_i_1 
       (.I0(input_ch_idx_load_reg_2244[0]),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_22_reg_2281),
        .I3(select_ln1027_23_reg_2286),
        .O(select_ln1027_35_fu_1442_p3[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln1027_35_reg_2361[1]_i_1 
       (.I0(input_ch_idx_load_reg_2244[1]),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_22_reg_2281),
        .I3(select_ln1027_23_reg_2286),
        .O(select_ln1027_35_fu_1442_p3[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln1027_35_reg_2361[2]_i_1 
       (.I0(input_ch_idx_load_reg_2244[2]),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_22_reg_2281),
        .I3(select_ln1027_23_reg_2286),
        .O(select_ln1027_35_fu_1442_p3[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_35_reg_2361[3]_i_1 
       (.I0(p_23_in),
        .I1(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .O(brmerge_mid131_reg_23440));
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln1027_35_reg_2361[3]_i_2 
       (.I0(input_ch_idx_load_reg_2244[3]),
        .I1(or_ln1027_1_reg_2198),
        .I2(select_ln1027_22_reg_2281),
        .I3(select_ln1027_23_reg_2286),
        .O(select_ln1027_35_fu_1442_p3[3]));
  FDRE \select_ln1027_35_reg_2361_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_35_fu_1442_p3[0]),
        .Q(select_ln1027_35_reg_2361[0]),
        .R(1'b0));
  FDRE \select_ln1027_35_reg_2361_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_35_fu_1442_p3[1]),
        .Q(select_ln1027_35_reg_2361[1]),
        .R(1'b0));
  FDRE \select_ln1027_35_reg_2361_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_35_fu_1442_p3[2]),
        .Q(select_ln1027_35_reg_2361[2]),
        .R(1'b0));
  FDRE \select_ln1027_35_reg_2361_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_35_fu_1442_p3[3]),
        .Q(select_ln1027_35_reg_2361[3]),
        .R(1'b0));
  FDRE \select_ln1027_37_reg_2376_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_37_reg_23760),
        .Q(select_ln1027_37_reg_2376),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \select_ln1027_39_reg_2385[0]_i_1 
       (.I0(\select_ln1027_39_reg_2385[0]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I3(p_3_in),
        .I4(\brmerge_mid1_reg_2371[0]_i_1_n_0 ),
        .I5(\select_ln1027_39_reg_2385[0]_i_3_n_0 ),
        .O(select_ln1027_39_fu_1535_p3));
  LUT6 #(
    .INIT(64'h1414140000001400)) 
    \select_ln1027_39_reg_2385[0]_i_2 
       (.I0(Q[1]),
        .I1(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .I2(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .I3(select_ln1027_22_reg_2281),
        .I4(select_ln1027_23_reg_2286),
        .I5(\select_ln1027_33_reg_2349_reg[0]_0 ),
        .O(\select_ln1027_39_reg_2385[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00E0)) 
    \select_ln1027_39_reg_2385[0]_i_3 
       (.I0(notlhs1_mid1182_reg_884),
        .I1(\brmerge_mid131_reg_2344[0]_i_1_n_0 ),
        .I2(select_ln1027_23_reg_2286),
        .I3(p_3_in),
        .I4(\select_ln1027_39_reg_2385[0]_i_4_n_0 ),
        .I5(\select_ln1027_39_reg_2385[0]_i_5_n_0 ),
        .O(\select_ln1027_39_reg_2385[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF00FEFE)) 
    \select_ln1027_39_reg_2385[0]_i_4 
       (.I0(notrhs2_reg_2239),
        .I1(icmp_ln1027_4_reg_2162),
        .I2(select_ln1027_10_reg_2184),
        .I3(select_ln1027_15_fu_1303_p3__1),
        .I4(p_3_in),
        .I5(select_ln1027_23_reg_2286),
        .O(\select_ln1027_39_reg_2385[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAFAAAE)) 
    \select_ln1027_39_reg_2385[0]_i_5 
       (.I0(\select_ln1027_39_reg_2385[0]_i_7_n_0 ),
        .I1(p_4_in),
        .I2(select_ln1027_23_reg_2286),
        .I3(select_ln1027_22_reg_2281),
        .I4(notlhs1_reg_2225),
        .O(\select_ln1027_39_reg_2385[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFAABEAA)) 
    \select_ln1027_39_reg_2385[0]_i_6 
       (.I0(\select_ln1027_39_reg_2385[0]_i_8_n_0 ),
        .I1(Q[1]),
        .I2(row_stride_3_reg_2264[1]),
        .I3(select_ln1027_10_reg_2184),
        .I4(Q[2]),
        .O(select_ln1027_15_fu_1303_p3__1));
  LUT6 #(
    .INIT(64'hF0A0A0A0B0B0F0B0)) 
    \select_ln1027_39_reg_2385[0]_i_7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(p_3_in),
        .I3(Q[1]),
        .I4(\select_ln1027_25_reg_2309_reg_n_0_[1] ),
        .I5(\select_ln1027_25_reg_2309_reg_n_0_[0] ),
        .O(\select_ln1027_39_reg_2385[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3CFF3CAA3C003CAA)) 
    \select_ln1027_39_reg_2385[0]_i_8 
       (.I0(notlhs1_reg_2225),
        .I1(row_stride_3_reg_2264[0]),
        .I2(Q[0]),
        .I3(select_ln1027_10_reg_2184),
        .I4(icmp_ln1027_4_reg_2162),
        .I5(notlhs1_mid1182_reg_884),
        .O(\select_ln1027_39_reg_2385[0]_i_8_n_0 ));
  FDRE \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(select_ln1027_39_reg_2385),
        .Q(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \select_ln1027_39_reg_2385_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_mid131_reg_23440),
        .D(select_ln1027_39_fu_1535_p3),
        .Q(select_ln1027_39_reg_2385),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_reg_2249[0]_i_1 
       (.I0(row_stride_fu_240[0]),
        .I1(icmp_ln1027_4_reg_2162),
        .O(select_ln1027_fu_1017_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1027_reg_2249[1]_i_1 
       (.I0(row_stride_fu_240[1]),
        .I1(icmp_ln1027_4_reg_2162),
        .O(select_ln1027_fu_1017_p3[1]));
  FDRE \select_ln1027_reg_2249_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_fu_1017_p3[0]),
        .Q(select_ln1027_reg_2249[0]),
        .R(1'b0));
  FDRE \select_ln1027_reg_2249_reg[1] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(select_ln1027_fu_1017_p3[1]),
        .Q(select_ln1027_reg_2249[1]),
        .R(1'b0));
  FDRE \stride_cast2_cast_reg_2092_reg[0] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\stride_cast2_cast_reg_2092_reg[1]_0 [0]),
        .Q(stride_cast2_cast_reg_2092_reg[0]),
        .R(1'b0));
  FDRE \stride_cast2_cast_reg_2092_reg[1] 
       (.C(ap_clk),
        .CE(p_23_in),
        .D(\stride_cast2_cast_reg_2092_reg[1]_0 [1]),
        .Q(stride_cast2_cast_reg_2092_reg[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_data_sub_data_0_V_1_reg_2421[15]_i_1 
       (.I0(\icmp_ln1027_3_reg_2152_reg_n_0_[0] ),
        .I1(p_23_in),
        .I2(select_ln1027_37_reg_23760),
        .O(tmp_data_sub_data_0_V_1_reg_24210));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[0]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[10]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[11]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[12]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[13]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[14]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[15]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[1]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[2]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[3]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[4]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[5]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[6]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[7]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[8]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_0_V_1_reg_2421_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[9]),
        .Q(tmp_data_sub_data_0_V_1_reg_2421[9]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[16]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[26]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[27]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[28]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[29]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[30]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[31]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[17]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[18]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[19]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[20]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[21]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[22]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[23]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[24]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_1_V_1_reg_2426_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[25]),
        .Q(tmp_data_sub_data_1_V_1_reg_2426[9]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[32]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[42]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[43]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[44]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[45]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[46]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[47]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[33]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[34]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[35]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[36]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[37]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[38]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[39]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[40]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_2_V_1_reg_2431_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[41]),
        .Q(tmp_data_sub_data_2_V_1_reg_2431[9]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[48]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[0]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[10] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[58]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[10]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[11] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[59]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[11]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[12] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[60]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[12]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[13] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[61]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[13]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[14] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[62]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[14]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[15] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[63]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[15]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[49]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[1]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[50]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[2]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[51]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[3]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[52]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[4]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[53]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[5]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[54]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[6]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[55]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[7]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[8] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[56]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[8]),
        .R(1'b0));
  FDRE \tmp_data_sub_data_3_V_1_reg_2436_reg[9] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(inStream_TDATA_int_regslice[57]),
        .Q(tmp_data_sub_data_3_V_1_reg_2436[9]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [0]),
        .Q(tmp_dest_V_reg_2416[0]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [1]),
        .Q(tmp_dest_V_reg_2416[1]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [2]),
        .Q(tmp_dest_V_reg_2416[2]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [3]),
        .Q(tmp_dest_V_reg_2416[3]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [4]),
        .Q(tmp_dest_V_reg_2416[4]),
        .R(1'b0));
  FDRE \tmp_dest_V_reg_2416_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_dest_V_reg_2416_reg[5]_0 [5]),
        .Q(tmp_dest_V_reg_2416[5]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_2411_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_id_V_reg_2411_reg[4]_0 [0]),
        .Q(tmp_id_V_reg_2411[0]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_2411_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_id_V_reg_2411_reg[4]_0 [1]),
        .Q(tmp_id_V_reg_2411[1]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_2411_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_id_V_reg_2411_reg[4]_0 [2]),
        .Q(tmp_id_V_reg_2411[2]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_2411_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_id_V_reg_2411_reg[4]_0 [3]),
        .Q(tmp_id_V_reg_2411[3]),
        .R(1'b0));
  FDRE \tmp_id_V_reg_2411_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_id_V_reg_2411_reg[4]_0 [4]),
        .Q(tmp_id_V_reg_2411[4]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [0]),
        .Q(tmp_keep_V_reg_2396[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [1]),
        .Q(tmp_keep_V_reg_2396[1]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [2]),
        .Q(tmp_keep_V_reg_2396[2]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [3]),
        .Q(tmp_keep_V_reg_2396[3]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [4]),
        .Q(tmp_keep_V_reg_2396[4]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [5]),
        .Q(tmp_keep_V_reg_2396[5]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [6]),
        .Q(tmp_keep_V_reg_2396[6]),
        .R(1'b0));
  FDRE \tmp_keep_V_reg_2396_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_keep_V_reg_2396_reg[7]_0 [7]),
        .Q(tmp_keep_V_reg_2396[7]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [0]),
        .Q(tmp_strb_V_reg_2401[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [1]),
        .Q(tmp_strb_V_reg_2401[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[2] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [2]),
        .Q(tmp_strb_V_reg_2401[2]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[3] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [3]),
        .Q(tmp_strb_V_reg_2401[3]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[4] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [4]),
        .Q(tmp_strb_V_reg_2401[4]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[5] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [5]),
        .Q(tmp_strb_V_reg_2401[5]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[6] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [6]),
        .Q(tmp_strb_V_reg_2401[6]),
        .R(1'b0));
  FDRE \tmp_strb_V_reg_2401_reg[7] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_strb_V_reg_2401_reg[7]_0 [7]),
        .Q(tmp_strb_V_reg_2401[7]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_2406_reg[0] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_user_V_reg_2406_reg[1]_0 [0]),
        .Q(tmp_user_V_reg_2406[0]),
        .R(1'b0));
  FDRE \tmp_user_V_reg_2406_reg[1] 
       (.C(ap_clk),
        .CE(tmp_data_sub_data_0_V_1_reg_24210),
        .D(\tmp_user_V_reg_2406_reg[1]_0 [1]),
        .Q(tmp_user_V_reg_2406[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult63_fu_1191_p2_carry
       (.CI(1'b0),
        .CO({ult63_fu_1191_p2_carry_n_0,ult63_fu_1191_p2_carry_n_1,ult63_fu_1191_p2_carry_n_2,ult63_fu_1191_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ult63_fu_1191_p2_carry_i_1_n_0,ult63_fu_1191_p2_carry_i_2_n_0,ult63_fu_1191_p2_carry_i_3_n_0,ult63_fu_1191_p2_carry_i_4_n_0}),
        .O(NLW_ult63_fu_1191_p2_carry_O_UNCONNECTED[3:0]),
        .S({ult63_fu_1191_p2_carry_i_5_n_0,ult63_fu_1191_p2_carry_i_6_n_0,ult63_fu_1191_p2_carry_i_7_n_0,ult63_fu_1191_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult63_fu_1191_p2_carry__0
       (.CI(ult63_fu_1191_p2_carry_n_0),
        .CO({NLW_ult63_fu_1191_p2_carry__0_CO_UNCONNECTED[3:2],ult63_fu_1191_p2,ult63_fu_1191_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ult63_fu_1191_p2_carry__0_i_1_n_0}),
        .O(NLW_ult63_fu_1191_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ult63_fu_1191_p2_carry__0_i_2_n_0,ult63_fu_1191_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    ult63_fu_1191_p2_carry__0_i_1
       (.I0(col_idx_reg_2231[9]),
        .I1(col_idx_reg_2231[8]),
        .I2(input_w_cast_cast_reg_2100[8]),
        .O(ult63_fu_1191_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ult63_fu_1191_p2_carry__0_i_2
       (.I0(col_idx_reg_2231[10]),
        .O(ult63_fu_1191_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ult63_fu_1191_p2_carry__0_i_3
       (.I0(input_w_cast_cast_reg_2100[8]),
        .I1(col_idx_reg_2231[8]),
        .I2(col_idx_reg_2231[9]),
        .O(ult63_fu_1191_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult63_fu_1191_p2_carry_i_1
       (.I0(col_idx_reg_2231[7]),
        .I1(col_idx_reg_2231[6]),
        .I2(input_w_cast_cast_reg_2100[6]),
        .I3(input_w_cast_cast_reg_2100[7]),
        .O(ult63_fu_1191_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult63_fu_1191_p2_carry_i_2
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(col_idx_reg_2231[4]),
        .I2(col_idx_reg_2231[5]),
        .I3(input_w_cast_cast_reg_2100[5]),
        .O(ult63_fu_1191_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult63_fu_1191_p2_carry_i_3
       (.I0(input_w_cast_cast_reg_2100[2]),
        .I1(col_idx_reg_2231[2]),
        .I2(col_idx_reg_2231[3]),
        .I3(input_w_cast_cast_reg_2100[3]),
        .O(ult63_fu_1191_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult63_fu_1191_p2_carry_i_4
       (.I0(col_idx_reg_2231[1]),
        .I1(col_idx_reg_2231[0]),
        .I2(input_w_cast_cast_reg_2100[0]),
        .I3(input_w_cast_cast_reg_2100[1]),
        .O(ult63_fu_1191_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult63_fu_1191_p2_carry_i_5
       (.I0(col_idx_reg_2231[7]),
        .I1(col_idx_reg_2231[6]),
        .I2(input_w_cast_cast_reg_2100[7]),
        .I3(input_w_cast_cast_reg_2100[6]),
        .O(ult63_fu_1191_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult63_fu_1191_p2_carry_i_6
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(col_idx_reg_2231[4]),
        .I2(input_w_cast_cast_reg_2100[5]),
        .I3(col_idx_reg_2231[5]),
        .O(ult63_fu_1191_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult63_fu_1191_p2_carry_i_7
       (.I0(input_w_cast_cast_reg_2100[3]),
        .I1(col_idx_reg_2231[3]),
        .I2(input_w_cast_cast_reg_2100[2]),
        .I3(col_idx_reg_2231[2]),
        .O(ult63_fu_1191_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult63_fu_1191_p2_carry_i_8
       (.I0(col_idx_reg_2231[1]),
        .I1(col_idx_reg_2231[0]),
        .I2(input_w_cast_cast_reg_2100[1]),
        .I3(input_w_cast_cast_reg_2100[0]),
        .O(ult63_fu_1191_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult65_fu_1044_p2_carry
       (.CI(1'b0),
        .CO({ult65_fu_1044_p2_carry_n_0,ult65_fu_1044_p2_carry_n_1,ult65_fu_1044_p2_carry_n_2,ult65_fu_1044_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({mul_9ns_2ns_11_1_1_U7_n_12,mul_9ns_2ns_11_1_1_U7_n_13,mul_9ns_2ns_11_1_1_U7_n_14,mul_9ns_2ns_11_1_1_U7_n_15}),
        .O(NLW_ult65_fu_1044_p2_carry_O_UNCONNECTED[3:0]),
        .S({mul_9ns_2ns_11_1_1_U7_n_16,mul_9ns_2ns_11_1_1_U7_n_17,mul_9ns_2ns_11_1_1_U7_n_18,mul_9ns_2ns_11_1_1_U7_n_19}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult65_fu_1044_p2_carry__0
       (.CI(ult65_fu_1044_p2_carry_n_0),
        .CO({NLW_ult65_fu_1044_p2_carry__0_CO_UNCONNECTED[3:2],ult65_fu_1044_p2,ult65_fu_1044_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_9ns_2ns_11_1_1_U7_n_22}),
        .O(NLW_ult65_fu_1044_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,mul_9ns_2ns_11_1_1_U7_n_20,mul_9ns_2ns_11_1_1_U7_n_21}));
  FDRE \ult65_reg_2259_reg[0] 
       (.C(ap_clk),
        .CE(conv3_i_i_i3291609_mid1_reg_23150),
        .D(ult65_fu_1044_p2),
        .Q(ult65_reg_2259),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult67_fu_1281_p2_carry
       (.CI(1'b0),
        .CO({ult67_fu_1281_p2_carry_n_0,ult67_fu_1281_p2_carry_n_1,ult67_fu_1281_p2_carry_n_2,ult67_fu_1281_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ult67_fu_1281_p2_carry_i_1_n_0,ult67_fu_1281_p2_carry_i_2_n_0,ult67_fu_1281_p2_carry_i_3_n_0,ult67_fu_1281_p2_carry_i_4_n_0}),
        .O(NLW_ult67_fu_1281_p2_carry_O_UNCONNECTED[3:0]),
        .S({ult67_fu_1281_p2_carry_i_5_n_0,ult67_fu_1281_p2_carry_i_6_n_0,ult67_fu_1281_p2_carry_i_7_n_0,ult67_fu_1281_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult67_fu_1281_p2_carry__0
       (.CI(ult67_fu_1281_p2_carry_n_0),
        .CO({NLW_ult67_fu_1281_p2_carry__0_CO_UNCONNECTED[3:2],ult67_fu_1281_p2,ult67_fu_1281_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ult67_fu_1281_p2_carry__0_i_1_n_0}),
        .O(NLW_ult67_fu_1281_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ult67_fu_1281_p2_carry__0_i_2_n_0,ult67_fu_1281_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    ult67_fu_1281_p2_carry__0_i_1
       (.I0(sel0[9]),
        .I1(sel0[8]),
        .I2(input_h_cast_cast_reg_2107_reg[8]),
        .O(ult67_fu_1281_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ult67_fu_1281_p2_carry__0_i_2
       (.I0(sel0[10]),
        .O(ult67_fu_1281_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ult67_fu_1281_p2_carry__0_i_3
       (.I0(input_h_cast_cast_reg_2107_reg[8]),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .O(ult67_fu_1281_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult67_fu_1281_p2_carry_i_1
       (.I0(input_h_cast_cast_reg_2107_reg[6]),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .I3(input_h_cast_cast_reg_2107_reg[7]),
        .O(ult67_fu_1281_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult67_fu_1281_p2_carry_i_2
       (.I0(input_h_cast_cast_reg_2107_reg[4]),
        .I1(sel0[4]),
        .I2(sel0[5]),
        .I3(input_h_cast_cast_reg_2107_reg[5]),
        .O(ult67_fu_1281_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult67_fu_1281_p2_carry_i_3
       (.I0(input_h_cast_cast_reg_2107_reg[2]),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(input_h_cast_cast_reg_2107_reg[3]),
        .O(ult67_fu_1281_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult67_fu_1281_p2_carry_i_4
       (.I0(input_h_cast_cast_reg_2107_reg[0]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(input_h_cast_cast_reg_2107_reg[1]),
        .O(ult67_fu_1281_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult67_fu_1281_p2_carry_i_5
       (.I0(input_h_cast_cast_reg_2107_reg[6]),
        .I1(sel0[6]),
        .I2(input_h_cast_cast_reg_2107_reg[7]),
        .I3(sel0[7]),
        .O(ult67_fu_1281_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult67_fu_1281_p2_carry_i_6
       (.I0(input_h_cast_cast_reg_2107_reg[4]),
        .I1(sel0[4]),
        .I2(input_h_cast_cast_reg_2107_reg[5]),
        .I3(sel0[5]),
        .O(ult67_fu_1281_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult67_fu_1281_p2_carry_i_7
       (.I0(input_h_cast_cast_reg_2107_reg[2]),
        .I1(sel0[2]),
        .I2(input_h_cast_cast_reg_2107_reg[3]),
        .I3(sel0[3]),
        .O(ult67_fu_1281_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult67_fu_1281_p2_carry_i_8
       (.I0(input_h_cast_cast_reg_2107_reg[0]),
        .I1(sel0[0]),
        .I2(input_h_cast_cast_reg_2107_reg[1]),
        .I3(sel0[1]),
        .O(ult67_fu_1281_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult69_fu_1370_p2_carry
       (.CI(1'b0),
        .CO({ult69_fu_1370_p2_carry_n_0,ult69_fu_1370_p2_carry_n_1,ult69_fu_1370_p2_carry_n_2,ult69_fu_1370_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ult69_fu_1370_p2_carry_i_1_n_0,ult69_fu_1370_p2_carry_i_2_n_0,ult69_fu_1370_p2_carry_i_3_n_0,ult69_fu_1370_p2_carry_i_4_n_0}),
        .O(NLW_ult69_fu_1370_p2_carry_O_UNCONNECTED[3:0]),
        .S({ult69_fu_1370_p2_carry_i_5_n_0,ult69_fu_1370_p2_carry_i_6_n_0,ult69_fu_1370_p2_carry_i_7_n_0,ult69_fu_1370_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult69_fu_1370_p2_carry__0
       (.CI(ult69_fu_1370_p2_carry_n_0),
        .CO({NLW_ult69_fu_1370_p2_carry__0_CO_UNCONNECTED[3:2],ult69_fu_1370_p2,ult69_fu_1370_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ult69_fu_1370_p2_carry__0_i_1_n_0}),
        .O(NLW_ult69_fu_1370_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ult69_fu_1370_p2_carry__0_i_2_n_0,ult69_fu_1370_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    ult69_fu_1370_p2_carry__0_i_1
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I2(input_w_cast_cast_reg_2100[8]),
        .O(ult69_fu_1370_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ult69_fu_1370_p2_carry__0_i_2
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[10]),
        .O(ult69_fu_1370_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ult69_fu_1370_p2_carry__0_i_3
       (.I0(input_w_cast_cast_reg_2100[8]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[8]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[9]),
        .O(ult69_fu_1370_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult69_fu_1370_p2_carry_i_1
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I2(input_w_cast_cast_reg_2100[6]),
        .I3(input_w_cast_cast_reg_2100[7]),
        .O(ult69_fu_1370_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult69_fu_1370_p2_carry_i_2
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .I3(input_w_cast_cast_reg_2100[5]),
        .O(ult69_fu_1370_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult69_fu_1370_p2_carry_i_3
       (.I0(input_w_cast_cast_reg_2100[2]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .I2(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I3(input_w_cast_cast_reg_2100[3]),
        .O(ult69_fu_1370_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult69_fu_1370_p2_carry_i_4
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I2(input_w_cast_cast_reg_2100[0]),
        .I3(input_w_cast_cast_reg_2100[1]),
        .O(ult69_fu_1370_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult69_fu_1370_p2_carry_i_5
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[7]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[6]),
        .I2(input_w_cast_cast_reg_2100[7]),
        .I3(input_w_cast_cast_reg_2100[6]),
        .O(ult69_fu_1370_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult69_fu_1370_p2_carry_i_6
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[4]),
        .I2(input_w_cast_cast_reg_2100[5]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[5]),
        .O(ult69_fu_1370_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult69_fu_1370_p2_carry_i_7
       (.I0(input_w_cast_cast_reg_2100[3]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[3]),
        .I2(input_w_cast_cast_reg_2100[2]),
        .I3(conv3_i_i_i3291609_mid1_reg_2315[2]),
        .O(ult69_fu_1370_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult69_fu_1370_p2_carry_i_8
       (.I0(conv3_i_i_i3291609_mid1_reg_2315[1]),
        .I1(conv3_i_i_i3291609_mid1_reg_2315[0]),
        .I2(input_w_cast_cast_reg_2100[1]),
        .I3(input_w_cast_cast_reg_2100[0]),
        .O(ult69_fu_1370_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult71_fu_1485_p2_carry
       (.CI(1'b0),
        .CO({ult71_fu_1485_p2_carry_n_0,ult71_fu_1485_p2_carry_n_1,ult71_fu_1485_p2_carry_n_2,ult71_fu_1485_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ult71_fu_1485_p2_carry_i_1_n_0,ult71_fu_1485_p2_carry_i_2_n_0,ult71_fu_1485_p2_carry_i_3_n_0,ult71_fu_1485_p2_carry_i_4_n_0}),
        .O(NLW_ult71_fu_1485_p2_carry_O_UNCONNECTED[3:0]),
        .S({ult71_fu_1485_p2_carry_i_5_n_0,ult71_fu_1485_p2_carry_i_6_n_0,ult71_fu_1485_p2_carry_i_7_n_0,ult71_fu_1485_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult71_fu_1485_p2_carry__0
       (.CI(ult71_fu_1485_p2_carry_n_0),
        .CO({NLW_ult71_fu_1485_p2_carry__0_CO_UNCONNECTED[3:2],ult71_fu_1485_p2,ult71_fu_1485_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ult71_fu_1485_p2_carry__0_i_1_n_0}),
        .O(NLW_ult71_fu_1485_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ult71_fu_1485_p2_carry__0_i_2_n_0,ult71_fu_1485_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    ult71_fu_1485_p2_carry__0_i_1
       (.I0(p_0_in[9]),
        .I1(p_0_in[8]),
        .I2(input_w_cast_cast_reg_2100[8]),
        .O(ult71_fu_1485_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ult71_fu_1485_p2_carry__0_i_2
       (.I0(p_0_in[10]),
        .O(ult71_fu_1485_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ult71_fu_1485_p2_carry__0_i_3
       (.I0(input_w_cast_cast_reg_2100[8]),
        .I1(p_0_in[8]),
        .I2(p_0_in[9]),
        .O(ult71_fu_1485_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult71_fu_1485_p2_carry_i_1
       (.I0(p_0_in[7]),
        .I1(p_0_in[6]),
        .I2(input_w_cast_cast_reg_2100[6]),
        .I3(input_w_cast_cast_reg_2100[7]),
        .O(ult71_fu_1485_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult71_fu_1485_p2_carry_i_2
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(p_0_in[4]),
        .I2(p_0_in[5]),
        .I3(input_w_cast_cast_reg_2100[5]),
        .O(ult71_fu_1485_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult71_fu_1485_p2_carry_i_3
       (.I0(input_w_cast_cast_reg_2100[2]),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(input_w_cast_cast_reg_2100[3]),
        .O(ult71_fu_1485_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    ult71_fu_1485_p2_carry_i_4
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(input_w_cast_cast_reg_2100[0]),
        .I3(input_w_cast_cast_reg_2100[1]),
        .O(ult71_fu_1485_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult71_fu_1485_p2_carry_i_5
       (.I0(p_0_in[7]),
        .I1(p_0_in[6]),
        .I2(input_w_cast_cast_reg_2100[7]),
        .I3(input_w_cast_cast_reg_2100[6]),
        .O(ult71_fu_1485_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult71_fu_1485_p2_carry_i_6
       (.I0(input_w_cast_cast_reg_2100[4]),
        .I1(p_0_in[4]),
        .I2(input_w_cast_cast_reg_2100[5]),
        .I3(p_0_in[5]),
        .O(ult71_fu_1485_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult71_fu_1485_p2_carry_i_7
       (.I0(input_w_cast_cast_reg_2100[2]),
        .I1(p_0_in[2]),
        .I2(input_w_cast_cast_reg_2100[3]),
        .I3(p_0_in[3]),
        .O(ult71_fu_1485_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8421)) 
    ult71_fu_1485_p2_carry_i_8
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(input_w_cast_cast_reg_2100[1]),
        .I3(input_w_cast_cast_reg_2100[0]),
        .O(ult71_fu_1485_p2_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult_fu_978_p2_carry
       (.CI(1'b0),
        .CO({ult_fu_978_p2_carry_n_0,ult_fu_978_p2_carry_n_1,ult_fu_978_p2_carry_n_2,ult_fu_978_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ult_fu_978_p2_carry_i_1_n_0,ult_fu_978_p2_carry_i_2_n_0,ult_fu_978_p2_carry_i_3_n_0,ult_fu_978_p2_carry_i_4_n_0}),
        .O(NLW_ult_fu_978_p2_carry_O_UNCONNECTED[3:0]),
        .S({ult_fu_978_p2_carry_i_5_n_0,ult_fu_978_p2_carry_i_6_n_0,ult_fu_978_p2_carry_i_7_n_0,ult_fu_978_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ult_fu_978_p2_carry__0
       (.CI(ult_fu_978_p2_carry_n_0),
        .CO({NLW_ult_fu_978_p2_carry__0_CO_UNCONNECTED[3:2],ult_fu_978_p2,ult_fu_978_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ult_fu_978_p2_carry__0_i_1_n_0}),
        .O(NLW_ult_fu_978_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ult_fu_978_p2_carry__0_i_2_n_0,ult_fu_978_p2_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h10)) 
    ult_fu_978_p2_carry__0_i_1
       (.I0(row_idx_fu_963_p2[9]),
        .I1(row_idx_fu_963_p2[8]),
        .I2(input_h_cast_cast_reg_2107_reg[8]),
        .O(ult_fu_978_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ult_fu_978_p2_carry__0_i_2
       (.I0(row_idx_fu_963_p2[10]),
        .O(ult_fu_978_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    ult_fu_978_p2_carry__0_i_3
       (.I0(input_h_cast_cast_reg_2107_reg[8]),
        .I1(row_idx_fu_963_p2[8]),
        .I2(row_idx_fu_963_p2[9]),
        .O(ult_fu_978_p2_carry__0_i_3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ult_fu_978_p2_carry__0_i_4
       (.CI(ult_fu_978_p2_carry_i_9_n_0),
        .CO({NLW_ult_fu_978_p2_carry__0_i_4_CO_UNCONNECTED[3:2],ult_fu_978_p2_carry__0_i_4_n_2,ult_fu_978_p2_carry__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ult_fu_978_p2_carry__0_i_4_O_UNCONNECTED[3],row_idx_fu_963_p2[10:8]}),
        .S({1'b0,conv3_i_i_i2821607_reg_2140[10:8]}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult_fu_978_p2_carry_i_1
       (.I0(input_h_cast_cast_reg_2107_reg[6]),
        .I1(row_idx_fu_963_p2[6]),
        .I2(row_idx_fu_963_p2[7]),
        .I3(input_h_cast_cast_reg_2107_reg[7]),
        .O(ult_fu_978_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult_fu_978_p2_carry_i_2
       (.I0(input_h_cast_cast_reg_2107_reg[4]),
        .I1(row_idx_fu_963_p2[4]),
        .I2(row_idx_fu_963_p2[5]),
        .I3(input_h_cast_cast_reg_2107_reg[5]),
        .O(ult_fu_978_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult_fu_978_p2_carry_i_3
       (.I0(input_h_cast_cast_reg_2107_reg[2]),
        .I1(row_idx_fu_963_p2[2]),
        .I2(row_idx_fu_963_p2[3]),
        .I3(input_h_cast_cast_reg_2107_reg[3]),
        .O(ult_fu_978_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ult_fu_978_p2_carry_i_4
       (.I0(input_h_cast_cast_reg_2107_reg[0]),
        .I1(row_idx_fu_963_p2[0]),
        .I2(row_idx_fu_963_p2[1]),
        .I3(input_h_cast_cast_reg_2107_reg[1]),
        .O(ult_fu_978_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_978_p2_carry_i_5
       (.I0(row_idx_fu_963_p2[7]),
        .I1(input_h_cast_cast_reg_2107_reg[7]),
        .I2(input_h_cast_cast_reg_2107_reg[6]),
        .I3(row_idx_fu_963_p2[6]),
        .O(ult_fu_978_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_978_p2_carry_i_6
       (.I0(row_idx_fu_963_p2[5]),
        .I1(input_h_cast_cast_reg_2107_reg[5]),
        .I2(input_h_cast_cast_reg_2107_reg[4]),
        .I3(row_idx_fu_963_p2[4]),
        .O(ult_fu_978_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_978_p2_carry_i_7
       (.I0(row_idx_fu_963_p2[3]),
        .I1(input_h_cast_cast_reg_2107_reg[3]),
        .I2(input_h_cast_cast_reg_2107_reg[2]),
        .I3(row_idx_fu_963_p2[2]),
        .O(ult_fu_978_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_978_p2_carry_i_8
       (.I0(row_idx_fu_963_p2[1]),
        .I1(input_h_cast_cast_reg_2107_reg[1]),
        .I2(input_h_cast_cast_reg_2107_reg[0]),
        .I3(row_idx_fu_963_p2[0]),
        .O(ult_fu_978_p2_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ult_fu_978_p2_carry_i_9
       (.CI(\cmp_not_reg_2214_reg[0]_i_4_n_0 ),
        .CO({ult_fu_978_p2_carry_i_9_n_0,ult_fu_978_p2_carry_i_9_n_1,ult_fu_978_p2_carry_i_9_n_2,ult_fu_978_p2_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_idx_fu_963_p2[7:4]),
        .S(conv3_i_i_i2821607_reg_2140[7:4]));
  FDRE \ult_reg_2220_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage2),
        .D(ult_fu_978_p2),
        .Q(ult_reg_2220),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \val_output_0_V_reg_2681[15]_i_1 
       (.I0(\select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter2),
        .O(val_output_0_V_reg_26810));
  FDRE \val_output_0_V_reg_2681_reg[0] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [32]),
        .Q(\p_read_reg_72_reg[15] [0]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[10] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [42]),
        .Q(\p_read_reg_72_reg[15] [10]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[11] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [43]),
        .Q(\p_read_reg_72_reg[15] [11]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[12] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [44]),
        .Q(\p_read_reg_72_reg[15] [12]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[13] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [45]),
        .Q(\p_read_reg_72_reg[15] [13]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[14] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [46]),
        .Q(\p_read_reg_72_reg[15] [14]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[15] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [47]),
        .Q(\p_read_reg_72_reg[15] [15]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[1] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [33]),
        .Q(\p_read_reg_72_reg[15] [1]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[2] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [34]),
        .Q(\p_read_reg_72_reg[15] [2]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[3] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [35]),
        .Q(\p_read_reg_72_reg[15] [3]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[4] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [36]),
        .Q(\p_read_reg_72_reg[15] [4]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[5] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [37]),
        .Q(\p_read_reg_72_reg[15] [5]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[6] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [38]),
        .Q(\p_read_reg_72_reg[15] [6]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[7] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [39]),
        .Q(\p_read_reg_72_reg[15] [7]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[8] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [40]),
        .Q(\p_read_reg_72_reg[15] [8]),
        .R(1'b0));
  FDRE \val_output_0_V_reg_2681_reg[9] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [41]),
        .Q(\p_read_reg_72_reg[15] [9]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[0] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [48]),
        .Q(\p_read_reg_72_reg[15] [16]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[10] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [58]),
        .Q(\p_read_reg_72_reg[15] [26]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[11] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [59]),
        .Q(\p_read_reg_72_reg[15] [27]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[12] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [60]),
        .Q(\p_read_reg_72_reg[15] [28]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[13] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [61]),
        .Q(\p_read_reg_72_reg[15] [29]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[14] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [62]),
        .Q(\p_read_reg_72_reg[15] [30]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[15] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [63]),
        .Q(\p_read_reg_72_reg[15] [31]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[1] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [49]),
        .Q(\p_read_reg_72_reg[15] [17]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[2] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [50]),
        .Q(\p_read_reg_72_reg[15] [18]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[3] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [51]),
        .Q(\p_read_reg_72_reg[15] [19]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[4] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [52]),
        .Q(\p_read_reg_72_reg[15] [20]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[5] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [53]),
        .Q(\p_read_reg_72_reg[15] [21]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[6] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [54]),
        .Q(\p_read_reg_72_reg[15] [22]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[7] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [55]),
        .Q(\p_read_reg_72_reg[15] [23]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[8] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [56]),
        .Q(\p_read_reg_72_reg[15] [24]),
        .R(1'b0));
  FDRE \val_output_1_V_reg_2686_reg[9] 
       (.C(ap_clk),
        .CE(val_output_0_V_reg_26810),
        .D(\p_read_reg_72_reg[15] [57]),
        .Q(\p_read_reg_72_reg[15] [25]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
