{
  "name": "ostd::arch::iommu::dma_remapping::init",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/mod.rs:123:1: 123:14",
  "mir": "fn ostd::arch::iommu::dma_remapping::init() -> () {\n    let mut _0: ();\n    let mut _1: bool;\n    let mut _2: &arch::iommu::registers::capability::CapabilitySagaw;\n    let  _3: arch::iommu::registers::capability::CapabilitySagaw;\n    let mut _4: &arch::iommu::registers::capability::Capability;\n    let  _5: arch::iommu::registers::capability::Capability;\n    let  _6: &arch::iommu::registers::IommuRegisters;\n    let mut _7: &sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let  _8: sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let  _9: &sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let mut _10: core::option::Option<&sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>;\n    let mut _11: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>;\n    let  _12: log::Level;\n    let mut _13: bool;\n    let mut _14: &log::Level;\n    let mut _15: &log::LevelFilter;\n    let mut _16: bool;\n    let mut _17: &log::Level;\n    let mut _18: &log::LevelFilter;\n    let  _19: log::LevelFilter;\n    let  _20: ();\n    let mut _21: core::fmt::Arguments<'_>;\n    let  _22: &(&str, &str, &core::panic::Location<'_>);\n    let  _23: (&str, &str, &core::panic::Location<'_>);\n    let mut _24: &str;\n    let  _25: &core::panic::Location<'_>;\n    let mut _26: arch::iommu::dma_remapping::context_table::RootTable;\n    let  _27: mm::page_table::PageTable<arch::iommu::dma_remapping::second_stage::IommuPtConfig>;\n    let mut _28: core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}>;\n    let mut _29: core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}>;\n    let mut _30: core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}>;\n    let  _31: ();\n    let mut _32: core::option::Option<arch::iommu::dma_remapping::PciDeviceLocation>;\n    let mut _33: &mut core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}>;\n    let mut _34: isize;\n    let  _35: arch::iommu::dma_remapping::PciDeviceLocation;\n    let mut _36: &mut arch::iommu::dma_remapping::context_table::RootTable;\n    let mut _37: mm::page_table::PageTable<arch::iommu::dma_remapping::second_stage::IommuPtConfig>;\n    let mut _38: &mm::page_table::PageTable<arch::iommu::dma_remapping::second_stage::IommuPtConfig>;\n    let  _39: &sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>;\n    let mut _40: &spin::once::Once<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>;\n    let mut _41: {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:148:26: 148:28};\n    let mut _42: sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let  _43: &sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let mut _44: core::option::Option<&sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>;\n    let mut _45: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>;\n    let  _46: ();\n    let mut _47: &mut arch::iommu::registers::IommuRegisters;\n    let mut _48: &mut sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>;\n    let  _49: &sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>;\n    let mut _50: core::option::Option<&sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>;\n    let mut _51: &spin::once::Once<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>;\n    let  _52: log::Level;\n    let mut _53: bool;\n    let mut _54: &log::Level;\n    let mut _55: &log::LevelFilter;\n    let mut _56: bool;\n    let mut _57: &log::Level;\n    let mut _58: &log::LevelFilter;\n    let  _59: log::LevelFilter;\n    let  _60: ();\n    let mut _61: core::fmt::Arguments<'_>;\n    let  _62: &(&str, &str, &core::panic::Location<'_>);\n    let  _63: (&str, &str, &core::panic::Location<'_>);\n    let mut _64: &str;\n    let  _65: &core::panic::Location<'_>;\n    debug lvl => _12;\n    debug root_table => _26;\n    debug page_table => _27;\n    debug iter => _30;\n    debug table => _35;\n    debug iommu_regs => _42;\n    debug lvl => _52;\n    bb0: {\n        StorageLive(_1);\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = {alloc227: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>};\n        _10 = spin::once::Once::<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>::get(move _11) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_11);\n        _9 = core::option::Option::<&sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>::unwrap(move _10) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_10);\n        _8 = sync::spin::SpinLock::<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>::lock(_9) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = &_8;\n        _6 = <sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled> as core::ops::Deref>::deref(move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        _5 = arch::iommu::registers::IommuRegisters::read_capability(_6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _4 = &_5;\n        _3 = arch::iommu::registers::capability::Capability::supported_adjusted_guest_address_widths(move _4) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _2 = &_3;\n        StorageDead(_4);\n        _1 = arch::iommu::registers::capability::CapabilitySagaw::contains(move _2, arch::iommu::registers::capability::CapabilitySagaw::AGAW_39BIT_3LP) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        switchInt(move _1) -> [0: bb9, otherwise: bb8];\n    }\n    bb8: {\n        StorageDead(_2);\n        drop(_8) -> [return: bb22, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_2);\n        drop(_8) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_8);\n        StorageDead(_5);\n        StorageDead(_3);\n        _12 = log::Level::Warn;\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = &_12;\n        StorageLive(_15);\n        _15 = arch::iommu::dma_remapping::init::promoted[1];\n        _13 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _14, move _15) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        switchInt(move _13) -> [0: bb20, otherwise: bb12];\n    }\n    bb12: {\n        StorageDead(_15);\n        StorageDead(_14);\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = &_12;\n        StorageLive(_18);\n        StorageLive(_19);\n        _19 = log::max_level() -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        _18 = &_19;\n        _16 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _17, move _18) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        switchInt(move _16) -> [0: bb19, otherwise: bb15];\n    }\n    bb15: {\n        StorageDead(_19);\n        StorageDead(_18);\n        StorageDead(_17);\n        StorageLive(_21);\n        _21 = core::fmt::Arguments::<'_>::from_str(\"[IOMMU] 3-level page tables not supported, disabling DMA remapping\") -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageLive(_23);\n        StorageLive(_24);\n        _24 = \"ostd::arch::iommu::dma_remapping\";\n        _25 = log::__private_api::loc() -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        _23 = (move _24, \"ostd::arch::iommu::dma_remapping\", _25);\n        StorageDead(_24);\n        _22 = &_23;\n        _20 = log::__private_api::log::<'_, (), log::__private_api::GlobalLogger>(log::__private_api::GlobalLogger, move _21, _12, _22, ()) -> [return: bb18, unwind unreachable];\n    }\n    bb18: {\n        StorageDead(_21);\n        StorageDead(_23);\n        goto -> bb21;\n    }\n    bb19: {\n        StorageDead(_19);\n        StorageDead(_18);\n        StorageDead(_17);\n        goto -> bb21;\n    }\n    bb20: {\n        StorageDead(_15);\n        StorageDead(_14);\n        goto -> bb21;\n    }\n    bb21: {\n        StorageDead(_16);\n        StorageDead(_13);\n        StorageDead(_1);\n        goto -> bb55;\n    }\n    bb22: {\n        StorageDead(_8);\n        StorageDead(_5);\n        StorageDead(_3);\n        StorageDead(_1);\n        StorageLive(_26);\n        _26 = arch::iommu::dma_remapping::context_table::RootTable::new() -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageLive(_27);\n        _27 = mm::page_table::PageTable::<arch::iommu::dma_remapping::second_stage::IommuPtConfig>::empty() -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageLive(_28);\n        StorageLive(_29);\n        _29 = arch::iommu::dma_remapping::PciDeviceLocation::all() -> [return: bb25, unwind unreachable];\n    }\n    bb25: {\n        _28 = <core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}> as core::iter::IntoIterator>::into_iter(move _29) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageDead(_29);\n        StorageLive(_30);\n        _30 = move _28;\n        goto -> bb27;\n    }\n    bb27: {\n        StorageLive(_32);\n        _33 = &mut _30;\n        _32 = <core::iter::Map<core::iter::FlatMap<core::iter::FlatMap<core::ops::RangeInclusive<u8>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:54: 54:64}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:54:23: 54:33}>, core::iter::Map<core::ops::RangeInclusive<u8>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:62: 55:73}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:55:23: 55:40}>, {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:56:18: 56:36}> as core::iter::Iterator>::next(_33) -> [return: bb28, unwind unreachable];\n    }\n    bb28: {\n        _34 = discriminant(_32);\n        switchInt(move _34) -> [0: bb31, 1: bb30, otherwise: bb29];\n    }\n    bb29: {\n        unreachable;\n    }\n    bb30: {\n        _35 = ((_32 as variant#1).0: arch::iommu::dma_remapping::PciDeviceLocation);\n        StorageLive(_36);\n        _36 = &mut _26;\n        StorageLive(_37);\n        StorageLive(_38);\n        _38 = &_27;\n        _37 = mm::page_table::PageTable::<arch::iommu::dma_remapping::second_stage::IommuPtConfig>::shallow_copy(move _38) -> [return: bb32, unwind unreachable];\n    }\n    bb31: {\n        StorageDead(_32);\n        StorageDead(_30);\n        StorageDead(_28);\n        StorageLive(_39);\n        StorageLive(_40);\n        _40 = {alloc141: &spin::once::Once<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>};\n        StorageLive(_41);\n        _41 = {closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:148:26: 148:28}(move _26);\n        _39 = spin::once::Once::<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>::call_once::<{closure@ostd/src/arch/x86/iommu/dma_remapping/mod.rs:148:26: 148:28}>(move _40, move _41) -> [return: bb34, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_38);\n        _31 = arch::iommu::dma_remapping::context_table::RootTable::specify_device_page_table(move _36, _35, move _37) -> [return: bb33, unwind unreachable];\n    }\n    bb33: {\n        StorageDead(_37);\n        StorageDead(_36);\n        StorageDead(_32);\n        goto -> bb27;\n    }\n    bb34: {\n        StorageDead(_41);\n        StorageDead(_40);\n        StorageDead(_39);\n        StorageLive(_42);\n        StorageLive(_44);\n        StorageLive(_45);\n        _45 = {alloc227: &spin::once::Once<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>};\n        _44 = spin::once::Once::<sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>::get(move _45) -> [return: bb35, unwind unreachable];\n    }\n    bb35: {\n        StorageDead(_45);\n        _43 = core::option::Option::<&sync::spin::SpinLock<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>>::unwrap(move _44) -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        StorageDead(_44);\n        _42 = sync::spin::SpinLock::<arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled>::lock(_43) -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        StorageLive(_48);\n        _48 = &mut _42;\n        _47 = <sync::spin::SpinLockGuard<'_, arch::iommu::registers::IommuRegisters, sync::guard::LocalIrqDisabled> as core::ops::DerefMut>::deref_mut(move _48) -> [return: bb38, unwind unreachable];\n    }\n    bb38: {\n        StorageDead(_48);\n        StorageLive(_50);\n        StorageLive(_51);\n        _51 = {alloc141: &spin::once::Once<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>};\n        _50 = spin::once::Once::<sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>::get(move _51) -> [return: bb39, unwind unreachable];\n    }\n    bb39: {\n        StorageDead(_51);\n        _49 = core::option::Option::<&sync::spin::SpinLock<arch::iommu::dma_remapping::context_table::RootTable, sync::guard::LocalIrqDisabled>>::unwrap(move _50) -> [return: bb40, unwind unreachable];\n    }\n    bb40: {\n        StorageDead(_50);\n        _46 = arch::iommu::registers::IommuRegisters::enable_dma_remapping(_47, _49) -> [return: bb41, unwind unreachable];\n    }\n    bb41: {\n        _52 = log::Level::Info;\n        StorageLive(_53);\n        StorageLive(_54);\n        _54 = &_52;\n        StorageLive(_55);\n        _55 = arch::iommu::dma_remapping::init::promoted[0];\n        _53 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _54, move _55) -> [return: bb42, unwind unreachable];\n    }\n    bb42: {\n        switchInt(move _53) -> [0: bb51, otherwise: bb43];\n    }\n    bb43: {\n        StorageDead(_55);\n        StorageDead(_54);\n        StorageLive(_56);\n        StorageLive(_57);\n        _57 = &_52;\n        StorageLive(_58);\n        StorageLive(_59);\n        _59 = log::max_level() -> [return: bb44, unwind unreachable];\n    }\n    bb44: {\n        _58 = &_59;\n        _56 = <log::Level as core::cmp::PartialOrd<log::LevelFilter>>::le(move _57, move _58) -> [return: bb45, unwind unreachable];\n    }\n    bb45: {\n        switchInt(move _56) -> [0: bb50, otherwise: bb46];\n    }\n    bb46: {\n        StorageDead(_59);\n        StorageDead(_58);\n        StorageDead(_57);\n        StorageLive(_61);\n        _61 = core::fmt::Arguments::<'_>::from_str(\"[IOMMU] DMA remapping enabled\") -> [return: bb47, unwind unreachable];\n    }\n    bb47: {\n        StorageLive(_63);\n        StorageLive(_64);\n        _64 = \"ostd::arch::iommu::dma_remapping\";\n        _65 = log::__private_api::loc() -> [return: bb48, unwind unreachable];\n    }\n    bb48: {\n        _63 = (move _64, \"ostd::arch::iommu::dma_remapping\", _65);\n        StorageDead(_64);\n        _62 = &_63;\n        _60 = log::__private_api::log::<'_, (), log::__private_api::GlobalLogger>(log::__private_api::GlobalLogger, move _61, _52, _62, ()) -> [return: bb49, unwind unreachable];\n    }\n    bb49: {\n        StorageDead(_61);\n        StorageDead(_63);\n        goto -> bb52;\n    }\n    bb50: {\n        StorageDead(_59);\n        StorageDead(_58);\n        StorageDead(_57);\n        goto -> bb52;\n    }\n    bb51: {\n        StorageDead(_55);\n        StorageDead(_54);\n        goto -> bb52;\n    }\n    bb52: {\n        StorageDead(_56);\n        StorageDead(_53);\n        drop(_42) -> [return: bb53, unwind unreachable];\n    }\n    bb53: {\n        StorageDead(_42);\n        drop(_27) -> [return: bb54, unwind unreachable];\n    }\n    bb54: {\n        StorageDead(_27);\n        StorageDead(_26);\n        goto -> bb55;\n    }\n    bb55: {\n        return;\n    }\n}\n"
}