/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [31:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(in_data[39] ? celloutsig_0_2z[1] : celloutsig_0_5z);
  assign celloutsig_0_11z = !(celloutsig_0_3z[0] ? in_data[95] : celloutsig_0_7z[6]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_1z[6] : celloutsig_1_1z[5]);
  assign celloutsig_1_18z = ~((celloutsig_1_14z[0] | celloutsig_1_9z[2]) & celloutsig_1_3z);
  assign celloutsig_0_13z = in_data[56] ^ celloutsig_0_7z[17];
  assign celloutsig_1_0z = in_data[152] ^ in_data[168];
  assign celloutsig_1_13z = celloutsig_1_11z[4:1] & in_data[163:160];
  assign celloutsig_1_9z = { celloutsig_1_1z[5:0], celloutsig_1_3z } & celloutsig_1_5z[9:3];
  assign celloutsig_1_19z = celloutsig_1_11z[7:2] / { 1'h1, celloutsig_1_14z[6:2] };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[26:22] };
  assign celloutsig_1_2z = in_data[123:109] / { 1'h1, in_data[134:129], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_12z[11:10], celloutsig_0_9z, celloutsig_0_9z } / { 1'h1, in_data[22:20] };
  assign celloutsig_0_17z = { celloutsig_0_14z[2:1], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_15z } == { in_data[63:57], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_4z = in_data[24:20] % { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z[1:0], celloutsig_0_4z } * { celloutsig_0_3z[3:2], celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[69:68], celloutsig_0_5z } * in_data[55:53];
  assign celloutsig_0_18z = - { celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_2z[4:0], celloutsig_0_6z, celloutsig_0_11z } | { celloutsig_0_7z[5], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~^ in_data[69:67];
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[103:98], celloutsig_1_13z } >> celloutsig_1_2z[11:2];
  assign celloutsig_0_8z = celloutsig_0_7z[18:14] >> { celloutsig_0_1z[1], celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_2z[11:5], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[175:162], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_9z } >> celloutsig_1_2z[11:4];
  assign celloutsig_0_7z = in_data[27:9] >> { celloutsig_0_2z[5:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[83:81];
  assign celloutsig_0_15z = { celloutsig_0_12z[21:19], celloutsig_0_3z } >> { celloutsig_0_12z[8:3], celloutsig_0_13z };
  assign celloutsig_1_1z = { in_data[152:148], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[111:105];
  assign celloutsig_0_3z = in_data[68:65] ^ celloutsig_0_2z[3:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_10z = celloutsig_0_2z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 32'd0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign { out_data[128], out_data[101:96], out_data[39:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
