<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="DE1TG68Test.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="2"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="16"/>
      <single attribute="zoom offset denominator" value="16"/>
      <single attribute="zoom offset numerator" value="130959"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2012/05/07 14:42:27  #0">
      <clock name="TG68Test:myTG68Test|sdram:mysdram|sysclk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.refresh" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.refresh" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cachefill" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_cas" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_ras" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sd_we" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]" tap_mode="classic" type="register"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.idle" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port0" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port1" tap_mode="classic" type="combinatorial"/>
          <wire name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.refresh" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_ras"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_cas"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_we"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port1"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.refresh"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cachefill"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|addr[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_in[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|data_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|dtack"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|fill"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|hit"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdata_reg[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdaddr[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_ras"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_cas"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sd_we"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|delay[0]"/>
          </bus>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port0"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.port1"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.idle"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|sdram_port.refresh"/>
          <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cachefill"/>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[0][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[1][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[2][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][23]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][22]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][21]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][20]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][19]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][18]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][17]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][16]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][15]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][14]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][13]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][12]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][11]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][10]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][9]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][8]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|cacheaddr[3][3]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrline[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|wrlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|rdlsb[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|rdaddress[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[7]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[6]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[5]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[4]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[3]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[2]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[1]"/>
            <net is_signal_inverted="no" name="TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|DualPortM4K:myM4K|wraddress[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="1E26A354" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2012/05/07 14:42:27  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|req' == falling edge &amp;&amp; 'TG68Test:myTG68Test|sdram:mysdram|cacheline:vgacache1|reset' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2012/05/07 15:02:20  #0" power_up_mode="false" sample_depth="128" trigger_position="16">00010000000100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011011001000001001101001110011000000000101100000001110001111010000111000110010000010011011001000001001100100001000000010000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101100100000100111100111010100000000010110000000111000111101000011100011001000001001101100100000100110010000100000001000000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110110010000010011110011100100000000001011000000011100011110100001110001100100000100110110010000010011001000010000000100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011011001000001001111001110010000000000101100000001110001111010000111000110010000010011011001000001001100100001000000010000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101100100000100111100111001000000000010110000000111000111101000011100011001000001001101100100000100110010000100000001000000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110110010000010011110011100100000000001011000000011100011110100001110001100100000100110110010000010011001000010000000100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011011001000001001111001110010000000000101100000001110001011010000111000110010000010011011001000001001101000001000000010000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101100100000100111100111001000000000010110000000111000111101000011100011001000001001101100100000100110100000100000001000000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110110010000010011110011100100000000001011000000011100011110100001110000000000000000000110010000010011010000010000000100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011000000000000000011001110010000000000101100000001110000110100000011000000000000000000000000000000000001000001000000010000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101100000000000000001100111001000000000010110000000111000111101000011100000000000000000000000000000000000100000100000001000000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110000000000000000110011100100000000001011000000011100011110100001110000000000000000000000000000000000010000010000000100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011000000000000000011001110010000000000101100000001110001111010000111001100111001100000000000000000000001001001000000010000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101111001110011000001100111001000000000011110000000111000111101000011100010011110110000011001110011000000100100100000101000000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110100111101100000110011100100000000001111000000011101011110100001110011001111011000000100111101100000010010010000001100000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011110011110110000011001110010000000000111100000001110011111010000111000100111011100000110011110110000001001001000001110000000000111000010000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101001110111000001100111001100000000001110000000011011111101000011100010011101110000001001110111000000100000100000000100000000011100001000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110100111011100000110011100110000000000011000000001010011110100001110001001110111000000100111011100000010000010000000010000000001110000100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011010011101110000011001110011000000000001100000000101001111010000111000100111011100000010011101110000001000101000000001000000000111000110000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101001110111000001100111001100000000010110000000010100111101000011100010011101110000001001110111000001000010100000000100000000011100011000000001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110100111011100000110011100110000000001011000001001010011110100001110001001110111000000100111011100000100001010000000010000000001110001100000000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011010011101110000001001111011000000000001100000100101001111010000111000100111011100000010011101110000010000101000000001000000000111000110000000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101001110111000000100111101100000000000110000010010100111101000011100010011101110000001001110111000001000001100000000100000000011100001000100001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110100111011100000010011110110000000001011000001001010011110100001110001001110111000000100111011100000100000110000000010000000001110000100010000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011010011101110000001001111011000000000101100000010101001111010000111000100111011100000010011101110000010000011000000001000000000111000010001000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101101001110111000001100111101100000000000110000001010100101001011001000010011101110000001001110111000000010001100000000100000000011100001000100001110000111000100011110110000111000100000001110000111000100010110110000111000100001110110100111011100000110011110110000000000011000000101010011110100001110001001110111000000100111011100000001001110000000010000000001110001100010000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011010011101110000011001111011000000000101100000010101001111010000111001110010000010011010011101110000000100111000000001000000000111000110001000011100001110001000111101100001110001000000011100001110001000101101100001110001000011101111100100000100111100111101100000000010110000011010100010110110001100111001000001001111100100000100110010011100000000100000000011100011000100001110000111000100011110110000111000100000001110000111000100010110110000111000100001110111110010000010011010011101110000000000011000001101010011110100001110011100100000100111110010000010011001001110000000010000000001110001100010000111000011100010001111011000011100010000000111000011100010001011011000011100010000111011111001000001001101001110111000000000001100000110101001111010000111001110010000010011111001000001001100100001000000001000000000111000010000100011100001110001000111101100001110001000000011100001110001000101101100001110001000011101111100100000100110100111011100000000010010000011010100111101000011100111001000001001111100100000100110010000010000000100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110111110010000010011010011101110000000001010100000011010011110100001110011100100000100111110010000010011001000001000000010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011111001000001001111001110011000000000101010000001101001111010000111001110010000010011111001000001001100100000100000001000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101111100100000100111100111011000000000010101000000110100111101000011100111001000001001111100100000100110010000010000000100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110111110010000010011110011101100000000001010100000011010011110100001110011100100000100111110010000010011001000001000000010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011111001000001001111001110110000000000101010000001101001111010000111001110010000010011111001000001001100100000100000001000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101111100100000100111100111011000000000010101000000110100111101000011100111001000001001111100100000100110010000010000000100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110111110010000010011110011101100000000001010100000011010010110100001110011100100000100111110010000010011010000001000000010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011111001000001001111001110110000000000101010000001101001111010000111001110010000010011111001000001001101000000100000001000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101111100100000100111100111011000000000010101000000110100111101000011100000000000000000011100100000100110100000010000000100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110000000000000000110011101100000000001010100000011010001101001000110000000000000000000000000000000000010000001000000010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011000000000000000011001110110000000000101010000001101001111010000111000000000000000000000000000000000001000000100000001000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101100000000000000001100111011000000000010101000000110100111101000011100000000000000000000000000000000000100000010000000100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110000000000000000110011101100000000001010100000011010011110100001110011001110111000000000000000000000010010001000000010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011110011101110000011001110110000000000111010000001101001111010000111000100111111100000110011101110000001001000100001001000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101001111111000001100111011000000000011101000000110110111101000011100110011111110000001001111111000000100100010000010100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110111100111111100000110011101100000000001110100000011010111110100001110001001110000100001100111111100000010010001000011010000000001110000100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011010011100001000011001110111000000000011010000000101111111010000111000100111000010000010011100001000001000000100000011000000000111000010000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101001110000100001100111011100000000000101000000011100111101000011100010011100001000001001110000100000100000010000001100000000011100001000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110100111000010000110011101110000000000010100000001110011110100001110001001110000100000100111000010000010001001000000110000000001110001100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011010011100001000011001110111000000000101010000000111001111010000111000100111000010000010011100001000010000100100000011000000000111000110000100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101001110000100001100111011100000000010101000010011100111101000011100010011100001000001001110000100001000010010000001100000000011100011000010001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110100111000010000010011111110000000000010100001001110011110100001110001001110000100000100111000010000100001001000000110000000001110001100001000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011010011100001000001001111111000000000001010000100111001111010000111000100111000010000010011100001000010000010100000011000000000111000010001100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101001110000100000100111111100000000010101000010011100111101000011100010011100001000001001110000100001000001010000001100000000011100001000110001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110100111000010000010011111110000000001010100000101110011110100001110001001110000100000100111000010000100000101000000110000000001110000100011000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011010011100001000011001111111000000000001010000010111001010010110010000100111000010000010011100001000000100010100000011000000000111000010001100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101001110000100001100111111100000000000101000001011100111101000011100010011100001000001001110000100000010011010000001100000000011100011000110001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110100111000010000110011111110000000001010100000101110011110100001110001100101000100110100111000010000001001101000000110000000001110001100011000111000011100010001111011000011100010000000111000011100010001000111000011100010000111011011001010001001111001111111000000000101010000110111000100100010011000110010100010011011001010001001100100110100000011000000000111000110001100011100001110001000111101100001110001000000011100001110001000100011100001110001000011101101100101000100110100111000010000000000101000011011100111101000011100011001010001001101100101000100110010011010000001100000000011100011000110001110000111000100011110110000111000100000001110000111000100010001110000111000100001110110110010100010011010011100001000000000010100001101110011110100001110001100101000100110110010100010011001000001000000110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000111011011001010001001101001110000100000000100010000110111001111010000111000110010100010011011001010001001100100001100000011000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101100101000100110100111000010000000010111000000111100111101000011100011001010001001101100101000100110010000110000001100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110110010100010011110011101110000000001011100000011110011110100001110001100101000100110110010100010011001000011000000110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111011001010001001111001110001000000000101110000001111001111010000111000110010100010011011001010001001100100001100000011000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101100101000100111100111000100000000010111000000111100111101000011100011001010001001101100101000100110010000110000001100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110110010100010011110011100010000000001011100000011110011110100001110001100101000100110110010100010011001000011000000110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111011001010001001111001110001000000000101110000001111001111010000111000110010100010011011001010001001100100001100000011000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101100101000100111100111000100000000010111000000111100101101000011100011001010001001101100101000100110100000110000001100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110110010100010011110011100010000000001011100000011110011110100001110001100101000100110110010100010011010000011000000110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111011001010001001111001110001000000000101110000001111001111010000111000000000000000000011001010001001101000001100000011000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011100000000000000001100111000100000000010111000000111100011010001001100000000000000000000000000000000000100000110000001100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110000000000000000110011100010000000001011100000011110011110100001110000000000000000000000000000000000010000011000000110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111000000000000000011001110001000000000101110000001111001111010000111000000000000000000000000000000000001000001100000011000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011100000000000000001100111000100000000010111000000111100111101000011100110011100001000000000000000000000100100110000001100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001111100111000010000110011100010000000001111100000011110011110100001110001001111000100001100111000010000010010011000010110000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111010011110001000011001110001000000000111110000001111101111010000111001100111100010000010011110001000001001001100000111000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011111001111000100001100111000100000000011111000000111101111101000011100010011101001000011001111000100000100100110000111100000000011100001000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110100111010010000110011100001000000000111100000001111111110100001110001001110100100000100111010010000010000011000000000000000001110000100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111010011101001000011001110000100000000001110000000100001111010000111000100111010010000010011101001000001000001100000000000000000111000010000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101001110100100001100111000010000000000111000000010000111101000011100010011101001000001001110100100000100010110000000000000000011100011000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110100111010010000110011100001000000001011100000001000011110100001110001001110100100000100111010010000100001011000000000000000001110001100000100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111010011101001000011001110000100000000101110000100100001111010000111000100111010010000010011101001000010000101100000000000000000111000110000010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101001110100100000100111100010000000000111000010010000111101000011100010011101001000001001110100100001000010110000000000000000011100011000001001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110100111010010000010011110001000000000011100001001000011110100001110001001110100100000100111010010000100000111000000000000000001110000100010100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111010011101001000001001111000100000000101110000100100001111010000111000100111010010000010011101001000010000011100000000000000000111000010001010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101001110100100000100111100010000000010111000001010000111101000011100010011101001000001001110100100001000001110000000000000000011100001000101001110000111000100011110110000111000100000001110000111000100010001110000111000100001001110100111010010000110011110001000000000011100000101000010100101100100001001110100100000100111010010000001000111000000000000000001110000100010100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111010011101001000011001111000100000000001110000010100001111010000111000100111010010000010011101001000000100111100000000000000000111000110001010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011101001110100100001100111100010000000010111000001010000111101000011100111001010001001101001110100100000010011110000000000000000011100011000101001110000111000100011110110000111000100000001110000111000100010001110000111000100001001111110010100010011110011110001000000001011100001101000001011000100110011100101000100111110010100010011001001111000000000000000001110001100010100111000011100010001111011000011100010000000111000011100010001000111000011100010000100111111001010001001101001110100100000000001110000110100001111010000111001110010100010011111001010001001100100111100000000000000000111000110001010011100001110001000111101100001110001000000011100001110001000100011100001110001000010011111100101000100110100111010010000000000111000011010000111101000011100111001010001001111100101000100110010000110000000000000000011100001000011001110000111000100011110110000111000100000001110000111000100010001110000111000100001001111110010100010011010011101001000000001001100001101000011110100001110011100101000100111110010100010011001000000000000000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111111001010001001101001110100100000000101000000001100001111010000111001110010100010011111001010001001100100000000000000000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011111100101000100111100111000010000000010100000000110000111101000011100111001010001001111100101000100110010000000000000000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001111110010100010011110011101010000000001010000000011000011110100001110011100101000100111110010100010011001000000000000000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111111001010001001111001110101000000000101000000001100001111010000111001110010100010011111001010001001100100000000000000000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011111100101000100111100111010100000000010100000000110000111101000011100111001010001001111100101000100110010000000000000000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001111110010100010011110011101010000000001010000000011000011110100001110011100101000100111110010100010011001000000000000000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111111001010001001111001110101000000000101000000001100001011010000111001110010100010011111001010001001101000000000000000000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011111100101000100111100111010100000000010100000000110000111101000011100111001010001001111100101000100110100000000000000000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001111110010100010011110011101010000000001010000000011000011110100001110000000000000000001110010100010011010000000000000000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111000000000000000011001110101000000000101000000001100000110100110011000000000000000000000000000000000001000000000000000000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011100000000000000001100111010100000000010100000000110000111101000011100000000000000000000000000000000000100000000000000000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110000000000000000110011101010000000001010000000011000011110100001110000000000000000000000000000000000010000000000000000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111000000000000000011001110101000000000101000000001100001111010000111001100111010010000000000000000000001001000000000000000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011111001110100100001100111010100000000011100000000110000111101000011100010011111001000011001110100100000100100000000100000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110100111110010000110011101010000000001110000000011001011110100001110011001111100100000100111110010000010010000000001000000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111110011111001000011001110101000000000111000000001100011111010000111000100111001010000110011111001000001001000000001100000000000111000010000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101001110010100001100111010010000000001100000000010011111101000011100010011100101000001001110010100000100000000000001000000000011100001000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110100111001010000110011101001000000000010000000001100011110100001110001001110010100000100111001010000010000000000000100000000001110000100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111010011100101000011001110100100000000001000000000110001111010000111000100111001010000010011100101000001000100000000010000000000111000110000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101001110010100001100111010010000000010100000000011000111101000011100010011100101000001001110010100001000010000000001000000000011100011000011001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110100111001010000110011101001000000001010000001001100011110100001110001001110010100000100111001010000100001000000000100000000001110001100001100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111010011100101000001001111100100000000001000000100110001111010000111000100111001010000010011100101000010000100000000010000000000111000110000110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101001110010100000100111110010000000000100000010011000111101000011100010011100101000001001110010100001000001000000001000000000011100001000111001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110100111001010000010011111001000000001010000001001100011110100001110001001110010100000100111001010000100000100000000100000000001110000100011100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111010011100101000001001111100100000000101000000010110001111010000111000100111001010000010011100101000010000010000000010000000000111000010001110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101001110010100001100111110010000000000100000001011000101001011001000010011100101000001001110010100000010001000000001000000000011100001000111001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110100111001010000110011111001000000000010000000101100011110100001110001001110010100000100111001010000001001100000000100000000001110001100011100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111010011100101000011001111100100000000101000000010110001111010000111000110010010010011010011100101000000100110000000010000000000111000110001110011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101100100100100111100111110010000000010100000011011000010010101001100011001001001001101100100100100110010011000000001000000000011100011000111001110000111000100011001110000111000100000001110000111000100010001110000111000100001001110110010010010011010011100101000000000010000001101100011110100001110001100100100100110110010010010011001001100000000100000000001110001100011100111000011100010001100111000011100010000000111000011100010001000111000011100010000100111011001001001001101001110010100000000001000000110110001111010000111000110010010010011011001001001001100100000000000010000000000111000010000001011100001110001000110011100001110001000000011100001110001000100011100001110001000010011101100100100100110100111001010000000010000000011011000111101000011100011001001001001101100100100100110010</data>
          <extradata>1111111111111111T111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,169,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1202,905"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
  </global_info>
</session>
