{
  "module_name": "qcom,sm8550-rpmh.h",
  "hash_id": "32c033211a9ea68d5b48077aca5e9580405c65db9cf63598ff8da20f97d4e1f8",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,sm8550-rpmh.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8550_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_SM8550_H\n\n#define MASTER_QSPI_0\t\t\t\t0\n#define MASTER_QUP_1\t\t\t\t1\n#define MASTER_SDCC_4\t\t\t\t2\n#define MASTER_UFS_MEM\t\t\t\t3\n#define MASTER_USB3_0\t\t\t\t4\n#define SLAVE_A1NOC_SNOC\t\t\t5\n\n#define MASTER_QDSS_BAM\t\t\t\t0\n#define MASTER_QUP_2\t\t\t\t1\n#define MASTER_CRYPTO\t\t\t\t2\n#define MASTER_IPA\t\t\t\t3\n#define MASTER_SP\t\t\t\t4\n#define MASTER_QDSS_ETR\t\t\t\t5\n#define MASTER_QDSS_ETR_1\t\t\t6\n#define MASTER_SDCC_2\t\t\t\t7\n#define SLAVE_A2NOC_SNOC\t\t\t8\n\n#define MASTER_QUP_CORE_0\t\t\t0\n#define MASTER_QUP_CORE_1\t\t\t1\n#define MASTER_QUP_CORE_2\t\t\t2\n#define SLAVE_QUP_CORE_0\t\t\t3\n#define SLAVE_QUP_CORE_1\t\t\t4\n#define SLAVE_QUP_CORE_2\t\t\t5\n\n#define MASTER_CNOC_CFG\t\t\t\t0\n#define SLAVE_AHB2PHY_SOUTH\t\t\t1\n#define SLAVE_AHB2PHY_NORTH\t\t\t2\n#define SLAVE_APPSS\t\t\t\t3\n#define SLAVE_CAMERA_CFG\t\t\t4\n#define SLAVE_CLK_CTL\t\t\t\t5\n#define SLAVE_RBCPR_CX_CFG\t\t\t6\n#define SLAVE_RBCPR_MMCX_CFG\t\t\t7\n#define SLAVE_RBCPR_MXA_CFG\t\t\t8\n#define SLAVE_RBCPR_MXC_CFG\t\t\t9\n#define SLAVE_CPR_NSPCX\t\t\t\t10\n#define SLAVE_CRYPTO_0_CFG\t\t\t11\n#define SLAVE_CX_RDPM\t\t\t\t12\n#define SLAVE_DISPLAY_CFG\t\t\t13\n#define SLAVE_GFX3D_CFG\t\t\t\t14\n#define SLAVE_I2C\t\t\t\t15\n#define SLAVE_IMEM_CFG\t\t\t\t16\n#define SLAVE_IPA_CFG\t\t\t\t17\n#define SLAVE_IPC_ROUTER_CFG\t\t\t18\n#define SLAVE_CNOC_MSS\t\t\t\t19\n#define SLAVE_MX_RDPM\t\t\t\t20\n#define SLAVE_PCIE_0_CFG\t\t\t21\n#define SLAVE_PCIE_1_CFG\t\t\t22\n#define SLAVE_PDM\t\t\t\t23\n#define SLAVE_PIMEM_CFG\t\t\t\t24\n#define SLAVE_PRNG\t\t\t\t25\n#define SLAVE_QDSS_CFG\t\t\t\t26\n#define SLAVE_QSPI_0\t\t\t\t27\n#define SLAVE_QUP_1\t\t\t\t28\n#define SLAVE_QUP_2\t\t\t\t29\n#define SLAVE_SDCC_2\t\t\t\t30\n#define SLAVE_SDCC_4\t\t\t\t31\n#define SLAVE_SPSS_CFG\t\t\t\t32\n#define SLAVE_TCSR\t\t\t\t33\n#define SLAVE_TLMM\t\t\t\t34\n#define SLAVE_UFS_MEM_CFG\t\t\t35\n#define SLAVE_USB3_0\t\t\t\t36\n#define SLAVE_VENUS_CFG\t\t\t\t37\n#define SLAVE_VSENSE_CTRL_CFG\t\t\t38\n#define SLAVE_LPASS_QTB_CFG\t\t\t39\n#define SLAVE_CNOC_MNOC_CFG\t\t\t40\n#define SLAVE_NSP_QTB_CFG\t\t\t41\n#define SLAVE_PCIE_ANOC_CFG\t\t\t42\n#define SLAVE_QDSS_STM\t\t\t\t43\n#define SLAVE_TCU\t\t\t\t44\n\n#define MASTER_GEM_NOC_CNOC\t\t\t0\n#define MASTER_GEM_NOC_PCIE_SNOC\t\t1\n#define SLAVE_AOSS\t\t\t\t2\n#define SLAVE_TME_CFG\t\t\t\t3\n#define SLAVE_CNOC_CFG\t\t\t\t4\n#define SLAVE_DDRSS_CFG\t\t\t\t5\n#define SLAVE_BOOT_IMEM\t\t\t\t6\n#define SLAVE_IMEM\t\t\t\t7\n#define SLAVE_PCIE_0\t\t\t\t8\n#define SLAVE_PCIE_1\t\t\t\t9\n\n#define MASTER_GPU_TCU\t\t\t\t0\n#define MASTER_SYS_TCU\t\t\t\t1\n#define MASTER_APPSS_PROC\t\t\t2\n#define MASTER_GFX3D\t\t\t\t3\n#define MASTER_LPASS_GEM_NOC\t\t\t4\n#define MASTER_MSS_PROC\t\t\t\t5\n#define MASTER_MNOC_HF_MEM_NOC\t\t\t6\n#define MASTER_MNOC_SF_MEM_NOC\t\t\t7\n#define MASTER_COMPUTE_NOC\t\t\t8\n#define MASTER_ANOC_PCIE_GEM_NOC\t\t9\n#define MASTER_SNOC_GC_MEM_NOC\t\t\t10\n#define MASTER_SNOC_SF_MEM_NOC\t\t\t11\n#define SLAVE_GEM_NOC_CNOC\t\t\t12\n#define SLAVE_LLCC\t\t\t\t13\n#define SLAVE_MEM_NOC_PCIE_SNOC\t\t\t14\n#define MASTER_MNOC_HF_MEM_NOC_DISP\t\t15\n#define MASTER_ANOC_PCIE_GEM_NOC_DISP\t\t16\n#define SLAVE_LLCC_DISP\t\t\t\t17\n#define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_0\t18\n#define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_0\t19\n#define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_0\t20\n#define SLAVE_LLCC_CAM_IFE_0\t\t\t21\n#define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_1\t22\n#define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_1\t23\n#define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_1\t24\n#define SLAVE_LLCC_CAM_IFE_1\t\t\t25\n#define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_2\t26\n#define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_2\t27\n#define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_2\t28\n#define SLAVE_LLCC_CAM_IFE_2\t\t\t29\n\n#define MASTER_LPIAON_NOC\t\t\t0\n#define SLAVE_LPASS_GEM_NOC\t\t\t1\n\n#define MASTER_LPASS_LPINOC\t\t\t0\n#define SLAVE_LPIAON_NOC_LPASS_AG_NOC\t\t1\n\n#define MASTER_LPASS_PROC\t\t\t0\n#define SLAVE_LPICX_NOC_LPIAON_NOC\t\t1\n\n#define MASTER_LLCC\t\t\t\t0\n#define SLAVE_EBI1\t\t\t\t1\n#define MASTER_LLCC_DISP\t\t\t2\n#define SLAVE_EBI1_DISP\t\t\t\t3\n#define MASTER_LLCC_CAM_IFE_0\t\t\t4\n#define SLAVE_EBI1_CAM_IFE_0\t\t\t5\n#define MASTER_LLCC_CAM_IFE_1\t\t\t6\n#define SLAVE_EBI1_CAM_IFE_1\t\t\t7\n#define MASTER_LLCC_CAM_IFE_2\t\t\t8\n#define SLAVE_EBI1_CAM_IFE_2\t\t\t9\n\n#define MASTER_CAMNOC_HF\t\t\t0\n#define MASTER_CAMNOC_ICP\t\t\t1\n#define MASTER_CAMNOC_SF\t\t\t2\n#define MASTER_MDP\t\t\t\t3\n#define MASTER_CDSP_HCP\t\t\t\t4\n#define MASTER_VIDEO\t\t\t\t5\n#define MASTER_VIDEO_CV_PROC\t\t\t6\n#define MASTER_VIDEO_PROC\t\t\t7\n#define MASTER_VIDEO_V_PROC\t\t\t8\n#define MASTER_CNOC_MNOC_CFG\t\t\t9\n#define SLAVE_MNOC_HF_MEM_NOC\t\t\t10\n#define SLAVE_MNOC_SF_MEM_NOC\t\t\t11\n#define SLAVE_SERVICE_MNOC\t\t\t12\n#define MASTER_MDP_DISP\t\t\t\t13\n#define SLAVE_MNOC_HF_MEM_NOC_DISP\t\t14\n#define MASTER_CAMNOC_HF_CAM_IFE_0\t\t15\n#define MASTER_CAMNOC_ICP_CAM_IFE_0\t\t16\n#define MASTER_CAMNOC_SF_CAM_IFE_0\t\t17\n#define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_0\t\t18\n#define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_0\t\t19\n#define MASTER_CAMNOC_HF_CAM_IFE_1\t\t20\n#define MASTER_CAMNOC_ICP_CAM_IFE_1\t\t21\n#define MASTER_CAMNOC_SF_CAM_IFE_1\t\t22\n#define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_1\t\t23\n#define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_1\t\t24\n#define MASTER_CAMNOC_HF_CAM_IFE_2\t\t25\n#define MASTER_CAMNOC_ICP_CAM_IFE_2\t\t26\n#define MASTER_CAMNOC_SF_CAM_IFE_2\t\t27\n#define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_2\t\t28\n#define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_2\t\t29\n\n#define MASTER_CDSP_PROC\t\t\t0\n#define SLAVE_CDSP_MEM_NOC\t\t\t1\n\n#define MASTER_PCIE_ANOC_CFG\t\t\t0\n#define MASTER_PCIE_0\t\t\t\t1\n#define MASTER_PCIE_1\t\t\t\t2\n#define SLAVE_ANOC_PCIE_GEM_NOC\t\t\t3\n#define SLAVE_SERVICE_PCIE_ANOC\t\t\t4\n\n#define MASTER_GIC_AHB\t\t\t\t0\n#define MASTER_A1NOC_SNOC\t\t\t1\n#define MASTER_A2NOC_SNOC\t\t\t2\n#define MASTER_GIC\t\t\t\t3\n#define SLAVE_SNOC_GEM_NOC_GC\t\t\t4\n#define SLAVE_SNOC_GEM_NOC_SF\t\t\t5\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}