# UART TX & RX êµ¬í˜„

## UART TX

<img width="667" height="391" alt="image" src="https://github.com/user-attachments/assets/4e5e1726-57e3-43f4-a500-a1d1a8790ad5" />

## FSM

<img width="1104" height="557" alt="image" src="https://github.com/user-attachments/assets/45847ee1-2379-4fce-82dc-1ee158aa0129" />

## System Information

<div style="display: flex; gap: 1.5rem;">
<div style="background-color: #374151; padding: 1.5rem; border-radius: 0.5rem; flex: 1;">

### State Encoding

| State | Encoding |
| :--- | :--- |
| ğŸ”µ **TX_IDLE** | `2'b00` |
| ğŸŸ  **TX_START**| `2'b01` |
| ğŸŸ¢ **TX_DATA** | `2'b10` |
| ğŸŸ£ **TX_STOP** | `2'b11` |

</div>
<div style="background-color: #374151; padding: 1.5rem; border-radius: 0.5rem; flex: 1;">

### System Parameters

| Parameter | Value |
| :--- | :--- |
| **Clock Speed** | 100,000,000 Hz (100 MHz) |
| **Baud Rate** | 9,600 bps |
| **Clocks per Bit**| 10,417 clocks |
| **Bit Duration** | 104.17 Î¼s |

</div>
</div>

---

## UART Frame Structure (8-N-1 Format)

**Example: Transmitting 0x8F (10001111)**

`IDLE (1)` â†’ `START (0)` â†’ `D0(1)` â†’ `D1(1)` â†’ `D2(1)` â†’ `D3(1)` â†’ `D4(0)` â†’ `D5(0)` â†’ `D6(0)` â†’ `D7(1)` â†’ `STOP (1)` â†’ `IDLE (1)`

<br>

> ### ğŸ“Š Timing Information:
> *   **Each bit duration**: `104.17 Î¼s`
> *   **Total frame time**: `1,041.7 Î¼s` (10 bits Ã— 104.17 Î¼s)
> *   **Data format**: 8 data bits, No parity, 1 stop bit
> *   **Bit order**: LSB first (Least Significant Bit first)

---

## State Transition Details

<div style="background-color: #1e3a8a; border-left: 4px solid #3b82f6; padding: 1rem; border-radius: 0.25rem; margin-bottom: 0.75rem;">
  <p style="font-weight: bold; color: #bfdbfe;">TX_IDLE â†’ TX_START</p>
  <p style="font-size: 0.875rem; color: #dbeafe; margin-top: 0.5rem;">
    <strong>Condition:</strong> tx_start_en = 1<br>
    <strong>Action:</strong> Load input_tx_data into tx_data, reset tx_data_cnt to 0
  </p>
</div>

<div style="background-color: #431407; border-left: 4px solid #f97316; padding: 1rem; border-radius: 0.25rem; margin-bottom: 0.75rem;">
  <p style="font-weight: bold; color: #fcd34d;">TX_START â†’ TX_DATA</p>
  <p style="font-size: 0.875rem; color: #fed7aa; margin-top: 0.5rem;">
    <strong>Condition:</strong> baud_rate = 1 (one baud period elapsed)<br>
    <strong>Action:</strong> Start bit (tx=0) transmission complete, begin data transmission
  </p>
</div>

<div style="background-color: #042f2e; border-left: 4px solid #10b981; padding: 1rem; border-radius: 0.25rem; margin-bottom: 0.75rem;">
  <p style="font-weight: bold; color: #a7f3d0;">TX_DATA â†’ TX_DATA (Self-loop)</p>
  <p style="font-size: 0.875rem; color: #d1fae5; margin-top: 0.5rem;">
    <strong>Condition:</strong> baud_rate = 1 AND tx_data_cnt â‰  7<br>
    <strong>Action:</strong> Shift tx_data right by 1, increment tx_data_cnt, send next bit
  </p>
</div>

<div style="background-color: #042f2e; border-left: 4px solid #a855f7; padding: 1rem; border-radius: 0.25rem; margin-bottom: 0.75rem;">
  <p style="font-weight: bold; color: #e9d5ff;">TX_DATA â†’ TX_STOP</p>
  <p style="font-size: 0.875rem; color: #f3e8ff; margin-top: 0.5rem;">
    <strong>Condition:</strong> baud_rate = 1 AND tx_data_cnt = 7<br>
    <strong>Action:</strong> All 8 data bits transmitted, send stop bit (tx=1)
  </p>
</div>

<div style="background-color: #3c096c; border-left: 4px solid #3b82f6; padding: 1rem; border-radius: 0.25rem;">
  <p style="font-weight: bold; color: #bfdbfe;">TX_STOP â†’ TX_IDLE</p>
  <p style="font-size: 0.875rem; color: #dbeafe; margin-top: 0.5rem;">
    <strong>Condition:</strong> baud_rate = 1<br>
    <strong>Action:</strong> Stop bit transmission complete, return to idle, ready for next byte
  </p>
</div>

## Simulation

- Testbench (tb_uart_tx) 
```Verilog
`timescale 1ns / 1ps;
module tb_uart_tx;

    reg clk;
    reg rst;
    reg tx_start_en;
    reg [7:0] input_tx_data;
    wire tx;

    uart_tx uut(
        .clk(clk),
        .rst(rst),
        .tx_start_en(tx_start_en),
        .input_tx_data(input_tx_data),
        .tx(tx)
    );

    initial begin
        clk = 0;
        rst = 1;
        tx_start_en = 0;
        input_tx_data = 8'b0;
    end

    initial begin
        #5 rst = 1'b0;
        #10 tx_start_en = 1'b1;
        #10 input_tx_data = 8'b1000_1110;       
        
    end
    
    always #5 clk = ~clk;

endmodule
```

<img width="971" height="623" alt="image" src="https://github.com/user-attachments/assets/297f9c55-7397-457a-b110-37f38d3144d9" />


- buad rateì— ë”°ë¼ì„œ intput data ê°€ txë¡œ ì¶œë ¥ ë˜ëŠ”ê±¸ í™•ì¸ í•  ìˆ˜ ìˆìŒ

## xdc

- tx => rx / rx => tx ì—°ê²°

<img width="680" height="241" alt="image" src="https://github.com/user-attachments/assets/16a49fa7-ad24-479e-8362-471575dd74c9" />



<img width="1638" height="481" alt="image" src="https://github.com/user-attachments/assets/eb629cf0-8fd9-40dc-9a4f-0a71b7059e88" />

<img width="525" height="226" alt="image" src="https://github.com/user-attachments/assets/aa182418-17ba-4411-8b6a-9f7eac569fa1" />
<img width="432" height="423" alt="image" src="https://github.com/user-attachments/assets/fe24a96d-9dd8-42d7-9229-9ea2f949d16d" />

- ctrl + s => xdc ìƒì„±

<img width="713" height="618" alt="image" src="https://github.com/user-attachments/assets/0a94a54a-3a8c-4fba-ba0e-153a67107b39" />


## ê²°ê³¼
<img width="1029" height="706" alt="image" src="https://github.com/user-attachments/assets/f9bb07c6-0b6b-46e1-9e0d-97b2d9dd406d" />

- input data = 8'b1000_1110
- ì¶œë ¥ì€ ë°˜ëŒ€ë¡œ ë¦¬í‹€ ì—”ë””ì–¸(Little Endian) ë°©ì‹
- 0111_1000 ì¶œë ¥ => HEX - 71 => ASCII = 'q'

<img width="752" height="510" alt="image" src="https://github.com/user-attachments/assets/bef800a7-ea34-4e04-aa85-a44593d8e5ef" />

- Tera Teram - ASCII

<img width="322" height="115" alt="image" src="https://github.com/user-attachments/assets/520bb51d-da4b-4dc1-8125-231c24012af8" />

- YAT - Binary

<img width="721" height="165" alt="image" src="https://github.com/user-attachments/assets/52a310e9-cd14-4d30-abf3-b44cd0491e9e" />

---

# UART RX

TXì™€ RXì˜ ê°€ì¥ í° ì°¨ì´ì : ë™ê¸°í™”


   * TX (ì†¡ì‹ ): ë‚´ê°€ ì£¼ì²´ì´ë¯€ë¡œ, ë‚´ ì‹œìŠ¤í…œ í´ëŸ­ì— ë§ì¶° ë¹„íŠ¸ë¥¼ ë‚´ë³´ë‚´ë©´ ë©ë‹ˆë‹¤.
   * RX (ìˆ˜ì‹ ): ìƒëŒ€ë°©ì´ ì–¸ì œ ë³´ë‚¼ì§€ ëª¨ë¥´ëŠ” ë¹„ë™ê¸° ì‹ í˜¸(i_rx_serial)ë¥¼ ìˆ˜ì‹ í•´ì•¼ í•©ë‹ˆë‹¤. ë”°ë¼ì„œ, ìƒëŒ€ë°©ì˜
     ì‹ í˜¸ì— ë‚´ í´ëŸ­ì„ ë™ê¸°í™”í•˜ëŠ” ê³¼ì •ì´ í•µì‹¬ì…ë‹ˆë‹¤.

  1ë‹¨ê³„: Start Bit ê°ì§€ ë° ë™ê¸°í™” (ê°€ì¥ ì¤‘ìš”)


  ìƒëŒ€ë°©ì´ ë³´ë‚¸ Start Bitì˜ ì¤‘ê°„ ì§€ì ì„ ì •í™•íˆ ì°¾ì•„ë‚´ëŠ” ê²ƒì´ ëª¨ë“  ê²ƒì˜ ì‹œì‘ì…ë‹ˆë‹¤. ë…¸ì´ì¦ˆë¡œ ì¸í•œ ì˜¤ì‘ë™ì„
  ë§‰ê¸° ìœ„í•´ "ì˜¤ë²„ìƒ˜í”Œë§(Oversampling)" ê¸°ë²•ì„ ì‚¬ìš©í•©ë‹ˆë‹¤.


   1. Falling Edge ê°ì§€: í‰ì†Œ HIGH ìƒíƒœì¸ i_rx_serial ì‹ í˜¸ê°€ LOWë¡œ ë–¨ì–´ì§€ëŠ” ìˆœê°„ì„ ê°ì§€í•©ë‹ˆë‹¤.
   2. Start Bit í™•ì¸: ë–¨ì–´ì§€ëŠ” ìˆœê°„ ë°”ë¡œ ë¯¿ì§€ ë§ê³ , ë¹„íŠ¸ ì£¼ê¸°ì˜ ì ˆë°˜ (`CLOCKS_PER_BIT / 2`) ë§Œí¼ ê¸°ë‹¤ë¦½ë‹ˆë‹¤.
   3. ì¤‘ê°„ ì§€ì  ìƒ˜í”Œë§: ì ˆë°˜ì„ ê¸°ë‹¤ë¦° í›„ì—ë„ i_rx_serialì´ ì—¬ì „íˆ LOWë¼ë©´, "ì•„, ì´ê±´ ì§„ì§œ Start Bitë‹¤"ë¼ê³ 
      í™•ì‹ í•©ë‹ˆë‹¤. ì´ ì§€ì ì´ ì•ìœ¼ë¡œ ëª¨ë“  ë¹„íŠ¸ë¥¼ ìƒ˜í”Œë§í•  ê¸°ì¤€ì ì´ ë©ë‹ˆë‹¤. ë§Œì•½ HIGHë¼ë©´ ë…¸ì´ì¦ˆì˜€ìœ¼ë¯€ë¡œ ë¬´ì‹œí•˜ê³ 
      ë‹¤ì‹œ IDLE ìƒíƒœë¡œ ëŒì•„ê°‘ë‹ˆë‹¤.


  2ë‹¨ê³„: Data Bit ìƒ˜í”Œë§

  Start Bitì˜ ì¤‘ê°„ ì§€ì ì„ ì°¾ì•˜ìœ¼ë©´, ê·¸ë¡œë¶€í„° ì •í™•íˆ 1 ë¹„íŠ¸ ì£¼ê¸°(`CLOCKS_PER_BIT`) ë§Œí¼ ê¸°ë‹¤ë¦´ ë•Œë§ˆë‹¤ ê°
  ë°ì´í„° ë¹„íŠ¸ì˜ ì¤‘ê°„ì— ë„ë‹¬í•˜ê²Œ ë©ë‹ˆë‹¤.


   1. Start Bit ì¤‘ê°„ì—ì„œ 1 ë¹„íŠ¸ ì£¼ê¸°ë§Œí¼ ê¸°ë‹¤ë¦° í›„, i_rx_serial ê°’ì„ ì½ì–´ data[0]ìœ¼ë¡œ ì €ì¥í•©ë‹ˆë‹¤.
   2. ë‹¤ì‹œ 1 ë¹„íŠ¸ ì£¼ê¸°ë§Œí¼ ê¸°ë‹¤ë¦° í›„, i_rx_serial ê°’ì„ ì½ì–´ data[1]ë¡œ ì €ì¥í•©ë‹ˆë‹¤.
   3. ì´ ê³¼ì •ì„ 8ë²ˆ ë°˜ë³µí•˜ì—¬ 8ë¹„íŠ¸ ë°ì´í„°ë¥¼ ëª¨ë‘ ìˆ˜ì‹ í•©ë‹ˆë‹¤.

  3ë‹¨ê³„: ë°ì´í„° ì €ì¥ (Shift Register)

  ìˆ˜ì‹ ëœ ë°ì´í„°ëŠ” LSBë¶€í„° ë“¤ì–´ì˜µë‹ˆë‹¤. ì´ë¥¼ ì˜¬ë°”ë¥¸ ë°”ì´íŠ¸ë¡œ ì¡°ë¦½í•˜ê¸° ìœ„í•´ ì‰¬í”„íŠ¸ ë ˆì§€ìŠ¤í„°ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.


  rx_data_reg <= {i_rx_serial, rx_data_reg[7:1]};


  ìœ„ì™€ ê°™ì´ ì½”ë“œë¥¼ ì‘ì„±í•˜ë©´, ìƒˆë¡œ ë“¤ì–´ì˜¨ ë¹„íŠ¸ê°€ ìµœìƒìœ„ ë¹„íŠ¸(MSB)ë¡œ ë“¤ì–´ê°€ê³  ê¸°ì¡´ ë¹„íŠ¸ë“¤ì´ ì˜¤ë¥¸ìª½ìœ¼ë¡œ í•œ
  ì¹¸ì”© ë°€ë ¤ë‚˜, 8ë²ˆ ë°˜ë³µ í›„ rx_data_regì— ì˜¬ë°”ë¥¸ ìˆœì„œì˜ ë°ì´í„°ê°€ ì™„ì„±ë©ë‹ˆë‹¤.

  4ë‹¨ê³„: Stop Bit í™•ì¸ ë° ì¶œë ¥


   * 8ê°œì˜ ë°ì´í„° ë¹„íŠ¸ë¥¼ ëª¨ë‘ ë°›ì€ í›„, ë‹¤ì‹œ 1 ë¹„íŠ¸ ì£¼ê¸°ë§Œí¼ ê¸°ë‹¤ë ¤ Stop Bitì˜ ì¤‘ê°„ì— ë„ë‹¬í•©ë‹ˆë‹¤.
   * ì´ë•Œ i_rx_serial ê°’ì´ HIGHì¸ì§€ í™•ì¸í•˜ì—¬ í†µì‹ ì´ ì •ìƒì ìœ¼ë¡œ ëë‚¬ëŠ”ì§€ ê²€ì¦í•©ë‹ˆë‹¤. (Framing Error ê²€ì¶œ)
   * ìˆ˜ì‹ ì´ ì™„ë£Œë˜ë©´, o_rx_data_valid ê°™ì€ ì¶œë ¥ ì‹ í˜¸ë¥¼ 1í´ëŸ­ ë™ì•ˆ HIGHë¡œ ë§Œë“¤ì–´ ì™¸ë¶€ì— "ìƒˆë¡œìš´ ë°ì´í„°ê°€
     ë„ì°©í–ˆë‹¤"ê³  ì•Œë ¤ì¤ë‹ˆë‹¤.


---

## xdc

<img width="1634" height="468" alt="image" src="https://github.com/user-attachments/assets/ae00563e-773b-496b-8ec4-5b56492bd1dd" />


 1. ì•„ìŠ¤í‚¤ê°’ì´ ë°”ì´ë„ˆë¦¬ê°’ìœ¼ë¡œ ë³€í•´ì„œ ë“¤ì–´ê°€ëŠ”ê°€? (ë„¤, ë§ìŠµë‹ˆë‹¤)


  ì‚¬ìš©ìë‹˜ê»˜ì„œ ì´í•´í•˜ì‹  ë‚´ìš©ì´ ì •í™•í•©ë‹ˆë‹¤. ì „ì²´ ê³¼ì •ì€ ì´ë ‡ìŠµë‹ˆë‹¤.


   1. PC (Tera Term): í‚¤ë³´ë“œì—ì„œ 'A'ë¥¼ ëˆ„ë¦…ë‹ˆë‹¤.
   2. í„°ë¯¸ë„ í”„ë¡œê·¸ë¨: 'A'ì— í•´ë‹¹í•˜ëŠ” ì•„ìŠ¤í‚¤ ì½”ë“œ ê°’ '65'ë¥¼ ì°¾ìŠµë‹ˆë‹¤.
   3. ë°”ì´ë„ˆë¦¬ ë³€í™˜: ìˆ«ì '65'ë¥¼ 8ë¹„íŠ¸ ì´ì§„ìˆ˜(ë°”ì´ë„ˆë¦¬) `01000001`ë¡œ ë³€í™˜í•©ë‹ˆë‹¤.
   4. UART ì „ì†¡: PCëŠ” ì´ 01000001 ë°ì´í„°ë¥¼ UART í†µì‹  ê·œì¹™(ì‹œì‘ ë¹„íŠ¸ 1ê°œ, ë°ì´í„° 8ê°œ, ì •ì§€ ë¹„íŠ¸ 1ê°œ)ì— ë§ì¶°
      1ë¹„íŠ¸ì”© ìˆœì„œëŒ€ë¡œ FPGAë¡œ ì „ì†¡í•©ë‹ˆë‹¤.
   5. FPGA (uart_rx ëª¨ë“ˆ): ì „ì†¡ëœ ë¹„íŠ¸ë“¤ì„ ì°¨ë¡€ëŒ€ë¡œ ë°›ì•„ì„œ ë‹¤ì‹œ 8ë¹„íŠ¸ ë°ì´í„° 01000001ë¡œ ì¡°ë¦½í•˜ê³ , rx_data
      ë ˆì§€ìŠ¤í„°ì— ì €ì¥í•©ë‹ˆë‹¤.

  ë”°ë¼ì„œ LEDì— 01000001ì´ í‘œì‹œë˜ëŠ” ê²ƒì´ ì •ìƒì…ë‹ˆë‹¤.


  2. ë°”ì´ë„ˆë¦¬ ê°’ì€ ëª» ë³´ë‚´ê³  ì•„ìŠ¤í‚¤ ë¬¸ìë§Œ ë³´ë‚¼ ìˆ˜ ìˆëŠ”ê°€? (ì•„ë‹ˆìš”, ëª¨ë“  ë°”ì´ë„ˆë¦¬ ê°’ì„ ë³´ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤)


  ì´ ë¶€ë¶„ì´ ì¤‘ìš”í•©ë‹ˆë‹¤. UART í†µì‹ ì€ ë³¸ì§ˆì ìœ¼ë¡œ ì–´ë–¤ 8ë¹„íŠ¸ ë°”ì´ë„ˆë¦¬ ê°’ì´ë“  ë³´ë‚¼ ìˆ˜ ìˆëŠ” í†µì‹  ë°©ì‹ì…ë‹ˆë‹¤.
  ì•„ìŠ¤í‚¤ ì½”ë“œëŠ” ê·¸ ë°”ì´ë„ˆë¦¬ ê°’ìœ¼ë¡œ í‘œí˜„í•  ìˆ˜ ìˆëŠ” ì—¬ëŸ¬ ì¢…ë¥˜ì˜ ë°ì´í„° ì¤‘ í•˜ë‚˜ì¼ ë¿ì…ë‹ˆë‹¤.


   * Tera Termì—ì„œ í‚¤ë³´ë“œë¡œ ì…ë ¥í•  ë•Œ: í”„ë¡œê·¸ë¨ì´ ì•½ì†(ê¸°ë³¸ ì„¤ì •)ì— ë”°ë¼ í‚¤ë³´ë“œ ë¬¸ìë¥¼ ì•„ìŠ¤í‚¤ ì½”ë“œë¼ëŠ” ê·œì¹™ì—
     ë§ëŠ” ë°”ì´ë„ˆë¦¬ ê°’ìœ¼ë¡œ ë³´ë‚´ì£¼ëŠ” ê²ƒì…ë‹ˆë‹¤.
   * ë‹¤ë¥¸ ë°©ë²•ìœ¼ë¡œ ë³´ë‚¼ ë•Œ: YAT ê°™ì€ ì „ë¬¸ í„°ë¯¸ë„ í”„ë¡œê·¸ë¨ì´ë‚˜ Python, C++ ë“±ìœ¼ë¡œ ì§ì ‘ ë§Œë“  í”„ë¡œê·¸ë¨ì„
     ì‚¬ìš©í•˜ë©´, 'A' ê°™ì€ ë¬¸ìê°€ ì•„ë‹ˆë¼ 11110000 (0xF0) ê°™ì€ íŠ¹ì • ë°”ì´ë„ˆë¦¬ ê°’ì„ ì§ì ‘ ì§€ì •í•´ì„œ ë³´ë‚¼ ìˆ˜ë„
     ìˆìŠµë‹ˆë‹¤.

  ê²°ë¡ ì ìœ¼ë¡œ, ì œê°€ ìˆ˜ì •í•œ ì½”ë“œëŠ” ì–´ë–¤ ì¢…ë¥˜ì˜ 8ë¹„íŠ¸ ë°”ì´ë„ˆë¦¬ ê°’ì´ ë“¤ì–´ì˜¤ë“  ìƒê´€ì—†ì´, UART í†µì‹  ê·œì¹™(Stop Bit)ë§Œ
   ì •í™•íˆ ì§€í‚¤ë©´ ëª¨ë‘ ë‹¤ ìˆ˜ì‹ í•  ìˆ˜ ìˆë„ë¡ ë§Œë“  ê²ƒì…ë‹ˆë‹¤.


  ë”°ë¼ì„œ ìˆ˜ì •ëœ ì½”ë“œëŠ” ì•„ìŠ¤í‚¤ ë¬¸ìë¿ë§Œ ì•„ë‹ˆë¼ ëª¨ë“  ì¢…ë¥˜ì˜ 8ë¹„íŠ¸ ë°”ì´ë„ˆë¦¬ ë°ì´í„°ë¥¼ ìˆ˜ì‹ í•  ìˆ˜ ìˆëŠ” ë²”ìš© UART
  ìˆ˜ì‹ ê¸°ê°€ ë§ìŠµë‹ˆë‹¤.

â•­â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•®
â”‚  > ê·¸ë ¤ë©´ yatì—ì„œ ë°”ì´ë„ˆë¦¬ê°’ ë³´ë‚¼ë ¤ë©´ ì–´ë–»ê²Œí•´ì•¼ë¼  ? \b{11110000} ì´ë ‡ê²Œí•˜ë©´ë˜ë‚˜ ?  â”‚
â•°â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•¯

âœ¦ ë„¤, ì•„ì£¼ ë¹„ìŠ·í•˜ê²Œ ì¶”ì¸¡í•˜ì…¨ìŠµë‹ˆë‹¤! YATì€ ê·¸ëŸ° ê¸°ëŠ¥ì„ ë‹¹ì—°íˆ ì§€ì›í•˜ë©°, ë§¤ìš° í¸ë¦¬í•˜ê²Œ ë˜ì–´ìˆìŠµë‹ˆë‹¤.

  ì‚¬ìš©ìë‹˜ì´ ì¶”ì¸¡í•˜ì‹  \b{} ì™€ ê±°ì˜ ë˜‘ê°™ì§€ë§Œ, YATì—ì„œëŠ” ê´„í˜¸ë¥¼ () ì‚¬ìš©í•©ë‹ˆë‹¤.


  YATì—ì„œ ë°”ì´ë„ˆë¦¬ ê°’ 11110000 ë³´ë‚´ëŠ” ë°©ë²•

  YATì˜ ì»¤ë§¨ë“œ ì…ë ¥ì°½ì— ì•„ë˜ì™€ ê°™ì´ ì…ë ¥í•˜ê³  Send ë²„íŠ¼ì„ ëˆ„ë¥´ë©´ ë©ë‹ˆë‹¤.

  1. ë°”ì´ë„ˆë¦¬(Binary)ë¡œ ë³´ë‚´ê¸°



   1 \b(11110000)


  2. 16ì§„ìˆ˜(Hex)ë¡œ ë³´ë‚´ê¸° (ë” ì¼ë°˜ì ì´ê³  í¸ë¦¬í•œ ë°©ë²•)


  11110000ì€ 16ì§„ìˆ˜ë¡œ F0 ì…ë‹ˆë‹¤. YATì—ì„œëŠ” 0x ì ‘ë‘ì‚¬ë¥¼ ë¶™ì—¬ì„œ ë³´ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.


   1 0xF0


  ë˜ëŠ” \h() êµ¬ë¬¸ì„ ì‚¬ìš©í•  ìˆ˜ë„ ìˆìŠµë‹ˆë‹¤.


   1 \h(F0)


  3. 10ì§„ìˆ˜(Decimal)ë¡œ ë³´ë‚´ê¸°


  11110000ì€ 10ì§„ìˆ˜ë¡œ 240 ì…ë‹ˆë‹¤.


   1 \d(240)


  ì¶”ì²œí•˜ëŠ” ë°©ë²•

  ëŒ€ë¶€ë¶„ì˜ ê²½ìš°, 16ì§„ìˆ˜ë¡œ í‘œí˜„í•˜ëŠ” `0xF0` ë°©ì‹ì´ ê°€ì¥ ì§§ê³  ì§ê´€ì ì´ë¼ ë§ì´ ì‚¬ìš©ë©ë‹ˆë‹¤.


  í…ŒìŠ¤íŠ¸ ì ˆì°¨:
   1. YATì„ ì¼œê³  FPGAì˜ COM í¬íŠ¸ì— ì—°ê²°í•©ë‹ˆë‹¤ (9600, 8-N-1 ì„¤ì •).
   2. ìœ„ìª½ì˜ Send Text ì…ë ¥ì°½ì— 0xF0 ì´ë¼ê³  ì…ë ¥í•©ë‹ˆë‹¤.
   3. Send ë²„íŠ¼ì„ ëˆ„ë¦…ë‹ˆë‹¤.
   4. FPGA ë³´ë“œì˜ LEDê°€ 11110000ìœ¼ë¡œ ë°”ë€ŒëŠ”ì§€ í™•ì¸í•©ë‹ˆë‹¤.


---

## ë¬¸ì œí•´ê²° ë°©ë²•

# UART ìƒ˜í”Œë§ - ì™œ MID_BITë¡œ í•´ì•¼ í•˜ëŠ”ê°€?

## UART ë¹„íŠ¸ íƒ€ì´ë°

UARTì—ì„œ ê° ë¹„íŠ¸ëŠ” ì¼ì • ì‹œê°„(baud rate ì£¼ê¸°) ë™ì•ˆ ìœ ì§€ë©ë‹ˆë‹¤:

```
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  1  â”‚             â”‚  <- ë¹„íŠ¸ ìœ ì§€ êµ¬ê°„
     â”‚             â”‚
  0  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†‘      â†‘      â†‘
   ì‹œì‘    ì¤‘ê°„    ë
  (0%)   (50%)  (100%)
```

## ì™œ ì¤‘ê°„(MID_BIT)ì—ì„œ ìƒ˜í”Œë§í•´ì•¼ í•˜ë‚˜?

### 1. ì‹ í˜¸ ì•ˆì •ì„±
- ë¹„íŠ¸ê°€ ì „í™˜ë˜ëŠ” ìˆœê°„(0% ë˜ëŠ” 100% ì§€ì )ì—ëŠ” ì‹ í˜¸ê°€ ë¶ˆì•ˆì •í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
- **ì¤‘ê°„ ì§€ì (50%)**ì€ ì‹ í˜¸ê°€ ê°€ì¥ ì•ˆì •ì ì¸ êµ¬ê°„ì…ë‹ˆë‹¤

### 2. íƒ€ì´ë° ì˜¤ì°¨ í—ˆìš©
- ì†¡ì‹ ê¸°ì™€ ìˆ˜ì‹ ê¸°ì˜ í´ëŸ­ì´ ì™„ë²½í•˜ê²Œ ì¼ì¹˜í•˜ì§€ ì•Šì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤
- ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§í•˜ë©´ Â±50% ì˜¤ì°¨ê¹Œì§€ í—ˆìš© ê°€ëŠ¥í•©ë‹ˆë‹¤

```
ì†¡ì‹  ë¹„íŠ¸:  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚          â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           |    â†‘     |
        ì‹œì‘   ì¤‘ê°„   ë
        
- ëì—ì„œ ìƒ˜í”Œë§: ë‹¤ìŒ ë¹„íŠ¸ì™€ ê²¹ì¹  ìœ„í—˜ âŒ
- ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§: ì•ˆì „í•œ êµ¬ê°„ âœ…
```

## ë‹¹ì‹  ì½”ë“œì˜ ë¬¸ì œ

```verilog
RX_START: 
    if(mid_bit)  // â† ì—¬ê¸°ì„œ ì¤‘ê°„ í™•ì¸
        next_state = RX_DATA;

RX_DATA:
    if(baud_rate)  // â† ê·¸ëŸ°ë° ì—¬ê¸°ì„  ëì—ì„œ ìƒ˜í”Œë§! (íƒ€ì´ë° ë¶ˆì¼ì¹˜)
        rx_data[...] <= rx;
```

**ë¬¸ì œì :**
- **START ë¹„íŠ¸**: mid_bitì—ì„œ í™•ì¸ â†’ ë‹¤ìŒ ìƒíƒœë¡œ ì „í™˜
- **DATA ë¹„íŠ¸**: baud_rate(ë)ì—ì„œ ìƒ˜í”Œë§

ì´ë ‡ê²Œ í•˜ë©´ ì²« ë°ì´í„° ë¹„íŠ¸ëŠ” **ë°˜ ë¹„íŠ¸ ëŠ¦ê²Œ ìƒ˜í”Œë§**ë˜ì–´ **í•œ ì¹¸ì”© ë°€ë¦¬ëŠ” í˜„ìƒ**ì´ ë°œìƒí•©ë‹ˆë‹¤!

## ì˜¬ë°”ë¥¸ ë°©ë²•

```verilog
RX_START: 
    if(mid_bit)       // START ë¹„íŠ¸ ì¤‘ê°„ í™•ì¸
        
RX_DATA:
    if(mid_bit)       // DATA ë¹„íŠ¸ë„ ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§
        rx_data[...] <= rx;
```

**ëª¨ë“  ë¹„íŠ¸ë¥¼ ì¼ê´€ë˜ê²Œ ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§**í•´ì•¼ íƒ€ì´ë°ì´ ì •í™•íˆ ë§ìŠµë‹ˆë‹¤!

## íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨ ì˜ˆì‹œ

```
UART ì‹ í˜¸:  START â”‚ D0 â”‚ D1 â”‚ D2 â”‚ D3 â”‚ D4 â”‚ D5 â”‚ D6 â”‚ D7 â”‚ STOP
            â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€
              â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   

ìƒ˜í”Œë§ ì‹œì :   â†‘     â†‘   â†‘   â†‘   â†‘   â†‘   â†‘   â†‘   â†‘
           (ì¤‘ê°„) (ì¤‘ê°„)(ì¤‘ê°„)(ì¤‘ê°„)(ì¤‘ê°„)(ì¤‘ê°„)(ì¤‘ê°„)(ì¤‘ê°„)
```

## ìˆ˜ì •ëœ ì½”ë“œ

```verilog
// ë°ì´í„° ìˆ˜ì‹  ë¡œì§ - ë¹„íŠ¸ ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§
always @(posedge clk or posedge rst) begin
    if(rst) begin
        rx_data <= 8'b0;
        rx_data_index <= 3'b0;
    end else begin
        case(curr_state)
            RX_IDLE: begin
                rx_data_index <= 3'b0;
            end
            RX_DATA: begin
                if(mid_bit) begin  // âœ… mid_bit ì‚¬ìš©
                    rx_data[rx_data_index] <= rx;
                    rx_data_index <= rx_data_index + 1;
                end
            end
        endcase
    end
end

// ìƒíƒœ ì „í™˜ ë¡œì§
always @(*) begin
    next_state = curr_state;
    case(curr_state)
        // ... (ë‹¤ë¥¸ ìƒíƒœë“¤)
        
        RX_DATA: begin
            if(mid_bit && rx_data_index == 3'd7) begin  // âœ… mid_bit ì‚¬ìš©
                next_state = RX_STOP;
            end
        end
        
        // ... (ë‚˜ë¨¸ì§€)
    endcase
end
```

## ìš”ì•½

| í•­ëª© | ì„¤ëª… |
|------|------|
| **ìƒ˜í”Œë§ ìœ„ì¹˜** | ë¹„íŠ¸ì˜ ì¤‘ê°„(50% ì§€ì ) |
| **ì´ìœ  1** | ì‹ í˜¸ê°€ ê°€ì¥ ì•ˆì •ì ì¸ êµ¬ê°„ |
| **ì´ìœ  2** | í´ëŸ­ ì˜¤ì°¨ í—ˆìš© ë²”ìœ„ ìµœëŒ€í™” |
| **í•µì‹¬ ì›ì¹™** | ëª¨ë“  ë¹„íŠ¸ë¥¼ **ì¼ê´€ë˜ê²Œ** ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§ |
| **ë¬¸ì œ ë°œìƒ** | STARTëŠ” ì¤‘ê°„, DATAëŠ” ë â†’ íƒ€ì´ë° ë¶ˆì¼ì¹˜ â†’ ë°ì´í„° ë°€ë¦¼ |

---

**ê²°ë¡ **: UART ìˆ˜ì‹ ì—ì„œëŠ” START ë¹„íŠ¸, DATA ë¹„íŠ¸, STOP ë¹„íŠ¸ ëª¨ë‘ **ë¹„íŠ¸ ì¤‘ê°„(MID_BIT)**ì—ì„œ ìƒ˜í”Œë§í•˜ëŠ” ê²ƒì´ í‘œì¤€ì´ë©°, ì´ê²ƒì´ ê°€ì¥ ì•ˆì •ì ì´ê³  ì •í™•í•œ ë°©ë²•ì…ë‹ˆ
