-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXIConfirmModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXIConfirmModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		Clock : in std_logic;
		Reset : in std_logic;
		inValid : in std_logic;
		inReady : in std_logic;
		inRestart : in std_logic;
		outConfirmed : out std_logic;
		outConfirming : out std_logic;
		outReady : out std_logic
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXIConfirmModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L32F13L34T14_AXIConfirmModule_L33F33T58_Expr : std_logic := '0';
	constant AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F26T51_Expr : std_logic := '0';
	constant AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L41F45T74_Expr : std_logic := '1';
	constant AXIConfirmModule_L25F50T79_Expr : std_logic := '1';
	constant AXIConfirmModule_L26F51T76_Expr : std_logic := '0';
	constant AXIConfirmModule_L26F97T126_Expr : std_logic := '1';
	constant AXIConfirmModule_L27F64T89_Expr : std_logic := '0';
	signal Inputs_inValid : std_logic := '0';
	signal Inputs_inReady : std_logic := '0';
	signal Inputs_inRestart : std_logic := '0';
	signal NextState_fsm : std_logic := '0';
	signal State_fsm : std_logic := '0';
	constant State_fsmDefault : std_logic := '0';
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr : std_logic := '0';
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_1 : std_logic := '0';
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_2 : std_logic := '0';
	signal AXIConfirmModule_L26F38T126_Expr : std_logic := '0';
	signal AXIConfirmModule_L26F38T126_Expr_1 : std_logic := '0';
	signal AXIConfirmModule_L26F38T126_Expr_2 : std_logic := '0';
	signal AXIConfirmModule_L27F33T89_Expr : std_logic := '0';
	signal AXIConfirmModule_L27F33T89_Expr_1 : std_logic := '0';
	signal AXIConfirmModule_L27F33T89_Expr_2 : std_logic := '0';
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_Case : std_logic := '0';
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseLhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseRhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L25F37T79_Expr : std_logic := '0';
	signal AXIConfirmModule_L25F37T79_ExprLhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L25F37T79_ExprRhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L26F38T76_Expr : std_logic := '0';
	signal AXIConfirmModule_L26F38T76_ExprLhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L26F38T76_ExprRhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L26F80T126_Expr : std_logic := '0';
	signal AXIConfirmModule_L26F80T126_ExprLhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L26F80T126_ExprRhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L27F51T89_Expr : std_logic := '0';
	signal AXIConfirmModule_L27F51T89_ExprLhs : signed(1 downto 0) := "00";
	signal AXIConfirmModule_L27F51T89_ExprRhs : signed(1 downto 0) := "00";
begin
	process (Clock, NextState_fsm, Reset)
	begin
		if rising_edge(Clock) then
			if Reset = '1' then
				State_fsm <= State_fsmDefault;
			else
				State_fsm <= NextState_fsm;
			end if;
		end if;
	end process;
	AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_Case <= '1' when (signed(resize(AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseLhs, AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseLhs'length + 1)) = signed(resize(AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseRhs, AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseRhs'length + 1))) else '0';
	AXIConfirmModule_L25F37T79_Expr <= '1' when (signed(resize(AXIConfirmModule_L25F37T79_ExprLhs, AXIConfirmModule_L25F37T79_ExprLhs'length + 1)) = signed(resize(AXIConfirmModule_L25F37T79_ExprRhs, AXIConfirmModule_L25F37T79_ExprRhs'length + 1))) else '0';
	AXIConfirmModule_L26F38T76_Expr <= '1' when (signed(resize(AXIConfirmModule_L26F38T76_ExprLhs, AXIConfirmModule_L26F38T76_ExprLhs'length + 1)) = signed(resize(AXIConfirmModule_L26F38T76_ExprRhs, AXIConfirmModule_L26F38T76_ExprRhs'length + 1))) else '0';
	AXIConfirmModule_L26F80T126_Expr <= '1' when (signed(resize(AXIConfirmModule_L26F80T126_ExprLhs, AXIConfirmModule_L26F80T126_ExprLhs'length + 1)) = signed(resize(AXIConfirmModule_L26F80T126_ExprRhs, AXIConfirmModule_L26F80T126_ExprRhs'length + 1))) else '0';
	AXIConfirmModule_L27F51T89_Expr <= '1' when (signed(resize(AXIConfirmModule_L27F51T89_ExprLhs, AXIConfirmModule_L27F51T89_ExprLhs'length + 1)) = signed(resize(AXIConfirmModule_L27F51T89_ExprRhs, AXIConfirmModule_L27F51T89_ExprRhs'length + 1))) else '0';
	process (AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_1, AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_2)
	begin
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr <= AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_1 AND AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_2;
	end process;
	process (AXIConfirmModule_L26F38T126_Expr_1, AXIConfirmModule_L26F38T126_Expr_2)
	begin
		AXIConfirmModule_L26F38T126_Expr <= AXIConfirmModule_L26F38T126_Expr_1 AND AXIConfirmModule_L26F38T126_Expr_2;
	end process;
	process (AXIConfirmModule_L27F33T89_Expr_1, AXIConfirmModule_L27F33T89_Expr_2)
	begin
		AXIConfirmModule_L27F33T89_Expr <= AXIConfirmModule_L27F33T89_Expr_1 AND AXIConfirmModule_L27F33T89_Expr_2;
	end process;
	process (AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_Case, AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr, Inputs_inRestart, State_fsm)
	begin
		NextState_fsm <= State_fsm;
		if Inputs_inRestart = '1' then
			NextState_fsm <= AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L32F13L34T14_AXIConfirmModule_L33F33T58_Expr;
		else
			if AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_Case = '1' then
				if AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr = '1' then
					NextState_fsm <= AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L41F45T74_Expr;
				end if;
			end if;
		end if;
	end process;
	process (AXIConfirmModule_L25F37T79_Expr, AXIConfirmModule_L26F38T126_Expr, AXIConfirmModule_L26F38T76_Expr, AXIConfirmModule_L26F80T126_Expr, AXIConfirmModule_L27F33T89_Expr, AXIConfirmModule_L27F51T89_Expr, Inputs_inReady, Inputs_inValid, inReady, inRestart, inValid, NextState_fsm, State_fsm)
	begin
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseLhs(1) <= '0';
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseLhs(0) <= State_fsm;
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseRhs(1) <= '0';
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F21L42T31_CaseRhs(0) <= AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L39F26T51_Expr;
		AXIConfirmModule_L25F37T79_ExprLhs(1) <= '0';
		AXIConfirmModule_L25F37T79_ExprLhs(0) <= State_fsm;
		AXIConfirmModule_L25F37T79_ExprRhs(1) <= '0';
		AXIConfirmModule_L25F37T79_ExprRhs(0) <= AXIConfirmModule_L25F50T79_Expr;
		AXIConfirmModule_L26F38T76_ExprLhs(1) <= '0';
		AXIConfirmModule_L26F38T76_ExprLhs(0) <= State_fsm;
		AXIConfirmModule_L26F38T76_ExprRhs(1) <= '0';
		AXIConfirmModule_L26F38T76_ExprRhs(0) <= AXIConfirmModule_L26F51T76_Expr;
		AXIConfirmModule_L26F80T126_ExprLhs(1) <= '0';
		AXIConfirmModule_L26F80T126_ExprLhs(0) <= NextState_fsm;
		AXIConfirmModule_L26F80T126_ExprRhs(1) <= '0';
		AXIConfirmModule_L26F80T126_ExprRhs(0) <= AXIConfirmModule_L26F97T126_Expr;
		AXIConfirmModule_L27F51T89_ExprLhs(1) <= '0';
		AXIConfirmModule_L27F51T89_ExprLhs(0) <= State_fsm;
		AXIConfirmModule_L27F51T89_ExprRhs(1) <= '0';
		AXIConfirmModule_L27F51T89_ExprRhs(0) <= AXIConfirmModule_L27F64T89_Expr;
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_1 <= Inputs_inValid;
		AXIConfirmModule_L30F9L45T10_AXIConfirmModule_L36F13L44T14_AXIConfirmModule_L37F17L43T18_AXIConfirmModule_L40F29T61_Expr_2 <= Inputs_inReady;
		AXIConfirmModule_L26F38T126_Expr_1 <= AXIConfirmModule_L26F38T76_Expr;
		AXIConfirmModule_L26F38T126_Expr_2 <= AXIConfirmModule_L26F80T126_Expr;
		AXIConfirmModule_L27F33T89_Expr_1 <= Inputs_inReady;
		AXIConfirmModule_L27F33T89_Expr_2 <= AXIConfirmModule_L27F51T89_Expr;
		Inputs_inValid <= inValid;
		Inputs_inReady <= inReady;
		Inputs_inRestart <= inRestart;
		outConfirmed <= AXIConfirmModule_L25F37T79_Expr;
		outConfirming <= AXIConfirmModule_L26F38T126_Expr;
		outReady <= AXIConfirmModule_L27F33T89_Expr;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
