-- A DUT entity is used to wrap your design.
--  This example shows how you can do this for the
--  Full-adder.

library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(2 downto 0);
       	output_vector: out std_logic_vector(0 downto 0));
end entity;

-- Editted original DUT format to suit our needs as per given problem
architecture DutWrap of DUT is
   component SequenceDetector is
		port(RST, IP, CLK: in std_logic; OP: out std_logic);
	end component SequenceDetector;
begin
   add_instance: SequenceDetector 
			port map (
					RST => input_vector(2),
					IP => input_vector(1),
					CLK => input_vector(0),
					
					OP => output_vector(0) );
end DutWrap;

