
test-18.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008370  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  08008510  08008510  00009510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008930  08008930  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008930  08008930  00009930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008938  08008938  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008938  08008938  00009938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800893c  0800893c  0000993c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008940  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000310  200001d8  08008b18  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  08008b18  0000a4e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fbd2  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fd  00000000  00000000  00019dda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  0001c6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aa3  00000000  00000000  0001d490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b51  00000000  00000000  0001df33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010036  00000000  00000000  00037a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f65  00000000  00000000  00047aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8a1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b14  00000000  00000000  000d8a64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  000dd578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080084f8 	.word	0x080084f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080084f8 	.word	0x080084f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb>:
 * @date Jun 2, 2024
 */

#include "PololuEncoder.h"

PololuEncoder::PololuEncoder(
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	ed87 0a00 	vstr	s0, [r7]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	460b      	mov	r3, r1
 8000ebc:	80fb      	strh	r3, [r7, #6]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	717b      	strb	r3, [r7, #5]
		)
		: timer_handle(timer_handle),
		  CPR(CPR),
		  gear_ratio(gear_ratio),
		  timer_bit_size(timer_bit_size),
		  interrupt_mode(interrupt_mode)
 8000ec2:	4a25      	ldr	r2, [pc, #148]	@ (8000f58 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0xb0>)
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	601a      	str	r2, [r3, #0]
		: timer_handle(timer_handle),
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	605a      	str	r2, [r3, #4]
		  CPR(CPR),
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	88fa      	ldrh	r2, [r7, #6]
 8000ed2:	811a      	strh	r2, [r3, #8]
		  gear_ratio(gear_ratio),
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	683a      	ldr	r2, [r7, #0]
 8000ed8:	60da      	str	r2, [r3, #12]
		  timer_bit_size(timer_bit_size),
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	797a      	ldrb	r2, [r7, #5]
 8000ede:	741a      	strb	r2, [r3, #16]
		  interrupt_mode(interrupt_mode)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	7e3a      	ldrb	r2, [r7, #24]
 8000ee4:	745a      	strb	r2, [r3, #17]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	825a      	strh	r2, [r3, #18]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	2200      	movs	r2, #0
 8000ef0:	829a      	strh	r2, [r3, #20]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	82da      	strh	r2, [r3, #22]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2200      	movs	r2, #0
 8000efc:	619a      	str	r2, [r3, #24]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	f04f 0200 	mov.w	r2, #0
 8000f04:	61da      	str	r2, [r3, #28]
{
	// Start encoder
	if (interrupt_mode)
 8000f06:	7e3b      	ldrb	r3, [r7, #24]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d004      	beq.n	8000f16 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x6e>
	{
		HAL_TIM_Encoder_Start_IT(timer_handle, TIM_CHANNEL_ALL);
 8000f0c:	213c      	movs	r1, #60	@ 0x3c
 8000f0e:	68b8      	ldr	r0, [r7, #8]
 8000f10:	f002 ffa4 	bl	8003e5c <HAL_TIM_Encoder_Start_IT>
 8000f14:	e003      	b.n	8000f1e <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x76>
	}
	else
	{
		HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 8000f16:	213c      	movs	r1, #60	@ 0x3c
 8000f18:	68b8      	ldr	r0, [r7, #8]
 8000f1a:	f002 ff11 	bl	8003d40 <HAL_TIM_Encoder_Start>
	}

	// Number of bits for the select timer
	if (timer_bit_size == 32)
 8000f1e:	797b      	ldrb	r3, [r7, #5]
 8000f20:	2b20      	cmp	r3, #32
 8000f22:	d104      	bne.n	8000f2e <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x86>
	{
		max_count = 0xffffffff;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f04f 32ff 	mov.w	r2, #4294967295
 8000f2a:	621a      	str	r2, [r3, #32]
 8000f2c:	e003      	b.n	8000f36 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb+0x8e>
	}
	else
	{
		max_count = 0xffff;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f34:	621a      	str	r2, [r3, #32]
	}
	half_max_count = max_count/2;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	6a1b      	ldr	r3, [r3, #32]
 8000f3a:	085b      	lsrs	r3, r3, #1
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
	neg_half_max_count = -half_max_count;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f46:	425a      	negs	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	08008570 	.word	0x08008570

08000f5c <_ZN13PololuEncoder6updateEv>:

void PololuEncoder::update()
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	// Read encoder
	if (not interrupt_mode)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	7c5b      	ldrb	r3, [r3, #17]
 8000f68:	f083 0301 	eor.w	r3, r3, #1
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d006      	beq.n	8000f80 <_ZN13PololuEncoder6updateEv+0x24>
	{
		count = __HAL_TIM_GET_COUNTER(timer_handle);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	82da      	strh	r2, [r3, #22]
	}
	delta = (int32_t) (count-last_count);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	8ada      	ldrh	r2, [r3, #22]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	8a9b      	ldrh	r3, [r3, #20]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	825a      	strh	r2, [r3, #18]
	last_count = count;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	8ada      	ldrh	r2, [r3, #22]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	829a      	strh	r2, [r3, #20]

	// Fix delta from timer overflow
	if (delta > half_max_count)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	dd0e      	ble.n	8000fc8 <_ZN13PololuEncoder6updateEv+0x6c>
	{
		// We've overflowed in the negative direction.
		delta -= max_count + 1;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000fb0:	b29a      	uxth	r2, r3
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6a1b      	ldr	r3, [r3, #32]
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	1ad3      	subs	r3, r2, r3
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	3b01      	subs	r3, #1
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	825a      	strh	r2, [r3, #18]
 8000fc6:	e015      	b.n	8000ff4 <_ZN13PololuEncoder6updateEv+0x98>
	}
	else if (delta < neg_half_max_count)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	da0d      	bge.n	8000ff4 <_ZN13PololuEncoder6updateEv+0x98>
	{
	    // We've overflowed in the positive direciton.
		delta += max_count + 1;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	3301      	adds	r3, #1
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	b21a      	sxth	r2, r3
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	825a      	strh	r2, [r3, #18]
	}

	// Finish up
	position += delta;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	687a      	ldr	r2, [r7, #4]
 8000ffa:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8000ffe:	441a      	add	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	619a      	str	r2, [r3, #24]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <_ZN13PololuEncoder9get_speedEm>:
{
	return delta;
}

float PololuEncoder::get_speed(uint32_t control_frequency_Hz)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
	float numerator = delta*(float)control_frequency_Hz*60;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001020:	ee07 3a90 	vmov	s15, r3
 8001024:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	ee07 3a90 	vmov	s15, r3
 800102e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001036:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001088 <_ZN13PololuEncoder9get_speedEm+0x78>
 800103a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800103e:	edc7 7a03 	vstr	s15, [r7, #12]
	float denominator = (float)CPR*gear_ratio;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001048:	ee07 3a90 	vmov	s15, r3
 800104c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	edd3 7a03 	vldr	s15, [r3, #12]
 8001056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800105a:	edc7 7a02 	vstr	s15, [r7, #8]
    speed = numerator/denominator; //RPM
 800105e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001062:	ed97 7a02 	vldr	s14, [r7, #8]
 8001066:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	edc3 7a07 	vstr	s15, [r3, #28]
    return speed;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69db      	ldr	r3, [r3, #28]
 8001074:	ee07 3a90 	vmov	s15, r3
}
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	42700000 	.word	0x42700000

0800108c <_ZN13PololuEncoder13debug_messageEP20__UART_HandleTypeDef>:

void PololuEncoder::debug_message(UART_HandleTypeDef* uart_handle)
{
 800108c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108e:	b0a5      	sub	sp, #148	@ 0x94
 8001090:	af08      	add	r7, sp, #32
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
	#define VALUE_WIDTH 5
	#define MESSAGE_LENGTH 100
	char my_message[MESSAGE_LENGTH] = "";
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	2260      	movs	r2, #96	@ 0x60
 80010a0:	2100      	movs	r1, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f005 fa19 	bl	80064da <memset>
    int string_length = snprintf(my_message, MESSAGE_LENGTH, "Encoder cnt: %*i, pos: %*li, delta: %*i, speed: %*.3f RPM.\r\n",
                             VALUE_WIDTH, count,
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	8adb      	ldrh	r3, [r3, #22]
    int string_length = snprintf(my_message, MESSAGE_LENGTH, "Encoder cnt: %*i, pos: %*li, delta: %*i, speed: %*.3f RPM.\r\n",
 80010ac:	461d      	mov	r5, r3
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	699c      	ldr	r4, [r3, #24]
                             VALUE_WIDTH, position,
                             VALUE_WIDTH, delta,
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
    int string_length = snprintf(my_message, MESSAGE_LENGTH, "Encoder cnt: %*i, pos: %*li, delta: %*i, speed: %*.3f RPM.\r\n",
 80010b8:	461e      	mov	r6, r3
							 VALUE_WIDTH+3, speed);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69db      	ldr	r3, [r3, #28]
    int string_length = snprintf(my_message, MESSAGE_LENGTH, "Encoder cnt: %*i, pos: %*li, delta: %*i, speed: %*.3f RPM.\r\n",
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fa4a 	bl	8000558 <__aeabi_f2d>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	f107 0008 	add.w	r0, r7, #8
 80010cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80010d0:	2308      	movs	r3, #8
 80010d2:	9305      	str	r3, [sp, #20]
 80010d4:	9604      	str	r6, [sp, #16]
 80010d6:	2305      	movs	r3, #5
 80010d8:	9303      	str	r3, [sp, #12]
 80010da:	9402      	str	r4, [sp, #8]
 80010dc:	2305      	movs	r3, #5
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	9500      	str	r5, [sp, #0]
 80010e2:	2305      	movs	r3, #5
 80010e4:	4a08      	ldr	r2, [pc, #32]	@ (8001108 <_ZN13PololuEncoder13debug_messageEP20__UART_HandleTypeDef+0x7c>)
 80010e6:	2164      	movs	r1, #100	@ 0x64
 80010e8:	f005 f960 	bl	80063ac <sniprintf>
 80010ec:	66f8      	str	r0, [r7, #108]	@ 0x6c
    HAL_UART_Transmit(uart_handle, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
 80010ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80010f0:	b29a      	uxth	r2, r3
 80010f2:	f107 0108 	add.w	r1, r7, #8
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	6838      	ldr	r0, [r7, #0]
 80010fc:	f003 ff9c 	bl	8005038 <HAL_UART_Transmit>
}
 8001100:	bf00      	nop
 8001102:	3774      	adds	r7, #116	@ 0x74
 8001104:	46bd      	mov	sp, r7
 8001106:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001108:	08008510 	.word	0x08008510

0800110c <_ZN13PololuEncoderD1Ev>:

PololuEncoder::~PololuEncoder()
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	4a04      	ldr	r2, [pc, #16]	@ (8001128 <_ZN13PololuEncoderD1Ev+0x1c>)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4618      	mov	r0, r3
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	08008570 	.word	0x08008570

0800112c <_ZN13PololuEncoderD0Ev>:
PololuEncoder::~PololuEncoder()
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
}
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ffe9 	bl	800110c <_ZN13PololuEncoderD1Ev>
 800113a:	212c      	movs	r1, #44	@ 0x2c
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f004 fb37 	bl	80057b0 <_ZdlPvj>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>:
 * @param neutral_us_width Width of the neutral signal in microseconds.
 * @param full_forward_us_width Width of the full forward signal in microseconds.
 * @param rescale_forward_magnitude Maximum value for rescaling the forward signal. Overridden if fed into RemoteControlControl.
 * @param rescale_reverse_magnitude Minimum value for rescaling the reverse signal. Overridden if fed into RemoteControlControl.
 */
RCChannel::RCChannel(
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	603b      	str	r3, [r7, #0]
 8001158:	4613      	mov	r3, r2
 800115a:	80fb      	strh	r3, [r7, #6]
	full_reverse_us_width(full_reverse_us_width),
	neutral_us_width(neutral_us_width),
	full_forward_us_width(full_forward_us_width),
	rescale_forward_magnitude(rescale_forward_magnitude),
	rescale_reverse_magnitude(rescale_reverse_magnitude),
	saturate(saturate)
 800115c:	4a3c      	ldr	r2, [pc, #240]	@ (8001250 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0x104>)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2200      	movs	r2, #0
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2200      	movs	r2, #0
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2200      	movs	r2, #0
 8001178:	611a      	str	r2, [r3, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2200      	movs	r2, #0
 800117e:	615a      	str	r2, [r3, #20]
	pin_group(pin_group),
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	619a      	str	r2, [r3, #24]
	pin(pin),
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	88fa      	ldrh	r2, [r7, #6]
 800118a:	839a      	strh	r2, [r3, #28]
	timer_handle(timer_handle),
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	621a      	str	r2, [r3, #32]
	timer_channel(timer_channel),
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	6a3a      	ldr	r2, [r7, #32]
 8001196:	625a      	str	r2, [r3, #36]	@ 0x24
	RC_signal_period_us(RC_signal_period_us),
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800119c:	629a      	str	r2, [r3, #40]	@ 0x28
	CPU_clock_speed_MHz(CPU_clock_speed_MHz),
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80011a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	full_reverse_us_width(full_reverse_us_width),
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80011a8:	631a      	str	r2, [r3, #48]	@ 0x30
	neutral_us_width(neutral_us_width),
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80011ae:	635a      	str	r2, [r3, #52]	@ 0x34
	full_forward_us_width(full_forward_us_width),
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80011b4:	639a      	str	r2, [r3, #56]	@ 0x38
	rescale_forward_magnitude(rescale_forward_magnitude),
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80011ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	rescale_reverse_magnitude(rescale_reverse_magnitude),
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80011c0:	641a      	str	r2, [r3, #64]	@ 0x40
	saturate(saturate)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80011c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2201      	movs	r2, #1
 80011d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
{
	// Critical. Starts the first interrupt.
	HAL_TIM_IC_Start_IT(timer_handle, timer_channel);
 80011d4:	6a39      	ldr	r1, [r7, #32]
 80011d6:	6838      	ldr	r0, [r7, #0]
 80011d8:	f002 fb44 	bl	8003864 <HAL_TIM_IC_Start_IT>

	// Set minuend depending on whether it's a 16-bit or 32-bit timer.
	// This is specific to the STM32F411CUE6!!
	if (((timer_handle->Instance) == TIM2) or ((timer_handle->Instance) == TIM5))
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011e4:	d004      	beq.n	80011f0 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xa4>
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001254 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0x108>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d104      	bne.n	80011fa <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xae>
	{
		minuend = 0xffffffff;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f04f 32ff 	mov.w	r2, #4294967295
 80011f6:	649a      	str	r2, [r3, #72]	@ 0x48
 80011f8:	e003      	b.n	8001202 <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb+0xb6>
	}
	else
	{
		minuend = 0xffff;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001200:	649a      	str	r2, [r3, #72]	@ 0x48
	}

	// For later scaling
	uint32_t prescalar = timer_handle->Instance->PSC + 1;
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001208:	3301      	adds	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
	float refClock = CPU_clock_speed_MHz/prescalar;
 800120c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	fbb2 f3f3 	udiv	r3, r2, r3
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800121c:	edc7 7a04 	vstr	s15, [r7, #16]
	mFactor = 1/refClock;
 8001220:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001224:	ed97 7a04 	vldr	s14, [r7, #16]
 8001228:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

	// Needed later
	forward_range = full_forward_us_width - neutral_us_width;
 8001232:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001236:	1ad2      	subs	r2, r2, r3
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	659a      	str	r2, [r3, #88]	@ 0x58
	reverse_range = neutral_us_width - full_reverse_us_width;
 800123c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800123e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001240:	1ad2      	subs	r2, r2, r3
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	08008580 	.word	0x08008580
 8001254:	40000c00 	.word	0x40000c00

08001258 <_ZN9RCChannel8callbackEv>:
 * 
 * @note This function assumes that the timer handle and channel have been properly initialized.
 * Please set the associated timer channel to input capture mode, direct. 
 * Leave the auto-reload value as large as possible.
 */
void RCChannel::callback(){
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	// Was it a rising edge or a falling edge?
	GPIO_PinState pinState = HAL_GPIO_ReadPin(pin_group, pin);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	699a      	ldr	r2, [r3, #24]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	8b9b      	ldrh	r3, [r3, #28]
 8001268:	4619      	mov	r1, r3
 800126a:	4610      	mov	r0, r2
 800126c:	f001 fc28 	bl	8002ac0 <HAL_GPIO_ReadPin>
 8001270:	4603      	mov	r3, r0
 8001272:	73fb      	strb	r3, [r7, #15]

	if(pinState == GPIO_PIN_SET) // Rising edge
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d10c      	bne.n	8001294 <_ZN9RCChannel8callbackEv+0x3c>
		{
			// Read
			first_value = HAL_TIM_ReadCapturedValue(timer_handle, timer_channel);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a1a      	ldr	r2, [r3, #32]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001282:	4619      	mov	r1, r3
 8001284:	4610      	mov	r0, r2
 8001286:	f003 f9ad 	bl	80045e4 <HAL_TIM_ReadCapturedValue>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	605a      	str	r2, [r3, #4]
		}

 	// Finally
 	first_capture = true;
 	}
}
 8001292:	e07a      	b.n	800138a <_ZN9RCChannel8callbackEv+0x132>
 		second_value = HAL_TIM_ReadCapturedValue(timer_handle, timer_channel);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6a1a      	ldr	r2, [r3, #32]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129c:	4619      	mov	r1, r3
 800129e:	4610      	mov	r0, r2
 80012a0:	f003 f9a0 	bl	80045e4 <HAL_TIM_ReadCapturedValue>
 80012a4:	4603      	mov	r3, r0
 80012a6:	461a      	mov	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 		if(first_value > second_value)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dd0c      	ble.n	80012d2 <_ZN9RCChannel8callbackEv+0x7a>
 			difference = minuend - first_value + second_value + 1;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6852      	ldr	r2, [r2, #4]
 80012c0:	1a9b      	subs	r3, r3, r2
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	6892      	ldr	r2, [r2, #8]
 80012c6:	4413      	add	r3, r2
 80012c8:	3301      	adds	r3, #1
 80012ca:	461a      	mov	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	e006      	b.n	80012e0 <_ZN9RCChannel8callbackEv+0x88>
 			difference = second_value - first_value;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	1ad2      	subs	r2, r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60da      	str	r2, [r3, #12]
 		us_width = difference;//*mFactor;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68da      	ldr	r2, [r3, #12]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	611a      	str	r2, [r3, #16]
		int32_t centered_value = us_width - neutral_us_width;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	691a      	ldr	r2, [r3, #16]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	60bb      	str	r3, [r7, #8]
 		if(centered_value >= 0)
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	db23      	blt.n	8001342 <_ZN9RCChannel8callbackEv+0xea>
 			value = centered_value*rescale_forward_magnitude/forward_range;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012fe:	68ba      	ldr	r2, [r7, #8]
 8001300:	fb03 f202 	mul.w	r2, r3, r2
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001308:	fb92 f2f3 	sdiv	r2, r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	615a      	str	r2, [r3, #20]
			if(value>rescale_forward_magnitude && saturate)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	695a      	ldr	r2, [r3, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001318:	429a      	cmp	r2, r3
 800131a:	dd0d      	ble.n	8001338 <_ZN9RCChannel8callbackEv+0xe0>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001322:	2b00      	cmp	r3, #0
 8001324:	d008      	beq.n	8001338 <_ZN9RCChannel8callbackEv+0xe0>
				value = rescale_forward_magnitude;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	615a      	str	r2, [r3, #20]
	 			saturate_flag = true;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001336:	e024      	b.n	8001382 <_ZN9RCChannel8callbackEv+0x12a>
	 			saturate_flag = false;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001340:	e01f      	b.n	8001382 <_ZN9RCChannel8callbackEv+0x12a>
			value =  centered_value*rescale_reverse_magnitude/reverse_range;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	fb03 f202 	mul.w	r2, r3, r2
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001350:	fb92 f2f3 	sdiv	r2, r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	615a      	str	r2, [r3, #20]
	 		if(value<-rescale_reverse_magnitude)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	695a      	ldr	r2, [r3, #20]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	425b      	negs	r3, r3
 8001362:	429a      	cmp	r2, r3
 8001364:	da09      	bge.n	800137a <_ZN9RCChannel8callbackEv+0x122>
	 			value = -rescale_reverse_magnitude;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800136a:	425a      	negs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	615a      	str	r2, [r3, #20]
	 			saturate_flag = true;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2201      	movs	r2, #1
 8001374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001378:	e003      	b.n	8001382 <_ZN9RCChannel8callbackEv+0x12a>
	 			saturate_flag = false;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 	first_capture = true;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <_ZN9RCChannelD1Ev>:
/**
 * @brief Destructor for the RCChannel class.
 * 
 * This destructor stops the interrupts for the RCChannel object.
 */
RCChannel::~RCChannel() {
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	4a07      	ldr	r2, [pc, #28]	@ (80013bc <_ZN9RCChannelD1Ev+0x28>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	601a      	str	r2, [r3, #0]
	// Stop interrupts
	HAL_TIM_IC_Stop_IT(timer_handle, timer_channel);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a1a      	ldr	r2, [r3, #32]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	4619      	mov	r1, r3
 80013ac:	4610      	mov	r0, r2
 80013ae:	f002 fb73 	bl	8003a98 <HAL_TIM_IC_Stop_IT>
}
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4618      	mov	r0, r3
 80013b6:	3708      	adds	r7, #8
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	08008580 	.word	0x08008580

080013c0 <_ZN9RCChannelD0Ev>:
RCChannel::~RCChannel() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
}
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ffe3 	bl	8001394 <_ZN9RCChannelD1Ev>
 80013ce:	215c      	movs	r1, #92	@ 0x5c
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f004 f9ed 	bl	80057b0 <_ZdlPvj>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <_ZN20RemoteControlControlC1EP9RCChannelP15TB6612FNG_Motor>:
/**
 * @brief Constructs a RemoteControlControl object with the given remote control channel and motor driver.
 * @param rc_channel Pointer to the RCChannel object.
 * @param motor Pointer to a TB6612FNG_Motor object.
 */
RemoteControlControl::RemoteControlControl(RCChannel* rc_channel, TB6612FNG_Motor* motor)
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	607a      	str	r2, [r7, #4]
	: rc_channel(rc_channel), motor(motor)
 80013ec:	4a10      	ldr	r2, [pc, #64]	@ (8001430 <_ZN20RemoteControlControlC1EP9RCChannelP15TB6612FNG_Motor+0x50>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	609a      	str	r2, [r3, #8]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	2264      	movs	r2, #100	@ 0x64
 8001402:	819a      	strh	r2, [r3, #12]
{
	// Reassign the magnitudes for rescaling to prevent rounding error.
	new_maximum_value = motor->auto_reload_value; // Maybe pTimer->Instance.PSC
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	819a      	strh	r2, [r3, #12]
	rc_channel->rescale_forward_magnitude = new_maximum_value;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	899b      	ldrh	r3, [r3, #12]
 8001410:	461a      	mov	r2, r3
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	63da      	str	r2, [r3, #60]	@ 0x3c
	rc_channel->rescale_reverse_magnitude = new_maximum_value;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	899b      	ldrh	r3, [r3, #12]
 800141a:	461a      	mov	r2, r3
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	4618      	mov	r0, r3
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	08008590 	.word	0x08008590

08001434 <_ZN20RemoteControlControl12update_motorEv>:
/**
 * @brief Updates a TB6612FNG_Motor object based on the remote control channel value.
 * Run this function in your HAL_TIM_IC_CaptureCallback() function to update the motor as often as your RC sends new values.
 */
void RemoteControlControl::update_motor()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	// Read from the remote control channel
	int32_t value = rc_channel->value;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	60fb      	str	r3, [r7, #12]

	// Update the motor
	motor->set_duty(value, new_maximum_value);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6898      	ldr	r0, [r3, #8]
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	b219      	sxth	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	899b      	ldrh	r3, [r3, #12]
 8001450:	b21b      	sxth	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	f000 f8ba 	bl	80015cc <_ZN15TB6612FNG_Motor8set_dutyEss>
}
 8001458:	bf00      	nop
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <_ZN20RemoteControlControlD1Ev>:

/**
 * @brief Destructs the RemoteControlControl object and releases any dynamically allocated resources.
 */
RemoteControlControl::~RemoteControlControl()
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	4a13      	ldr	r2, [pc, #76]	@ (80014b8 <_ZN20RemoteControlControlD1Ev+0x58>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	601a      	str	r2, [r3, #0]
{
	// Deallocate memory for rc_channel if it was dynamically allocated
	if (rc_channel != nullptr)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00b      	beq.n	800148e <_ZN20RemoteControlControlD1Ev+0x2e>
	{
		delete rc_channel;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d004      	beq.n	8001488 <_ZN20RemoteControlControlD1Ev+0x28>
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	3204      	adds	r2, #4
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	4618      	mov	r0, r3
 8001486:	4790      	blx	r2
		rc_channel = nullptr; // Optional: Set to nullptr to avoid dangling pointers
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
	}

	// Deallocate memory for motor if it was dynamically allocated
	if (motor != nullptr)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00b      	beq.n	80014ae <_ZN20RemoteControlControlD1Ev+0x4e>
	{
		delete motor;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d004      	beq.n	80014a8 <_ZN20RemoteControlControlD1Ev+0x48>
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	3204      	adds	r2, #4
 80014a2:	6812      	ldr	r2, [r2, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	4790      	blx	r2
		motor = nullptr; // Optional: Set to nullptr to avoid dangling pointers
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
	}
}
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	08008590 	.word	0x08008590

080014bc <_ZN20RemoteControlControlD0Ev>:
RemoteControlControl::~RemoteControlControl()
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
}
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ffcb 	bl	8001460 <_ZN20RemoteControlControlD1Ev>
 80014ca:	2110      	movs	r1, #16
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f004 f96f 	bl	80057b0 <_ZdlPvj>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4618      	mov	r0, r3
 80014d6:	3708      	adds	r7, #8
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm>:
 * @param timer_channel The channel number to be used with the timer (like TIM_CHANNEL_1).
 * @param CPU_clock_speed_MHz The CPU clock speed in MHz (like 96).
 * @param PWM_frequency_Hz The PWM frequency in Hz (20,000 to 100,000 allowed).
 */

TB6612FNG_Motor::TB6612FNG_Motor(
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	60f8      	str	r0, [r7, #12]
 80014e4:	60b9      	str	r1, [r7, #8]
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	4613      	mov	r3, r2
 80014ea:	80fb      	strh	r3, [r7, #6]

	: IN1_pin_group(IN1_pin_group), IN1_pin(IN1_pin),
	  IN2_pin_group(IN2_pin_group), IN2_pin(IN2_pin),
	  pTimer(pTimer), timer_channel(timer_channel),
	  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
	  PWM_frequency_Hz(PWM_frequency_Hz)
 80014ec:	4a23      	ldr	r2, [pc, #140]	@ (800157c <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa0>)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	601a      	str	r2, [r3, #0]
	: IN1_pin_group(IN1_pin_group), IN1_pin(IN1_pin),
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	68ba      	ldr	r2, [r7, #8]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	88fa      	ldrh	r2, [r7, #6]
 80014fc:	811a      	strh	r2, [r3, #8]
	  IN2_pin_group(IN2_pin_group), IN2_pin(IN2_pin),
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	60da      	str	r2, [r3, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	8b3a      	ldrh	r2, [r7, #24]
 8001508:	821a      	strh	r2, [r3, #16]
	  pTimer(pTimer), timer_channel(timer_channel),
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	69fa      	ldr	r2, [r7, #28]
 800150e:	615a      	str	r2, [r3, #20]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6a3a      	ldr	r2, [r7, #32]
 8001514:	619a      	str	r2, [r3, #24]
	  CPU_clock_speed_MHz(CPU_clock_speed_MHz),
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800151a:	61da      	str	r2, [r3, #28]
	  PWM_frequency_Hz(PWM_frequency_Hz)
 800151c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800151e:	b29a      	uxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	841a      	strh	r2, [r3, #32]
{
	// Make sure the motor is off to start
	stop();
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f000 f8d0 	bl	80016ca <_ZN15TB6612FNG_Motor4stopEv>

	// Make sure the PWM frequency is within bounds
	if(PWM_frequency_Hz < 20000)
 800152a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001530:	4293      	cmp	r3, r2
 8001532:	d803      	bhi.n	800153c <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x60>
	{
		// Too low. Human can hear this.
		PWM_frequency_Hz = 20000;
 8001534:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800153a:	e005      	b.n	8001548 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x6c>
	}
	else if(PWM_frequency_Hz > 100000)
 800153c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800153e:	4a10      	ldr	r2, [pc, #64]	@ (8001580 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa4>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d901      	bls.n	8001548 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0x6c>
	{
		// Very high. May interfere with other tasks.
		PWM_frequency_Hz = 100000;
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa4>)
 8001546:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

	// Set the auto-reload value based on the CPU clock speed and the desired PWM frequency
	auto_reload_value =( CPU_clock_speed_MHz * 1000000 / PWM_frequency_Hz ) - 1;
 8001548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154a:	4a0e      	ldr	r2, [pc, #56]	@ (8001584 <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm+0xa8>)
 800154c:	fb03 f202 	mul.w	r2, r3, r2
 8001550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	b29b      	uxth	r3, r3
 8001558:	3b01      	subs	r3, #1
 800155a:	b29a      	uxth	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	845a      	strh	r2, [r3, #34]	@ 0x22
	pTimer->Init.AutoReloadPreload = auto_reload_value;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001564:	461a      	mov	r2, r3
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	619a      	str	r2, [r3, #24]

	// Start the PWM generation
	start();
 800156a:	68f8      	ldr	r0, [r7, #12]
 800156c:	f000 f89d 	bl	80016aa <_ZN15TB6612FNG_Motor5startEv>
}
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	4618      	mov	r0, r3
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	080085a0 	.word	0x080085a0
 8001580:	000186a0 	.word	0x000186a0
 8001584:	000f4240 	.word	0x000f4240

08001588 <_ZN15TB6612FNG_MotorD1Ev>:

/**
 * @brief Destructor for the TB6612FNG_Motor class.
 */
TB6612FNG_Motor::~TB6612FNG_Motor()
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	4a05      	ldr	r2, [pc, #20]	@ (80015a8 <_ZN15TB6612FNG_MotorD1Ev+0x20>)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	601a      	str	r2, [r3, #0]
{
	stop();
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f000 f897 	bl	80016ca <_ZN15TB6612FNG_Motor4stopEv>
}
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	080085a0 	.word	0x080085a0

080015ac <_ZN15TB6612FNG_MotorD0Ev>:
TB6612FNG_Motor::~TB6612FNG_Motor()
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
}
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f7ff ffe7 	bl	8001588 <_ZN15TB6612FNG_MotorD1Ev>
 80015ba:	2124      	movs	r1, #36	@ 0x24
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f004 f8f7 	bl	80057b0 <_ZdlPvj>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_ZN15TB6612FNG_Motor8set_dutyEss>:
/**
 * @brief Sets the duty cycle of the motor.
 * @param speed The duty cycle value, ranging from -100 to 100 by default.
 */
void TB6612FNG_Motor::set_duty(int16_t duty, int16_t maximum_value)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	807b      	strh	r3, [r7, #2]
 80015d8:	4613      	mov	r3, r2
 80015da:	803b      	strh	r3, [r7, #0]
	// Raise the appropriate pins
	if(duty >= 0)
 80015dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	db10      	blt.n	8001606 <_ZN15TB6612FNG_Motor8set_dutyEss+0x3a>
	{
		HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_SET);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6858      	ldr	r0, [r3, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	891b      	ldrh	r3, [r3, #8]
 80015ec:	2201      	movs	r2, #1
 80015ee:	4619      	mov	r1, r3
 80015f0:	f001 fa7e 	bl	8002af0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_RESET);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68d8      	ldr	r0, [r3, #12]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8a1b      	ldrh	r3, [r3, #16]
 80015fc:	2200      	movs	r2, #0
 80015fe:	4619      	mov	r1, r3
 8001600:	f001 fa76 	bl	8002af0 <HAL_GPIO_WritePin>
 8001604:	e00f      	b.n	8001626 <_ZN15TB6612FNG_Motor8set_dutyEss+0x5a>
	}
	else
	{
		HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_RESET);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6858      	ldr	r0, [r3, #4]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	891b      	ldrh	r3, [r3, #8]
 800160e:	2200      	movs	r2, #0
 8001610:	4619      	mov	r1, r3
 8001612:	f001 fa6d 	bl	8002af0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_SET);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68d8      	ldr	r0, [r3, #12]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	8a1b      	ldrh	r3, [r3, #16]
 800161e:	2201      	movs	r2, #1
 8001620:	4619      	mov	r1, r3
 8001622:	f001 fa65 	bl	8002af0 <HAL_GPIO_WritePin>
	}

	uint16_t duty_magnitude;
	if(duty<0)
 8001626:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800162a:	2b00      	cmp	r3, #0
 800162c:	da03      	bge.n	8001636 <_ZN15TB6612FNG_Motor8set_dutyEss+0x6a>
	{
		duty_magnitude = duty*-1;
 800162e:	887b      	ldrh	r3, [r7, #2]
 8001630:	425b      	negs	r3, r3
 8001632:	81fb      	strh	r3, [r7, #14]
 8001634:	e001      	b.n	800163a <_ZN15TB6612FNG_Motor8set_dutyEss+0x6e>
	}
	else
	{
		duty_magnitude = duty;
 8001636:	887b      	ldrh	r3, [r7, #2]
 8001638:	81fb      	strh	r3, [r7, #14]
	}

	// Check if duty cycle is within bounds
	if(duty_magnitude > maximum_value)
 800163a:	89fa      	ldrh	r2, [r7, #14]
 800163c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001640:	429a      	cmp	r2, r3
 8001642:	dd01      	ble.n	8001648 <_ZN15TB6612FNG_Motor8set_dutyEss+0x7c>
	{
		duty = maximum_value;
 8001644:	883b      	ldrh	r3, [r7, #0]
 8001646:	807b      	strh	r3, [r7, #2]
	}


	// Set the compare value
	uint16_t compare_value = duty_magnitude * auto_reload_value / maximum_value;
 8001648:	89fb      	ldrh	r3, [r7, #14]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 800164e:	fb03 f202 	mul.w	r2, r3, r2
 8001652:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001656:	fb92 f3f3 	sdiv	r3, r2, r3
 800165a:	81bb      	strh	r3, [r7, #12]
	__HAL_TIM_SET_COMPARE(pTimer, timer_channel, compare_value);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d105      	bne.n	8001670 <_ZN15TB6612FNG_Motor8set_dutyEss+0xa4>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	89ba      	ldrh	r2, [r7, #12]
 800166c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800166e:	e018      	b.n	80016a2 <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(pTimer, timer_channel, compare_value);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	2b04      	cmp	r3, #4
 8001676:	d105      	bne.n	8001684 <_ZN15TB6612FNG_Motor8set_dutyEss+0xb8>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	695b      	ldr	r3, [r3, #20]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	89ba      	ldrh	r2, [r7, #12]
 8001680:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001682:	e00e      	b.n	80016a2 <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(pTimer, timer_channel, compare_value);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	2b08      	cmp	r3, #8
 800168a:	d105      	bne.n	8001698 <_ZN15TB6612FNG_Motor8set_dutyEss+0xcc>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	695b      	ldr	r3, [r3, #20]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	89ba      	ldrh	r2, [r7, #12]
 8001694:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001696:	e004      	b.n	80016a2 <_ZN15TB6612FNG_Motor8set_dutyEss+0xd6>
	__HAL_TIM_SET_COMPARE(pTimer, timer_channel, compare_value);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	695b      	ldr	r3, [r3, #20]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	89ba      	ldrh	r2, [r7, #12]
 80016a0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <_ZN15TB6612FNG_Motor5startEv>:

/**
 * @brief starts the motor by starting PWM generation.
 */
void TB6612FNG_Motor::start()
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(pTimer, timer_channel);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695a      	ldr	r2, [r3, #20]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	4619      	mov	r1, r3
 80016bc:	4610      	mov	r0, r2
 80016be:	f001 ff63 	bl	8003588 <HAL_TIM_PWM_Start>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <_ZN15TB6612FNG_Motor4stopEv>:

/**
 * @brief stops the motor by stopping PWM generation.
 */
void TB6612FNG_Motor::stop()
{	
 80016ca:	b580      	push	{r7, lr}
 80016cc:	b082      	sub	sp, #8
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(IN1_pin_group, IN1_pin, GPIO_PIN_RESET);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6858      	ldr	r0, [r3, #4]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	891b      	ldrh	r3, [r3, #8]
 80016da:	2200      	movs	r2, #0
 80016dc:	4619      	mov	r1, r3
 80016de:	f001 fa07 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IN2_pin_group, IN2_pin, GPIO_PIN_RESET);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68d8      	ldr	r0, [r3, #12]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	8a1b      	ldrh	r3, [r3, #16]
 80016ea:	2200      	movs	r2, #0
 80016ec:	4619      	mov	r1, r3
 80016ee:	f001 f9ff 	bl	8002af0 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Stop(pTimer, timer_channel);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	695a      	ldr	r2, [r3, #20]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4610      	mov	r0, r2
 80016fe:	f001 fff3 	bl	80036e8 <HAL_TIM_PWM_Stop>
}
 8001702:	bf00      	nop
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
	...

0800170c <HAL_GPIO_EXTI_Callback>:
RemoteControlControl* Throttle;
RemoteControlControl* Steering;
PololuEncoder* My_Encoder;
int16_t control_frequency_Hz = 8;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	80fb      	strh	r3, [r7, #6]
   // Your interrupt handling code here
	if(GPIO_PIN == GPIO_PIN_13)
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800171c:	d10f      	bne.n	800173e <HAL_GPIO_EXTI_Callback+0x32>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 800171e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001722:	4809      	ldr	r0, [pc, #36]	@ (8001748 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001724:	f001 f9fd 	bl	8002b22 <HAL_GPIO_TogglePin>
		sprintf(my_message, "Interrupt triggered.\r\n");
 8001728:	4908      	ldr	r1, [pc, #32]	@ (800174c <HAL_GPIO_EXTI_Callback+0x40>)
 800172a:	4809      	ldr	r0, [pc, #36]	@ (8001750 <HAL_GPIO_EXTI_Callback+0x44>)
 800172c:	f004 fe72 	bl	8006414 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)my_message, MESSAGE_LENGTH, HAL_MAX_DELAY);
 8001730:	f04f 33ff 	mov.w	r3, #4294967295
 8001734:	2264      	movs	r2, #100	@ 0x64
 8001736:	4906      	ldr	r1, [pc, #24]	@ (8001750 <HAL_GPIO_EXTI_Callback+0x44>)
 8001738:	4806      	ldr	r0, [pc, #24]	@ (8001754 <HAL_GPIO_EXTI_Callback+0x48>)
 800173a:	f003 fc7d 	bl	8005038 <HAL_UART_Transmit>
	}
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40020400 	.word	0x40020400
 800174c:	08008550 	.word	0x08008550
 8001750:	20000314 	.word	0x20000314
 8001754:	200002cc 	.word	0x200002cc

08001758 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
//	sprintf(my_message, "Timer input capture callback.\r\n");
//	HAL_UART_Transmit(&huart2, (uint8_t*)my_message, MESSAGE_LENGTH, HAL_MAX_DELAY);
	if (initialized) // Timers must be initalized before this code can run successfully.
 8001760:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d022      	beq.n	80017ae <HAL_TIM_IC_CaptureCallback+0x56>
		{
			if((htim->Instance = TIM1))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4a14      	ldr	r2, [pc, #80]	@ (80017bc <HAL_TIM_IC_CaptureCallback+0x64>)
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	bf14      	ite	ne
 8001776:	2301      	movne	r3, #1
 8001778:	2300      	moveq	r3, #0
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d016      	beq.n	80017ae <HAL_TIM_IC_CaptureCallback+0x56>
			{
				if ( htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1 )
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7f1b      	ldrb	r3, [r3, #28]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d104      	bne.n	8001792 <HAL_TIM_IC_CaptureCallback+0x3a>
				{
					// Handle channel
					SteeringChannel->callback();
 8001788:	4b0d      	ldr	r3, [pc, #52]	@ (80017c0 <HAL_TIM_IC_CaptureCallback+0x68>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fd63 	bl	8001258 <_ZN9RCChannel8callbackEv>
//					SteeringChannel->value = -500;
//					SteeringChannel->us_width = 6969;
					//Steering->update_motor();
				}

				if ( htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	7f1b      	ldrb	r3, [r3, #28]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d109      	bne.n	80017ae <HAL_TIM_IC_CaptureCallback+0x56>
				{
					// Handle channel
					ThrottleChannel->callback();
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_TIM_IC_CaptureCallback+0x6c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fd5a 	bl	8001258 <_ZN9RCChannel8callbackEv>
					Throttle->update_motor();
 80017a4:	4b08      	ldr	r3, [pc, #32]	@ (80017c8 <HAL_TIM_IC_CaptureCallback+0x70>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fe43 	bl	8001434 <_ZN20RemoteControlControl12update_motorEv>
				}
			}
		}
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000378 	.word	0x20000378
 80017bc:	40010000 	.word	0x40010000
 80017c0:	20000384 	.word	0x20000384
 80017c4:	20000380 	.word	0x20000380
 80017c8:	20000388 	.word	0x20000388

080017cc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a07      	ldr	r2, [pc, #28]	@ (80017f8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d106      	bne.n	80017ec <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		My_Encoder->count = __HAL_TIM_GET_COUNTER(htim);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017e4:	4b05      	ldr	r3, [pc, #20]	@ (80017fc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	b292      	uxth	r2, r2
 80017ea:	82da      	strh	r2, [r3, #22]
	}
}
 80017ec:	bf00      	nop
 80017ee:	370c      	adds	r7, #12
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr
 80017f8:	40000c00 	.word	0x40000c00
 80017fc:	2000038c 	.word	0x2000038c

08001800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b08b      	sub	sp, #44	@ 0x2c
 8001804:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001806:	f000 fe2f 	bl	8002468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800180a:	f000 f8c5 	bl	8001998 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800180e:	f000 faeb 	bl	8001de8 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8001812:	f000 fabb 	bl	8001d8c <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 8001816:	f000 f9cd 	bl	8001bb4 <_ZL12MX_TIM2_Initv>
  MX_TIM5_Init();
 800181a:	f000 fa59 	bl	8001cd0 <_ZL12MX_TIM5_Initv>
  MX_TIM1_Init();
 800181e:	f000 f92d 	bl	8001a7c <_ZL12MX_TIM1_Initv>
  My_Motor = new TB6612FNG_Motor(
		  GPIOB, GPIO_PIN_14,
		  GPIOB, GPIO_PIN_15,
		  &htim2, TIM_CHANNEL_1,
		  CPU_CLOCK_MHZ,
		  MOTOR_PWM_HZ);
 8001822:	2024      	movs	r0, #36	@ 0x24
 8001824:	f003 ffc6 	bl	80057b4 <_Znwj>
 8001828:	4603      	mov	r3, r0
 800182a:	461c      	mov	r4, r3
 800182c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001830:	9304      	str	r3, [sp, #16]
 8001832:	2364      	movs	r3, #100	@ 0x64
 8001834:	9303      	str	r3, [sp, #12]
 8001836:	2300      	movs	r3, #0
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	4b49      	ldr	r3, [pc, #292]	@ (8001960 <main+0x160>)
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	4b47      	ldr	r3, [pc, #284]	@ (8001964 <main+0x164>)
 8001846:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800184a:	4946      	ldr	r1, [pc, #280]	@ (8001964 <main+0x164>)
 800184c:	4620      	mov	r0, r4
 800184e:	f7ff fe45 	bl	80014dc <_ZN15TB6612FNG_MotorC1EP12GPIO_TypeDeftS1_tP17TIM_HandleTypeDefmmm>
  My_Motor = new TB6612FNG_Motor(
 8001852:	4b45      	ldr	r3, [pc, #276]	@ (8001968 <main+0x168>)
 8001854:	601c      	str	r4, [r3, #0]
  		  1520,      // Calibrated neutral
  		  2035,      // Calibrated full left
  		  100,       // New max positive
		  100,       // New max negative (magnitude)
		  true     // Saturate if signal is over full? True by default. False good for debugging.
		  );
 8001856:	205c      	movs	r0, #92	@ 0x5c
 8001858:	f003 ffac 	bl	80057b4 <_Znwj>
 800185c:	4603      	mov	r3, r0
 800185e:	461c      	mov	r4, r3
 8001860:	2301      	movs	r3, #1
 8001862:	9308      	str	r3, [sp, #32]
 8001864:	2364      	movs	r3, #100	@ 0x64
 8001866:	9307      	str	r3, [sp, #28]
 8001868:	2364      	movs	r3, #100	@ 0x64
 800186a:	9306      	str	r3, [sp, #24]
 800186c:	f240 73f3 	movw	r3, #2035	@ 0x7f3
 8001870:	9305      	str	r3, [sp, #20]
 8001872:	f44f 63be 	mov.w	r3, #1520	@ 0x5f0
 8001876:	9304      	str	r3, [sp, #16]
 8001878:	f240 33ea 	movw	r3, #1002	@ 0x3ea
 800187c:	9303      	str	r3, [sp, #12]
 800187e:	2364      	movs	r3, #100	@ 0x64
 8001880:	9302      	str	r3, [sp, #8]
 8001882:	f244 435c 	movw	r3, #17500	@ 0x445c
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2300      	movs	r3, #0
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	4b37      	ldr	r3, [pc, #220]	@ (800196c <main+0x16c>)
 800188e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001892:	4937      	ldr	r1, [pc, #220]	@ (8001970 <main+0x170>)
 8001894:	4620      	mov	r0, r4
 8001896:	f7ff fc59 	bl	800114c <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>
  SteeringChannel = new RCChannel
 800189a:	4b36      	ldr	r3, [pc, #216]	@ (8001974 <main+0x174>)
 800189c:	601c      	str	r4, [r3, #0]
		  		  1533,  // Calibrated neutral
		  		  2017,  // Calibrated full speed
		  		  100,   // New max positive
				  100,    // New max negative (magnitude)
				  true  // Saturate if signal is over full? True by default. False good for debugging.
		  	  	  );
 800189e:	205c      	movs	r0, #92	@ 0x5c
 80018a0:	f003 ff88 	bl	80057b4 <_Znwj>
 80018a4:	4603      	mov	r3, r0
 80018a6:	461c      	mov	r4, r3
 80018a8:	2301      	movs	r3, #1
 80018aa:	9308      	str	r3, [sp, #32]
 80018ac:	2364      	movs	r3, #100	@ 0x64
 80018ae:	9307      	str	r3, [sp, #28]
 80018b0:	2364      	movs	r3, #100	@ 0x64
 80018b2:	9306      	str	r3, [sp, #24]
 80018b4:	f240 73e1 	movw	r3, #2017	@ 0x7e1
 80018b8:	9305      	str	r3, [sp, #20]
 80018ba:	f240 53fd 	movw	r3, #1533	@ 0x5fd
 80018be:	9304      	str	r3, [sp, #16]
 80018c0:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80018c4:	9303      	str	r3, [sp, #12]
 80018c6:	2364      	movs	r3, #100	@ 0x64
 80018c8:	9302      	str	r3, [sp, #8]
 80018ca:	f244 435c 	movw	r3, #17500	@ 0x445c
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	2304      	movs	r3, #4
 80018d2:	9300      	str	r3, [sp, #0]
 80018d4:	4b25      	ldr	r3, [pc, #148]	@ (800196c <main+0x16c>)
 80018d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018da:	4925      	ldr	r1, [pc, #148]	@ (8001970 <main+0x170>)
 80018dc:	4620      	mov	r0, r4
 80018de:	f7ff fc35 	bl	800114c <_ZN9RCChannelC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefmlmlllllb>
  ThrottleChannel = new RCChannel
 80018e2:	4b25      	ldr	r3, [pc, #148]	@ (8001978 <main+0x178>)
 80018e4:	601c      	str	r4, [r3, #0]

  Throttle = new RemoteControlControl
		  (
		  ThrottleChannel,
		  My_Motor
		  );
 80018e6:	2010      	movs	r0, #16
 80018e8:	f003 ff64 	bl	80057b4 <_Znwj>
 80018ec:	4603      	mov	r3, r0
 80018ee:	461c      	mov	r4, r3
 80018f0:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <main+0x178>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001968 <main+0x168>)
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	4619      	mov	r1, r3
 80018fa:	4620      	mov	r0, r4
 80018fc:	f7ff fd70 	bl	80013e0 <_ZN20RemoteControlControlC1EP9RCChannelP15TB6612FNG_Motor>
  Throttle = new RemoteControlControl
 8001900:	4b1e      	ldr	r3, [pc, #120]	@ (800197c <main+0x17c>)
 8001902:	601c      	str	r4, [r3, #0]
		  &htim5,
		  20,
		  448.3f,
		  16,
		  false // true doesn't work yet!
		  );
 8001904:	202c      	movs	r0, #44	@ 0x2c
 8001906:	f003 ff55 	bl	80057b4 <_Znwj>
 800190a:	4603      	mov	r3, r0
 800190c:	461c      	mov	r4, r3
 800190e:	2300      	movs	r3, #0
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	2310      	movs	r3, #16
 8001914:	ed9f 0a1a 	vldr	s0, [pc, #104]	@ 8001980 <main+0x180>
 8001918:	2214      	movs	r2, #20
 800191a:	491a      	ldr	r1, [pc, #104]	@ (8001984 <main+0x184>)
 800191c:	4620      	mov	r0, r4
 800191e:	f7ff fac3 	bl	8000ea8 <_ZN13PololuEncoderC1EP17TIM_HandleTypeDefsfhb>
  My_Encoder = new PololuEncoder
 8001922:	4b19      	ldr	r3, [pc, #100]	@ (8001988 <main+0x188>)
 8001924:	601c      	str	r4, [r3, #0]

  initialized = true;
 8001926:	4b19      	ldr	r3, [pc, #100]	@ (800198c <main+0x18c>)
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
//							  	 VALUE_WIDTH, (long signed int)SteeringChannel->value,
//								 VALUE_WIDTH, (long signed int)SteeringChannel->us_width,
//	                             VALUE_WIDTH, (long signed int)ThrottleChannel->value,
//								 VALUE_WIDTH, (long signed int)ThrottleChannel->us_width);
//	  HAL_UART_Transmit(&huart2, (uint8_t*)my_message, string_length, HAL_MAX_DELAY);
	  HAL_Delay(125);
 800192c:	207d      	movs	r0, #125	@ 0x7d
 800192e:	f000 fe0d 	bl	800254c <HAL_Delay>
	  My_Encoder->update();
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <main+0x188>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fb10 	bl	8000f5c <_ZN13PololuEncoder6updateEv>
	  My_Encoder->get_speed(control_frequency_Hz);
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <main+0x188>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a13      	ldr	r2, [pc, #76]	@ (8001990 <main+0x190>)
 8001942:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff fb61 	bl	8001010 <_ZN13PololuEncoder9get_speedEm>
	  My_Encoder->debug_message(&huart2);
 800194e:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <main+0x188>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4910      	ldr	r1, [pc, #64]	@ (8001994 <main+0x194>)
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fb99 	bl	800108c <_ZN13PololuEncoder13debug_messageEP20__UART_HandleTypeDef>
	  HAL_Delay(125);
 800195a:	bf00      	nop
 800195c:	e7e6      	b.n	800192c <main+0x12c>
 800195e:	bf00      	nop
 8001960:	2000023c 	.word	0x2000023c
 8001964:	40020400 	.word	0x40020400
 8001968:	2000037c 	.word	0x2000037c
 800196c:	200001f4 	.word	0x200001f4
 8001970:	40020000 	.word	0x40020000
 8001974:	20000384 	.word	0x20000384
 8001978:	20000380 	.word	0x20000380
 800197c:	20000388 	.word	0x20000388
 8001980:	43e02666 	.word	0x43e02666
 8001984:	20000284 	.word	0x20000284
 8001988:	2000038c 	.word	0x2000038c
 800198c:	20000378 	.word	0x20000378
 8001990:	20000000 	.word	0x20000000
 8001994:	200002cc 	.word	0x200002cc

08001998 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b094      	sub	sp, #80	@ 0x50
 800199c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199e:	f107 0320 	add.w	r3, r7, #32
 80019a2:	2230      	movs	r2, #48	@ 0x30
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f004 fd97 	bl	80064da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ac:	f107 030c 	add.w	r3, r7, #12
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a74 <_Z18SystemClock_Configv+0xdc>)
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001a74 <_Z18SystemClock_Configv+0xdc>)
 80019c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80019cc:	4b29      	ldr	r3, [pc, #164]	@ (8001a74 <_Z18SystemClock_Configv+0xdc>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019d8:	2300      	movs	r3, #0
 80019da:	607b      	str	r3, [r7, #4]
 80019dc:	4b26      	ldr	r3, [pc, #152]	@ (8001a78 <_Z18SystemClock_Configv+0xe0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a25      	ldr	r2, [pc, #148]	@ (8001a78 <_Z18SystemClock_Configv+0xe0>)
 80019e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	4b23      	ldr	r3, [pc, #140]	@ (8001a78 <_Z18SystemClock_Configv+0xe0>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019f4:	2302      	movs	r3, #2
 80019f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f8:	2301      	movs	r3, #1
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019fc:	2310      	movs	r3, #16
 80019fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a00:	2302      	movs	r3, #2
 8001a02:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a04:	2300      	movs	r3, #0
 8001a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a08:	2308      	movs	r3, #8
 8001a0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001a0c:	2364      	movs	r3, #100	@ 0x64
 8001a0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a10:	2302      	movs	r3, #2
 8001a12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a14:	2304      	movs	r3, #4
 8001a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a18:	f107 0320 	add.w	r3, r7, #32
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f001 f8b3 	bl	8002b88 <HAL_RCC_OscConfig>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	bf14      	ite	ne
 8001a28:	2301      	movne	r3, #1
 8001a2a:	2300      	moveq	r3, #0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8001a32:	f000 fa33 	bl	8001e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a36:	230f      	movs	r3, #15
 8001a38:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a46:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	2103      	movs	r1, #3
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 fb10 	bl	8003078 <HAL_RCC_ClockConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	bf14      	ite	ne
 8001a5e:	2301      	movne	r3, #1
 8001a60:	2300      	moveq	r3, #0
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <_Z18SystemClock_Configv+0xd4>
  {
    Error_Handler();
 8001a68:	f000 fa18 	bl	8001e9c <Error_Handler>
  }
}
 8001a6c:	bf00      	nop
 8001a6e:	3750      	adds	r7, #80	@ 0x50
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40007000 	.word	0x40007000

08001a7c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	@ 0x28
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a82:	f107 0318 	add.w	r3, r7, #24
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a90:	f107 0310 	add.w	r3, r7, #16
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a9a:	463b      	mov	r3, r7
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aa6:	4b41      	ldr	r3, [pc, #260]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001aa8:	4a41      	ldr	r2, [pc, #260]	@ (8001bb0 <_ZL12MX_TIM1_Initv+0x134>)
 8001aaa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8001aac:	4b3f      	ldr	r3, [pc, #252]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001aae:	2263      	movs	r2, #99	@ 0x63
 8001ab0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001aba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001abe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac0:	4b3a      	ldr	r3, [pc, #232]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ac6:	4b39      	ldr	r3, [pc, #228]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b37      	ldr	r3, [pc, #220]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ad2:	4836      	ldr	r0, [pc, #216]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001ad4:	f001 fcb0 	bl	8003438 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	bf14      	ite	ne
 8001ade:	2301      	movne	r3, #1
 8001ae0:	2300      	moveq	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <_ZL12MX_TIM1_Initv+0x70>
  {
    Error_Handler();
 8001ae8:	f000 f9d8 	bl	8001e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001af0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001af2:	f107 0318 	add.w	r3, r7, #24
 8001af6:	4619      	mov	r1, r3
 8001af8:	482c      	ldr	r0, [pc, #176]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001afa:	f002 fcab 	bl	8004454 <HAL_TIM_ConfigClockSource>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	bf14      	ite	ne
 8001b04:	2301      	movne	r3, #1
 8001b06:	2300      	moveq	r3, #0
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <_ZL12MX_TIM1_Initv+0x96>
  {
    Error_Handler();
 8001b0e:	f000 f9c5 	bl	8001e9c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001b12:	4826      	ldr	r0, [pc, #152]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001b14:	f001 fe4c 	bl	80037b0 <HAL_TIM_IC_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf14      	ite	ne
 8001b1e:	2301      	movne	r3, #1
 8001b20:	2300      	moveq	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <_ZL12MX_TIM1_Initv+0xb0>
  {
    Error_Handler();
 8001b28:	f000 f9b8 	bl	8001e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b34:	f107 0310 	add.w	r3, r7, #16
 8001b38:	4619      	mov	r1, r3
 8001b3a:	481c      	ldr	r0, [pc, #112]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001b3c:	f003 f9aa 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	bf14      	ite	ne
 8001b46:	2301      	movne	r3, #1
 8001b48:	2300      	moveq	r3, #0
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <_ZL12MX_TIM1_Initv+0xd8>
  {
    Error_Handler();
 8001b50:	f000 f9a4 	bl	8001e9c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001b54:	230a      	movs	r3, #10
 8001b56:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b64:	463b      	mov	r3, r7
 8001b66:	2200      	movs	r2, #0
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4810      	ldr	r0, [pc, #64]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001b6c:	f002 fb14 	bl	8004198 <HAL_TIM_IC_ConfigChannel>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	bf14      	ite	ne
 8001b76:	2301      	movne	r3, #1
 8001b78:	2300      	moveq	r3, #0
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <_ZL12MX_TIM1_Initv+0x108>
  {
    Error_Handler();
 8001b80:	f000 f98c 	bl	8001e9c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001b84:	463b      	mov	r3, r7
 8001b86:	2204      	movs	r2, #4
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4808      	ldr	r0, [pc, #32]	@ (8001bac <_ZL12MX_TIM1_Initv+0x130>)
 8001b8c:	f002 fb04 	bl	8004198 <HAL_TIM_IC_ConfigChannel>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	bf14      	ite	ne
 8001b96:	2301      	movne	r3, #1
 8001b98:	2300      	moveq	r3, #0
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <_ZL12MX_TIM1_Initv+0x128>
  {
    Error_Handler();
 8001ba0:	f000 f97c 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	@ 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	200001f4 	.word	0x200001f4
 8001bb0:	40010000 	.word	0x40010000

08001bb4 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08e      	sub	sp, #56	@ 0x38
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc8:	f107 0320 	add.w	r3, r7, #32
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bd2:	1d3b      	adds	r3, r7, #4
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
 8001be0:	615a      	str	r2, [r3, #20]
 8001be2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001be4:	4b39      	ldr	r3, [pc, #228]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001be6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001bec:	4b37      	ldr	r3, [pc, #220]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf2:	4b36      	ldr	r3, [pc, #216]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000-1;
 8001bf8:	4b34      	ldr	r3, [pc, #208]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001bfa:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001bfe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c00:	4b32      	ldr	r3, [pc, #200]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c06:	4b31      	ldr	r3, [pc, #196]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c0c:	482f      	ldr	r0, [pc, #188]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c0e:	f001 fc13 	bl	8003438 <HAL_TIM_Base_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	bf14      	ite	ne
 8001c18:	2301      	movne	r3, #1
 8001c1a:	2300      	moveq	r3, #0
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 8001c22:	f000 f93b 	bl	8001e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4826      	ldr	r0, [pc, #152]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c34:	f002 fc0e 	bl	8004454 <HAL_TIM_ConfigClockSource>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	bf14      	ite	ne
 8001c3e:	2301      	movne	r3, #1
 8001c40:	2300      	moveq	r3, #0
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8001c48:	f000 f928 	bl	8001e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c4c:	481f      	ldr	r0, [pc, #124]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c4e:	f001 fc42 	bl	80034d6 <HAL_TIM_PWM_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	bf14      	ite	ne
 8001c58:	2301      	movne	r3, #1
 8001c5a:	2300      	moveq	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <_ZL12MX_TIM2_Initv+0xb2>
  {
    Error_Handler();
 8001c62:	f000 f91b 	bl	8001e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c6e:	f107 0320 	add.w	r3, r7, #32
 8001c72:	4619      	mov	r1, r3
 8001c74:	4815      	ldr	r0, [pc, #84]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001c76:	f003 f90d 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	bf14      	ite	ne
 8001c80:	2301      	movne	r3, #1
 8001c82:	2300      	moveq	r3, #0
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8001c8a:	f000 f907 	bl	8001e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8e:	2360      	movs	r3, #96	@ 0x60
 8001c90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4809      	ldr	r0, [pc, #36]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001ca6:	f002 fb13 	bl	80042d0 <HAL_TIM_PWM_ConfigChannel>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	bf14      	ite	ne
 8001cb0:	2301      	movne	r3, #1
 8001cb2:	2300      	moveq	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <_ZL12MX_TIM2_Initv+0x10a>
  {
    Error_Handler();
 8001cba:	f000 f8ef 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001cbe:	4803      	ldr	r0, [pc, #12]	@ (8001ccc <_ZL12MX_TIM2_Initv+0x118>)
 8001cc0:	f000 f9e6 	bl	8002090 <HAL_TIM_MspPostInit>

}
 8001cc4:	bf00      	nop
 8001cc6:	3738      	adds	r7, #56	@ 0x38
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	2000023c 	.word	0x2000023c

08001cd0 <_ZL12MX_TIM5_Initv>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	2224      	movs	r2, #36	@ 0x24
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f004 fbfb 	bl	80064da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001cec:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001cee:	4a26      	ldr	r2, [pc, #152]	@ (8001d88 <_ZL12MX_TIM5_Initv+0xb8>)
 8001cf0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001cf2:	4b24      	ldr	r3, [pc, #144]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf8:	4b22      	ldr	r3, [pc, #136]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001cfe:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295
 8001d04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d06:	4b1f      	ldr	r3, [pc, #124]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d12:	2303      	movs	r3, #3
 8001d14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d26:	2300      	movs	r3, #0
 8001d28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001d36:	f107 030c 	add.w	r3, r7, #12
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4811      	ldr	r0, [pc, #68]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001d3e:	f001 ff59 	bl	8003bf4 <HAL_TIM_Encoder_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	bf14      	ite	ne
 8001d48:	2301      	movne	r3, #1
 8001d4a:	2300      	moveq	r3, #0
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <_ZL12MX_TIM5_Initv+0x86>
  {
    Error_Handler();
 8001d52:	f000 f8a3 	bl	8001e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d56:	2300      	movs	r3, #0
 8001d58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	4619      	mov	r1, r3
 8001d62:	4808      	ldr	r0, [pc, #32]	@ (8001d84 <_ZL12MX_TIM5_Initv+0xb4>)
 8001d64:	f003 f896 	bl	8004e94 <HAL_TIMEx_MasterConfigSynchronization>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	bf14      	ite	ne
 8001d6e:	2301      	movne	r3, #1
 8001d70:	2300      	moveq	r3, #0
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <_ZL12MX_TIM5_Initv+0xac>
  {
    Error_Handler();
 8001d78:	f000 f890 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d7c:	bf00      	nop
 8001d7e:	3730      	adds	r7, #48	@ 0x30
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20000284 	.word	0x20000284
 8001d88:	40000c00 	.word	0x40000c00

08001d8c <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d90:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d92:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001d94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d96:	4b12      	ldr	r3, [pc, #72]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001da4:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001daa:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001db0:	4b0b      	ldr	r3, [pc, #44]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001db2:	220c      	movs	r2, #12
 8001db4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db6:	4b0a      	ldr	r3, [pc, #40]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dc2:	4807      	ldr	r0, [pc, #28]	@ (8001de0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dc4:	f003 f8e8 	bl	8004f98 <HAL_UART_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	bf14      	ite	ne
 8001dce:	2301      	movne	r3, #1
 8001dd0:	2300      	moveq	r3, #0
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8001dd8:	f000 f860 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200002cc 	.word	0x200002cc
 8001de4:	40004400 	.word	0x40004400

08001de8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b088      	sub	sp, #32
 8001dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a23      	ldr	r2, [pc, #140]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	60bb      	str	r3, [r7, #8]
 8001e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	4a1c      	ldr	r2, [pc, #112]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e24:	f043 0302 	orr.w	r3, r3, #2
 8001e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e94 <_ZL12MX_GPIO_Initv+0xac>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 4150 	mov.w	r1, #53248	@ 0xd000
 8001e3c:	4816      	ldr	r0, [pc, #88]	@ (8001e98 <_ZL12MX_GPIO_Initv+0xb0>)
 8001e3e:	f000 fe57 	bl	8002af0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8001e42:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	4619      	mov	r1, r3
 8001e5a:	480f      	ldr	r0, [pc, #60]	@ (8001e98 <_ZL12MX_GPIO_Initv+0xb0>)
 8001e5c:	f000 fcac 	bl	80027b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001e60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e66:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	4619      	mov	r1, r3
 8001e76:	4808      	ldr	r0, [pc, #32]	@ (8001e98 <_ZL12MX_GPIO_Initv+0xb0>)
 8001e78:	f000 fc9e 	bl	80027b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2028      	movs	r0, #40	@ 0x28
 8001e82:	f000 fc62 	bl	800274a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e86:	2028      	movs	r0, #40	@ 0x28
 8001e88:	f000 fc7b 	bl	8002782 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e8c:	bf00      	nop
 8001e8e:	3720      	adds	r7, #32
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020400 	.word	0x40020400

08001e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea0:	b672      	cpsid	i
}
 8001ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ea4:	bf00      	nop
 8001ea6:	e7fd      	b.n	8001ea4 <Error_Handler+0x8>

08001ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec6:	607b      	str	r3, [r7, #4]
 8001ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	603b      	str	r3, [r7, #0]
 8001ece:	4b09      	ldr	r3, [pc, #36]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	4a08      	ldr	r2, [pc, #32]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <HAL_MspInit+0x4c>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ee2:	603b      	str	r3, [r7, #0]
 8001ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40023800 	.word	0x40023800

08001ef8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	@ 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a33      	ldr	r2, [pc, #204]	@ (8001fe4 <HAL_TIM_Base_MspInit+0xec>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d14d      	bne.n	8001fb6 <HAL_TIM_Base_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	4b32      	ldr	r3, [pc, #200]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f22:	4a31      	ldr	r2, [pc, #196]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	613b      	str	r3, [r7, #16]
 8001f34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3e:	4a2a      	ldr	r2, [pc, #168]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f46:	4b28      	ldr	r3, [pc, #160]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f52:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f64:	2301      	movs	r3, #1
 8001f66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	481f      	ldr	r0, [pc, #124]	@ (8001fec <HAL_TIM_Base_MspInit+0xf4>)
 8001f70:	f000 fc22 	bl	80027b8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001f74:	2200      	movs	r2, #0
 8001f76:	2100      	movs	r1, #0
 8001f78:	2018      	movs	r0, #24
 8001f7a:	f000 fbe6 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001f7e:	2018      	movs	r0, #24
 8001f80:	f000 fbff 	bl	8002782 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2100      	movs	r1, #0
 8001f88:	2019      	movs	r0, #25
 8001f8a:	f000 fbde 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f8e:	2019      	movs	r0, #25
 8001f90:	f000 fbf7 	bl	8002782 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001f94:	2200      	movs	r2, #0
 8001f96:	2100      	movs	r1, #0
 8001f98:	201a      	movs	r0, #26
 8001f9a:	f000 fbd6 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001f9e:	201a      	movs	r0, #26
 8001fa0:	f000 fbef 	bl	8002782 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	201b      	movs	r0, #27
 8001faa:	f000 fbce 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001fae:	201b      	movs	r0, #27
 8001fb0:	f000 fbe7 	bl	8002782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001fb4:	e012      	b.n	8001fdc <HAL_TIM_Base_MspInit+0xe4>
  else if(htim_base->Instance==TIM2)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fbe:	d10d      	bne.n	8001fdc <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc8:	4a07      	ldr	r2, [pc, #28]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <HAL_TIM_Base_MspInit+0xf0>)
 8001fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
}
 8001fdc:	bf00      	nop
 8001fde:	3728      	adds	r7, #40	@ 0x28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40020000 	.word	0x40020000

08001ff0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	@ 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a1d      	ldr	r2, [pc, #116]	@ (8002084 <HAL_TIM_Encoder_MspInit+0x94>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d133      	bne.n	800207a <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	4b1c      	ldr	r3, [pc, #112]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201a:	4a1b      	ldr	r2, [pc, #108]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 800201c:	f043 0308 	orr.w	r3, r3, #8
 8002020:	6413      	str	r3, [r2, #64]	@ 0x40
 8002022:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a14      	ldr	r2, [pc, #80]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <HAL_TIM_Encoder_MspInit+0x98>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800204a:	2303      	movs	r3, #3
 800204c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800205a:	2302      	movs	r3, #2
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	4809      	ldr	r0, [pc, #36]	@ (800208c <HAL_TIM_Encoder_MspInit+0x9c>)
 8002066:	f000 fba7 	bl	80027b8 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2032      	movs	r0, #50	@ 0x32
 8002070:	f000 fb6b 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002074:	2032      	movs	r0, #50	@ 0x32
 8002076:	f000 fb84 	bl	8002782 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800207a:	bf00      	nop
 800207c:	3728      	adds	r7, #40	@ 0x28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40000c00 	.word	0x40000c00
 8002088:	40023800 	.word	0x40023800
 800208c:	40020000 	.word	0x40020000

08002090 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 030c 	add.w	r3, r7, #12
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020b0:	d11e      	bne.n	80020f0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	4b10      	ldr	r3, [pc, #64]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	4a0f      	ldr	r2, [pc, #60]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c2:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <HAL_TIM_MspPostInit+0x68>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	60bb      	str	r3, [r7, #8]
 80020cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80020ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020e0:	2301      	movs	r3, #1
 80020e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f107 030c 	add.w	r3, r7, #12
 80020e8:	4619      	mov	r1, r3
 80020ea:	4804      	ldr	r0, [pc, #16]	@ (80020fc <HAL_TIM_MspPostInit+0x6c>)
 80020ec:	f000 fb64 	bl	80027b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020f0:	bf00      	nop
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40020000 	.word	0x40020000

08002100 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	@ 0x28
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
 8002112:	609a      	str	r2, [r3, #8]
 8002114:	60da      	str	r2, [r3, #12]
 8002116:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a19      	ldr	r2, [pc, #100]	@ (8002184 <HAL_UART_MspInit+0x84>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d12b      	bne.n	800217a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	4b18      	ldr	r3, [pc, #96]	@ (8002188 <HAL_UART_MspInit+0x88>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	4a17      	ldr	r2, [pc, #92]	@ (8002188 <HAL_UART_MspInit+0x88>)
 800212c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002130:	6413      	str	r3, [r2, #64]	@ 0x40
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <HAL_UART_MspInit+0x88>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213a:	613b      	str	r3, [r7, #16]
 800213c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
 8002142:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <HAL_UART_MspInit+0x88>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	4a10      	ldr	r2, [pc, #64]	@ (8002188 <HAL_UART_MspInit+0x88>)
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6313      	str	r3, [r2, #48]	@ 0x30
 800214e:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <HAL_UART_MspInit+0x88>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800215a:	230c      	movs	r3, #12
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002166:	2303      	movs	r3, #3
 8002168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800216a:	2307      	movs	r3, #7
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	4619      	mov	r1, r3
 8002174:	4805      	ldr	r0, [pc, #20]	@ (800218c <HAL_UART_MspInit+0x8c>)
 8002176:	f000 fb1f 	bl	80027b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800217a:	bf00      	nop
 800217c:	3728      	adds	r7, #40	@ 0x28
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40004400 	.word	0x40004400
 8002188:	40023800 	.word	0x40023800
 800218c:	40020000 	.word	0x40020000

08002190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <NMI_Handler+0x4>

08002198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <HardFault_Handler+0x4>

080021a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <MemManage_Handler+0x4>

080021a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <BusFault_Handler+0x4>

080021b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <UsageFault_Handler+0x4>

080021b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c6:	b480      	push	{r7}
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e6:	f000 f991 	bl	800250c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80021f6:	f001 fedf 	bl	8003fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200001f4 	.word	0x200001f4

08002204 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002208:	4802      	ldr	r0, [pc, #8]	@ (8002214 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800220a:	f001 fed5 	bl	8003fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200001f4 	.word	0x200001f4

08002218 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800221c:	4802      	ldr	r0, [pc, #8]	@ (8002228 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800221e:	f001 fecb 	bl	8003fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200001f4 	.word	0x200001f4

0800222c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002230:	4802      	ldr	r0, [pc, #8]	@ (800223c <TIM1_CC_IRQHandler+0x10>)
 8002232:	f001 fec1 	bl	8003fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	200001f4 	.word	0x200001f4

08002240 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002244:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002248:	f000 fc86 	bl	8002b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}

08002250 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002254:	4802      	ldr	r0, [pc, #8]	@ (8002260 <TIM5_IRQHandler+0x10>)
 8002256:	f001 feaf 	bl	8003fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	20000284 	.word	0x20000284

08002264 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  return 1;
 8002268:	2301      	movs	r3, #1
}
 800226a:	4618      	mov	r0, r3
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <_kill>:

int _kill(int pid, int sig)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800227e:	f004 f9d3 	bl	8006628 <__errno>
 8002282:	4603      	mov	r3, r0
 8002284:	2216      	movs	r2, #22
 8002286:	601a      	str	r2, [r3, #0]
  return -1;
 8002288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <_exit>:

void _exit (int status)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800229c:	f04f 31ff 	mov.w	r1, #4294967295
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ffe7 	bl	8002274 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022a6:	bf00      	nop
 80022a8:	e7fd      	b.n	80022a6 <_exit+0x12>

080022aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b086      	sub	sp, #24
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	60b9      	str	r1, [r7, #8]
 80022b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	617b      	str	r3, [r7, #20]
 80022ba:	e00a      	b.n	80022d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022bc:	f3af 8000 	nop.w
 80022c0:	4601      	mov	r1, r0
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	1c5a      	adds	r2, r3, #1
 80022c6:	60ba      	str	r2, [r7, #8]
 80022c8:	b2ca      	uxtb	r2, r1
 80022ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	3301      	adds	r3, #1
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	dbf0      	blt.n	80022bc <_read+0x12>
  }

  return len;
 80022da:	687b      	ldr	r3, [r7, #4]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3718      	adds	r7, #24
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	e009      	b.n	800230a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	60ba      	str	r2, [r7, #8]
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	3301      	adds	r3, #1
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	429a      	cmp	r2, r3
 8002310:	dbf1      	blt.n	80022f6 <_write+0x12>
  }
  return len;
 8002312:	687b      	ldr	r3, [r7, #4]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_close>:

int _close(int file)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002344:	605a      	str	r2, [r3, #4]
  return 0;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <_isatty>:

int _isatty(int file)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800238c:	4a14      	ldr	r2, [pc, #80]	@ (80023e0 <_sbrk+0x5c>)
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <_sbrk+0x60>)
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002398:	4b13      	ldr	r3, [pc, #76]	@ (80023e8 <_sbrk+0x64>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d102      	bne.n	80023a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a0:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <_sbrk+0x64>)
 80023a2:	4a12      	ldr	r2, [pc, #72]	@ (80023ec <_sbrk+0x68>)
 80023a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a6:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <_sbrk+0x64>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4413      	add	r3, r2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d207      	bcs.n	80023c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b4:	f004 f938 	bl	8006628 <__errno>
 80023b8:	4603      	mov	r3, r0
 80023ba:	220c      	movs	r2, #12
 80023bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023be:	f04f 33ff 	mov.w	r3, #4294967295
 80023c2:	e009      	b.n	80023d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c4:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <_sbrk+0x64>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ca:	4b07      	ldr	r3, [pc, #28]	@ (80023e8 <_sbrk+0x64>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4413      	add	r3, r2
 80023d2:	4a05      	ldr	r2, [pc, #20]	@ (80023e8 <_sbrk+0x64>)
 80023d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d6:	68fb      	ldr	r3, [r7, #12]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20020000 	.word	0x20020000
 80023e4:	00000400 	.word	0x00000400
 80023e8:	20000390 	.word	0x20000390
 80023ec:	200004e8 	.word	0x200004e8

080023f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f4:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <SystemInit+0x20>)
 80023f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fa:	4a05      	ldr	r2, [pc, #20]	@ (8002410 <SystemInit+0x20>)
 80023fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002400:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002414:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800244c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002418:	f7ff ffea 	bl	80023f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800241c:	480c      	ldr	r0, [pc, #48]	@ (8002450 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800241e:	490d      	ldr	r1, [pc, #52]	@ (8002454 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002420:	4a0d      	ldr	r2, [pc, #52]	@ (8002458 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002424:	e002      	b.n	800242c <LoopCopyDataInit>

08002426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800242a:	3304      	adds	r3, #4

0800242c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800242c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002430:	d3f9      	bcc.n	8002426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002432:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002434:	4c0a      	ldr	r4, [pc, #40]	@ (8002460 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002438:	e001      	b.n	800243e <LoopFillZerobss>

0800243a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800243a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800243c:	3204      	adds	r2, #4

0800243e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002440:	d3fb      	bcc.n	800243a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002442:	f004 f8f7 	bl	8006634 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002446:	f7ff f9db 	bl	8001800 <main>
  bx  lr    
 800244a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800244c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002454:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002458:	08008940 	.word	0x08008940
  ldr r2, =_sbss
 800245c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002460:	200004e8 	.word	0x200004e8

08002464 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002464:	e7fe      	b.n	8002464 <ADC_IRQHandler>
	...

08002468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800246c:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <HAL_Init+0x40>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0d      	ldr	r2, [pc, #52]	@ (80024a8 <HAL_Init+0x40>)
 8002472:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002476:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002478:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <HAL_Init+0x40>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_Init+0x40>)
 800247e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002482:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002484:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a07      	ldr	r2, [pc, #28]	@ (80024a8 <HAL_Init+0x40>)
 800248a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800248e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002490:	2003      	movs	r0, #3
 8002492:	f000 f94f 	bl	8002734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002496:	200f      	movs	r0, #15
 8002498:	f000 f808 	bl	80024ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800249c:	f7ff fd04 	bl	8001ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40023c00 	.word	0x40023c00

080024ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024b4:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <HAL_InitTick+0x54>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <HAL_InitTick+0x58>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	4619      	mov	r1, r3
 80024be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f967 	bl	800279e <HAL_SYSTICK_Config>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e00e      	b.n	80024f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b0f      	cmp	r3, #15
 80024de:	d80a      	bhi.n	80024f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e0:	2200      	movs	r2, #0
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	f04f 30ff 	mov.w	r0, #4294967295
 80024e8:	f000 f92f 	bl	800274a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024ec:	4a06      	ldr	r2, [pc, #24]	@ (8002508 <HAL_InitTick+0x5c>)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
 80024f4:	e000      	b.n	80024f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000004 	.word	0x20000004
 8002504:	2000000c 	.word	0x2000000c
 8002508:	20000008 	.word	0x20000008

0800250c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002510:	4b06      	ldr	r3, [pc, #24]	@ (800252c <HAL_IncTick+0x20>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	4b06      	ldr	r3, [pc, #24]	@ (8002530 <HAL_IncTick+0x24>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4413      	add	r3, r2
 800251c:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <HAL_IncTick+0x24>)
 800251e:	6013      	str	r3, [r2, #0]
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	2000000c 	.word	0x2000000c
 8002530:	20000394 	.word	0x20000394

08002534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  return uwTick;
 8002538:	4b03      	ldr	r3, [pc, #12]	@ (8002548 <HAL_GetTick+0x14>)
 800253a:	681b      	ldr	r3, [r3, #0]
}
 800253c:	4618      	mov	r0, r3
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000394 	.word	0x20000394

0800254c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002554:	f7ff ffee 	bl	8002534 <HAL_GetTick>
 8002558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002564:	d005      	beq.n	8002572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002566:	4b0a      	ldr	r3, [pc, #40]	@ (8002590 <HAL_Delay+0x44>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	4413      	add	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002572:	bf00      	nop
 8002574:	f7ff ffde 	bl	8002534 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	429a      	cmp	r2, r3
 8002582:	d8f7      	bhi.n	8002574 <HAL_Delay+0x28>
  {
  }
}
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	2000000c 	.word	0x2000000c

08002594 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025a4:	4b0c      	ldr	r3, [pc, #48]	@ (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025b0:	4013      	ands	r3, r2
 80025b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025c6:	4a04      	ldr	r2, [pc, #16]	@ (80025d8 <__NVIC_SetPriorityGrouping+0x44>)
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	60d3      	str	r3, [r2, #12]
}
 80025cc:	bf00      	nop
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <__NVIC_GetPriorityGrouping+0x18>)
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	0a1b      	lsrs	r3, r3, #8
 80025e6:	f003 0307 	and.w	r3, r3, #7
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	e000ed00 	.word	0xe000ed00

080025f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002606:	2b00      	cmp	r3, #0
 8002608:	db0b      	blt.n	8002622 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	4907      	ldr	r1, [pc, #28]	@ (8002630 <__NVIC_EnableIRQ+0x38>)
 8002612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	2001      	movs	r0, #1
 800261a:	fa00 f202 	lsl.w	r2, r0, r2
 800261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	e000e100 	.word	0xe000e100

08002634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	6039      	str	r1, [r7, #0]
 800263e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	2b00      	cmp	r3, #0
 8002646:	db0a      	blt.n	800265e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	490c      	ldr	r1, [pc, #48]	@ (8002680 <__NVIC_SetPriority+0x4c>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	0112      	lsls	r2, r2, #4
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	440b      	add	r3, r1
 8002658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800265c:	e00a      	b.n	8002674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4908      	ldr	r1, [pc, #32]	@ (8002684 <__NVIC_SetPriority+0x50>)
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	3b04      	subs	r3, #4
 800266c:	0112      	lsls	r2, r2, #4
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	440b      	add	r3, r1
 8002672:	761a      	strb	r2, [r3, #24]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000e100 	.word	0xe000e100
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f1c3 0307 	rsb	r3, r3, #7
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf28      	it	cs
 80026a6:	2304      	movcs	r3, #4
 80026a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2b06      	cmp	r3, #6
 80026b0:	d902      	bls.n	80026b8 <NVIC_EncodePriority+0x30>
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3b03      	subs	r3, #3
 80026b6:	e000      	b.n	80026ba <NVIC_EncodePriority+0x32>
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	f04f 32ff 	mov.w	r2, #4294967295
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	401a      	ands	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa01 f303 	lsl.w	r3, r1, r3
 80026da:	43d9      	mvns	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	4313      	orrs	r3, r2
         );
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3724      	adds	r7, #36	@ 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002700:	d301      	bcc.n	8002706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002702:	2301      	movs	r3, #1
 8002704:	e00f      	b.n	8002726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002706:	4a0a      	ldr	r2, [pc, #40]	@ (8002730 <SysTick_Config+0x40>)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270e:	210f      	movs	r1, #15
 8002710:	f04f 30ff 	mov.w	r0, #4294967295
 8002714:	f7ff ff8e 	bl	8002634 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002718:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <SysTick_Config+0x40>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271e:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <SysTick_Config+0x40>)
 8002720:	2207      	movs	r2, #7
 8002722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	e000e010 	.word	0xe000e010

08002734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff29 	bl	8002594 <__NVIC_SetPriorityGrouping>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800274a:	b580      	push	{r7, lr}
 800274c:	b086      	sub	sp, #24
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800275c:	f7ff ff3e 	bl	80025dc <__NVIC_GetPriorityGrouping>
 8002760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f7ff ff8e 	bl	8002688 <NVIC_EncodePriority>
 800276c:	4602      	mov	r2, r0
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff5d 	bl	8002634 <__NVIC_SetPriority>
}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff31 	bl	80025f8 <__NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ffa2 	bl	80026f0 <SysTick_Config>
 80027ac:	4603      	mov	r3, r0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	@ 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
 80027d2:	e159      	b.n	8002a88 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027d4:	2201      	movs	r2, #1
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	f040 8148 	bne.w	8002a82 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d005      	beq.n	800280a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002806:	2b02      	cmp	r3, #2
 8002808:	d130      	bne.n	800286c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	2203      	movs	r2, #3
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4013      	ands	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68da      	ldr	r2, [r3, #12]
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4313      	orrs	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002840:	2201      	movs	r2, #1
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4013      	ands	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	091b      	lsrs	r3, r3, #4
 8002856:	f003 0201 	and.w	r2, r3, #1
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4313      	orrs	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	2b03      	cmp	r3, #3
 8002876:	d017      	beq.n	80028a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	2203      	movs	r2, #3
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4313      	orrs	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0303 	and.w	r3, r3, #3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d123      	bne.n	80028fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	08da      	lsrs	r2, r3, #3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	3208      	adds	r2, #8
 80028bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	220f      	movs	r2, #15
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43db      	mvns	r3, r3
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4013      	ands	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	08da      	lsrs	r2, r3, #3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3208      	adds	r2, #8
 80028f6:	69b9      	ldr	r1, [r7, #24]
 80028f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	2203      	movs	r2, #3
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f003 0203 	and.w	r2, r3, #3
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 80a2 	beq.w	8002a82 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b57      	ldr	r3, [pc, #348]	@ (8002aa0 <HAL_GPIO_Init+0x2e8>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	4a56      	ldr	r2, [pc, #344]	@ (8002aa0 <HAL_GPIO_Init+0x2e8>)
 8002948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800294c:	6453      	str	r3, [r2, #68]	@ 0x44
 800294e:	4b54      	ldr	r3, [pc, #336]	@ (8002aa0 <HAL_GPIO_Init+0x2e8>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800295a:	4a52      	ldr	r2, [pc, #328]	@ (8002aa4 <HAL_GPIO_Init+0x2ec>)
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	220f      	movs	r2, #15
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a49      	ldr	r2, [pc, #292]	@ (8002aa8 <HAL_GPIO_Init+0x2f0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d019      	beq.n	80029ba <HAL_GPIO_Init+0x202>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a48      	ldr	r2, [pc, #288]	@ (8002aac <HAL_GPIO_Init+0x2f4>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d013      	beq.n	80029b6 <HAL_GPIO_Init+0x1fe>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a47      	ldr	r2, [pc, #284]	@ (8002ab0 <HAL_GPIO_Init+0x2f8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d00d      	beq.n	80029b2 <HAL_GPIO_Init+0x1fa>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a46      	ldr	r2, [pc, #280]	@ (8002ab4 <HAL_GPIO_Init+0x2fc>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d007      	beq.n	80029ae <HAL_GPIO_Init+0x1f6>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a45      	ldr	r2, [pc, #276]	@ (8002ab8 <HAL_GPIO_Init+0x300>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d101      	bne.n	80029aa <HAL_GPIO_Init+0x1f2>
 80029a6:	2304      	movs	r3, #4
 80029a8:	e008      	b.n	80029bc <HAL_GPIO_Init+0x204>
 80029aa:	2307      	movs	r3, #7
 80029ac:	e006      	b.n	80029bc <HAL_GPIO_Init+0x204>
 80029ae:	2303      	movs	r3, #3
 80029b0:	e004      	b.n	80029bc <HAL_GPIO_Init+0x204>
 80029b2:	2302      	movs	r3, #2
 80029b4:	e002      	b.n	80029bc <HAL_GPIO_Init+0x204>
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <HAL_GPIO_Init+0x204>
 80029ba:	2300      	movs	r3, #0
 80029bc:	69fa      	ldr	r2, [r7, #28]
 80029be:	f002 0203 	and.w	r2, r2, #3
 80029c2:	0092      	lsls	r2, r2, #2
 80029c4:	4093      	lsls	r3, r2
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029cc:	4935      	ldr	r1, [pc, #212]	@ (8002aa4 <HAL_GPIO_Init+0x2ec>)
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	089b      	lsrs	r3, r3, #2
 80029d2:	3302      	adds	r3, #2
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029da:	4b38      	ldr	r3, [pc, #224]	@ (8002abc <HAL_GPIO_Init+0x304>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	43db      	mvns	r3, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4013      	ands	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029fe:	4a2f      	ldr	r2, [pc, #188]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a04:	4b2d      	ldr	r3, [pc, #180]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	4013      	ands	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a28:	4a24      	ldr	r2, [pc, #144]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a2e:	4b23      	ldr	r3, [pc, #140]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a52:	4a1a      	ldr	r2, [pc, #104]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a58:	4b18      	ldr	r3, [pc, #96]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4013      	ands	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8002abc <HAL_GPIO_Init+0x304>)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	3301      	adds	r3, #1
 8002a86:	61fb      	str	r3, [r7, #28]
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	2b0f      	cmp	r3, #15
 8002a8c:	f67f aea2 	bls.w	80027d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3724      	adds	r7, #36	@ 0x24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40013800 	.word	0x40013800
 8002aa8:	40020000 	.word	0x40020000
 8002aac:	40020400 	.word	0x40020400
 8002ab0:	40020800 	.word	0x40020800
 8002ab4:	40020c00 	.word	0x40020c00
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	40013c00 	.word	0x40013c00

08002ac0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	460b      	mov	r3, r1
 8002aca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	691a      	ldr	r2, [r3, #16]
 8002ad0:	887b      	ldrh	r3, [r7, #2]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
 8002adc:	e001      	b.n	8002ae2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3714      	adds	r7, #20
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	807b      	strh	r3, [r7, #2]
 8002afc:	4613      	mov	r3, r2
 8002afe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b00:	787b      	ldrb	r3, [r7, #1]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b06:	887a      	ldrh	r2, [r7, #2]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b0c:	e003      	b.n	8002b16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b0e:	887b      	ldrh	r3, [r7, #2]
 8002b10:	041a      	lsls	r2, r3, #16
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	619a      	str	r2, [r3, #24]
}
 8002b16:	bf00      	nop
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b085      	sub	sp, #20
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b34:	887a      	ldrh	r2, [r7, #2]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4013      	ands	r3, r2
 8002b3a:	041a      	lsls	r2, r3, #16
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	43d9      	mvns	r1, r3
 8002b40:	887b      	ldrh	r3, [r7, #2]
 8002b42:	400b      	ands	r3, r1
 8002b44:	431a      	orrs	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	619a      	str	r2, [r3, #24]
}
 8002b4a:	bf00      	nop
 8002b4c:	3714      	adds	r7, #20
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b62:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b64:	695a      	ldr	r2, [r3, #20]
 8002b66:	88fb      	ldrh	r3, [r7, #6]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b74:	88fb      	ldrh	r3, [r7, #6]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe fdc8 	bl	800170c <HAL_GPIO_EXTI_Callback>
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40013c00 	.word	0x40013c00

08002b88 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e267      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d075      	beq.n	8002c92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ba6:	4b88      	ldr	r3, [pc, #544]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 030c 	and.w	r3, r3, #12
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d00c      	beq.n	8002bcc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bb2:	4b85      	ldr	r3, [pc, #532]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d112      	bne.n	8002be4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bbe:	4b82      	ldr	r3, [pc, #520]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bca:	d10b      	bne.n	8002be4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bcc:	4b7e      	ldr	r3, [pc, #504]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d05b      	beq.n	8002c90 <HAL_RCC_OscConfig+0x108>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d157      	bne.n	8002c90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e242      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bec:	d106      	bne.n	8002bfc <HAL_RCC_OscConfig+0x74>
 8002bee:	4b76      	ldr	r3, [pc, #472]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a75      	ldr	r2, [pc, #468]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	e01d      	b.n	8002c38 <HAL_RCC_OscConfig+0xb0>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c04:	d10c      	bne.n	8002c20 <HAL_RCC_OscConfig+0x98>
 8002c06:	4b70      	ldr	r3, [pc, #448]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a6f      	ldr	r2, [pc, #444]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c10:	6013      	str	r3, [r2, #0]
 8002c12:	4b6d      	ldr	r3, [pc, #436]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a6c      	ldr	r2, [pc, #432]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1c:	6013      	str	r3, [r2, #0]
 8002c1e:	e00b      	b.n	8002c38 <HAL_RCC_OscConfig+0xb0>
 8002c20:	4b69      	ldr	r3, [pc, #420]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a68      	ldr	r2, [pc, #416]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c2a:	6013      	str	r3, [r2, #0]
 8002c2c:	4b66      	ldr	r3, [pc, #408]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a65      	ldr	r2, [pc, #404]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d013      	beq.n	8002c68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c40:	f7ff fc78 	bl	8002534 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c48:	f7ff fc74 	bl	8002534 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b64      	cmp	r3, #100	@ 0x64
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e207      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0xc0>
 8002c66:	e014      	b.n	8002c92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c68:	f7ff fc64 	bl	8002534 <HAL_GetTick>
 8002c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c70:	f7ff fc60 	bl	8002534 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b64      	cmp	r3, #100	@ 0x64
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e1f3      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c82:	4b51      	ldr	r3, [pc, #324]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d1f0      	bne.n	8002c70 <HAL_RCC_OscConfig+0xe8>
 8002c8e:	e000      	b.n	8002c92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d063      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002c9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00b      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002caa:	4b47      	ldr	r3, [pc, #284]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d11c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cb6:	4b44      	ldr	r3, [pc, #272]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d116      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cc2:	4b41      	ldr	r3, [pc, #260]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d005      	beq.n	8002cda <HAL_RCC_OscConfig+0x152>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d001      	beq.n	8002cda <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e1c7      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cda:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4937      	ldr	r1, [pc, #220]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cee:	e03a      	b.n	8002d66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d020      	beq.n	8002d3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cf8:	4b34      	ldr	r3, [pc, #208]	@ (8002dcc <HAL_RCC_OscConfig+0x244>)
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfe:	f7ff fc19 	bl	8002534 <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d04:	e008      	b.n	8002d18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d06:	f7ff fc15 	bl	8002534 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e1a8      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d18:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0f0      	beq.n	8002d06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d24:	4b28      	ldr	r3, [pc, #160]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691b      	ldr	r3, [r3, #16]
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4925      	ldr	r1, [pc, #148]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002d34:	4313      	orrs	r3, r2
 8002d36:	600b      	str	r3, [r1, #0]
 8002d38:	e015      	b.n	8002d66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d3a:	4b24      	ldr	r3, [pc, #144]	@ (8002dcc <HAL_RCC_OscConfig+0x244>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d40:	f7ff fbf8 	bl	8002534 <HAL_GetTick>
 8002d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d46:	e008      	b.n	8002d5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d48:	f7ff fbf4 	bl	8002534 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e187      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1f0      	bne.n	8002d48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d036      	beq.n	8002de0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d016      	beq.n	8002da8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d7a:	4b15      	ldr	r3, [pc, #84]	@ (8002dd0 <HAL_RCC_OscConfig+0x248>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d80:	f7ff fbd8 	bl	8002534 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d88:	f7ff fbd4 	bl	8002534 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e167      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d0f0      	beq.n	8002d88 <HAL_RCC_OscConfig+0x200>
 8002da6:	e01b      	b.n	8002de0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002da8:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <HAL_RCC_OscConfig+0x248>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dae:	f7ff fbc1 	bl	8002534 <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db4:	e00e      	b.n	8002dd4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db6:	f7ff fbbd 	bl	8002534 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d907      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e150      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	42470000 	.word	0x42470000
 8002dd0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd4:	4b88      	ldr	r3, [pc, #544]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002dd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1ea      	bne.n	8002db6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f000 8097 	beq.w	8002f1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dee:	2300      	movs	r3, #0
 8002df0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002df2:	4b81      	ldr	r3, [pc, #516]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10f      	bne.n	8002e1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	4b7d      	ldr	r3, [pc, #500]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e06:	4a7c      	ldr	r2, [pc, #496]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e0e:	4b7a      	ldr	r3, [pc, #488]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	60bb      	str	r3, [r7, #8]
 8002e18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e1e:	4b77      	ldr	r3, [pc, #476]	@ (8002ffc <HAL_RCC_OscConfig+0x474>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d118      	bne.n	8002e5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e2a:	4b74      	ldr	r3, [pc, #464]	@ (8002ffc <HAL_RCC_OscConfig+0x474>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a73      	ldr	r2, [pc, #460]	@ (8002ffc <HAL_RCC_OscConfig+0x474>)
 8002e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e36:	f7ff fb7d 	bl	8002534 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3e:	f7ff fb79 	bl	8002534 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e10c      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e50:	4b6a      	ldr	r3, [pc, #424]	@ (8002ffc <HAL_RCC_OscConfig+0x474>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d106      	bne.n	8002e72 <HAL_RCC_OscConfig+0x2ea>
 8002e64:	4b64      	ldr	r3, [pc, #400]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e68:	4a63      	ldr	r2, [pc, #396]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e70:	e01c      	b.n	8002eac <HAL_RCC_OscConfig+0x324>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b05      	cmp	r3, #5
 8002e78:	d10c      	bne.n	8002e94 <HAL_RCC_OscConfig+0x30c>
 8002e7a:	4b5f      	ldr	r3, [pc, #380]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7e:	4a5e      	ldr	r2, [pc, #376]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e80:	f043 0304 	orr.w	r3, r3, #4
 8002e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e86:	4b5c      	ldr	r3, [pc, #368]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e8a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e8c:	f043 0301 	orr.w	r3, r3, #1
 8002e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e92:	e00b      	b.n	8002eac <HAL_RCC_OscConfig+0x324>
 8002e94:	4b58      	ldr	r3, [pc, #352]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e98:	4a57      	ldr	r2, [pc, #348]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002e9a:	f023 0301 	bic.w	r3, r3, #1
 8002e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ea0:	4b55      	ldr	r3, [pc, #340]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea4:	4a54      	ldr	r2, [pc, #336]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002ea6:	f023 0304 	bic.w	r3, r3, #4
 8002eaa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d015      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb4:	f7ff fb3e 	bl	8002534 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eba:	e00a      	b.n	8002ed2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ebc:	f7ff fb3a 	bl	8002534 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e0cb      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed2:	4b49      	ldr	r3, [pc, #292]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0ee      	beq.n	8002ebc <HAL_RCC_OscConfig+0x334>
 8002ede:	e014      	b.n	8002f0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee0:	f7ff fb28 	bl	8002534 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee6:	e00a      	b.n	8002efe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ee8:	f7ff fb24 	bl	8002534 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d901      	bls.n	8002efe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e0b5      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002efe:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1ee      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d105      	bne.n	8002f1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f10:	4b39      	ldr	r3, [pc, #228]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f14:	4a38      	ldr	r2, [pc, #224]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 80a1 	beq.w	8003068 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f26:	4b34      	ldr	r3, [pc, #208]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
 8002f2e:	2b08      	cmp	r3, #8
 8002f30:	d05c      	beq.n	8002fec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d141      	bne.n	8002fbe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f3a:	4b31      	ldr	r3, [pc, #196]	@ (8003000 <HAL_RCC_OscConfig+0x478>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f40:	f7ff faf8 	bl	8002534 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f48:	f7ff faf4 	bl	8002534 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e087      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5a:	4b27      	ldr	r3, [pc, #156]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	019b      	lsls	r3, r3, #6
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	085b      	lsrs	r3, r3, #1
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	041b      	lsls	r3, r3, #16
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f88:	061b      	lsls	r3, r3, #24
 8002f8a:	491b      	ldr	r1, [pc, #108]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f90:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <HAL_RCC_OscConfig+0x478>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f96:	f7ff facd 	bl	8002534 <HAL_GetTick>
 8002f9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f9c:	e008      	b.n	8002fb0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f9e:	f7ff fac9 	bl	8002534 <HAL_GetTick>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	1ad3      	subs	r3, r2, r3
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d901      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	e05c      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fb0:	4b11      	ldr	r3, [pc, #68]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0f0      	beq.n	8002f9e <HAL_RCC_OscConfig+0x416>
 8002fbc:	e054      	b.n	8003068 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <HAL_RCC_OscConfig+0x478>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7ff fab6 	bl	8002534 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7ff fab2 	bl	8002534 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e045      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <HAL_RCC_OscConfig+0x470>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x444>
 8002fea:	e03d      	b.n	8003068 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	699b      	ldr	r3, [r3, #24]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d107      	bne.n	8003004 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e038      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40007000 	.word	0x40007000
 8003000:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003004:	4b1b      	ldr	r3, [pc, #108]	@ (8003074 <HAL_RCC_OscConfig+0x4ec>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d028      	beq.n	8003064 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800301c:	429a      	cmp	r2, r3
 800301e:	d121      	bne.n	8003064 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302a:	429a      	cmp	r2, r3
 800302c:	d11a      	bne.n	8003064 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003034:	4013      	ands	r3, r2
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800303a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800303c:	4293      	cmp	r3, r2
 800303e:	d111      	bne.n	8003064 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800304a:	085b      	lsrs	r3, r3, #1
 800304c:	3b01      	subs	r3, #1
 800304e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003050:	429a      	cmp	r2, r3
 8003052:	d107      	bne.n	8003064 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3718      	adds	r7, #24
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800

08003078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e0cc      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800308c:	4b68      	ldr	r3, [pc, #416]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d90c      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800309a:	4b65      	ldr	r3, [pc, #404]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	b2d2      	uxtb	r2, r2
 80030a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b63      	ldr	r3, [pc, #396]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0b8      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d020      	beq.n	8003102 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030cc:	4b59      	ldr	r3, [pc, #356]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4a58      	ldr	r2, [pc, #352]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0308 	and.w	r3, r3, #8
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030e4:	4b53      	ldr	r3, [pc, #332]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	4a52      	ldr	r2, [pc, #328]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030f0:	4b50      	ldr	r3, [pc, #320]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	494d      	ldr	r1, [pc, #308]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d044      	beq.n	8003198 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d107      	bne.n	8003126 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	4b47      	ldr	r3, [pc, #284]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d119      	bne.n	8003156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e07f      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d003      	beq.n	8003136 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003132:	2b03      	cmp	r3, #3
 8003134:	d107      	bne.n	8003146 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003136:	4b3f      	ldr	r3, [pc, #252]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d109      	bne.n	8003156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e06f      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003146:	4b3b      	ldr	r3, [pc, #236]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e067      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003156:	4b37      	ldr	r3, [pc, #220]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f023 0203 	bic.w	r2, r3, #3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4934      	ldr	r1, [pc, #208]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003164:	4313      	orrs	r3, r2
 8003166:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003168:	f7ff f9e4 	bl	8002534 <HAL_GetTick>
 800316c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316e:	e00a      	b.n	8003186 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003170:	f7ff f9e0 	bl	8002534 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e04f      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003186:	4b2b      	ldr	r3, [pc, #172]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 020c 	and.w	r2, r3, #12
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	429a      	cmp	r2, r3
 8003196:	d1eb      	bne.n	8003170 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003198:	4b25      	ldr	r3, [pc, #148]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	429a      	cmp	r2, r3
 80031a4:	d20c      	bcs.n	80031c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a6:	4b22      	ldr	r3, [pc, #136]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	b2d2      	uxtb	r2, r2
 80031ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ae:	4b20      	ldr	r3, [pc, #128]	@ (8003230 <HAL_RCC_ClockConfig+0x1b8>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e032      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031cc:	4b19      	ldr	r3, [pc, #100]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4916      	ldr	r1, [pc, #88]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ea:	4b12      	ldr	r3, [pc, #72]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	490e      	ldr	r1, [pc, #56]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031fe:	f000 f821 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 8003202:	4602      	mov	r2, r0
 8003204:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	490a      	ldr	r1, [pc, #40]	@ (8003238 <HAL_RCC_ClockConfig+0x1c0>)
 8003210:	5ccb      	ldrb	r3, [r1, r3]
 8003212:	fa22 f303 	lsr.w	r3, r2, r3
 8003216:	4a09      	ldr	r2, [pc, #36]	@ (800323c <HAL_RCC_ClockConfig+0x1c4>)
 8003218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800321a:	4b09      	ldr	r3, [pc, #36]	@ (8003240 <HAL_RCC_ClockConfig+0x1c8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff f944 	bl	80024ac <HAL_InitTick>

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40023c00 	.word	0x40023c00
 8003234:	40023800 	.word	0x40023800
 8003238:	080085a8 	.word	0x080085a8
 800323c:	20000004 	.word	0x20000004
 8003240:	20000008 	.word	0x20000008

08003244 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003248:	b090      	sub	sp, #64	@ 0x40
 800324a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003250:	2300      	movs	r3, #0
 8003252:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003254:	2300      	movs	r3, #0
 8003256:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003258:	2300      	movs	r3, #0
 800325a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800325c:	4b59      	ldr	r3, [pc, #356]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 030c 	and.w	r3, r3, #12
 8003264:	2b08      	cmp	r3, #8
 8003266:	d00d      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0x40>
 8003268:	2b08      	cmp	r3, #8
 800326a:	f200 80a1 	bhi.w	80033b0 <HAL_RCC_GetSysClockFreq+0x16c>
 800326e:	2b00      	cmp	r3, #0
 8003270:	d002      	beq.n	8003278 <HAL_RCC_GetSysClockFreq+0x34>
 8003272:	2b04      	cmp	r3, #4
 8003274:	d003      	beq.n	800327e <HAL_RCC_GetSysClockFreq+0x3a>
 8003276:	e09b      	b.n	80033b0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003278:	4b53      	ldr	r3, [pc, #332]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x184>)
 800327a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800327c:	e09b      	b.n	80033b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800327e:	4b53      	ldr	r3, [pc, #332]	@ (80033cc <HAL_RCC_GetSysClockFreq+0x188>)
 8003280:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003282:	e098      	b.n	80033b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003284:	4b4f      	ldr	r3, [pc, #316]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800328c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800328e:	4b4d      	ldr	r3, [pc, #308]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d028      	beq.n	80032ec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800329a:	4b4a      	ldr	r3, [pc, #296]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	099b      	lsrs	r3, r3, #6
 80032a0:	2200      	movs	r2, #0
 80032a2:	623b      	str	r3, [r7, #32]
 80032a4:	627a      	str	r2, [r7, #36]	@ 0x24
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80032ac:	2100      	movs	r1, #0
 80032ae:	4b47      	ldr	r3, [pc, #284]	@ (80033cc <HAL_RCC_GetSysClockFreq+0x188>)
 80032b0:	fb03 f201 	mul.w	r2, r3, r1
 80032b4:	2300      	movs	r3, #0
 80032b6:	fb00 f303 	mul.w	r3, r0, r3
 80032ba:	4413      	add	r3, r2
 80032bc:	4a43      	ldr	r2, [pc, #268]	@ (80033cc <HAL_RCC_GetSysClockFreq+0x188>)
 80032be:	fba0 1202 	umull	r1, r2, r0, r2
 80032c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032c4:	460a      	mov	r2, r1
 80032c6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80032c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032ca:	4413      	add	r3, r2
 80032cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032d0:	2200      	movs	r2, #0
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	61fa      	str	r2, [r7, #28]
 80032d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032da:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80032de:	f7fd fc6b 	bl	8000bb8 <__aeabi_uldivmod>
 80032e2:	4602      	mov	r2, r0
 80032e4:	460b      	mov	r3, r1
 80032e6:	4613      	mov	r3, r2
 80032e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032ea:	e053      	b.n	8003394 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ec:	4b35      	ldr	r3, [pc, #212]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	099b      	lsrs	r3, r3, #6
 80032f2:	2200      	movs	r2, #0
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	617a      	str	r2, [r7, #20]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032fe:	f04f 0b00 	mov.w	fp, #0
 8003302:	4652      	mov	r2, sl
 8003304:	465b      	mov	r3, fp
 8003306:	f04f 0000 	mov.w	r0, #0
 800330a:	f04f 0100 	mov.w	r1, #0
 800330e:	0159      	lsls	r1, r3, #5
 8003310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003314:	0150      	lsls	r0, r2, #5
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	ebb2 080a 	subs.w	r8, r2, sl
 800331e:	eb63 090b 	sbc.w	r9, r3, fp
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800332e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003332:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003336:	ebb2 0408 	subs.w	r4, r2, r8
 800333a:	eb63 0509 	sbc.w	r5, r3, r9
 800333e:	f04f 0200 	mov.w	r2, #0
 8003342:	f04f 0300 	mov.w	r3, #0
 8003346:	00eb      	lsls	r3, r5, #3
 8003348:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800334c:	00e2      	lsls	r2, r4, #3
 800334e:	4614      	mov	r4, r2
 8003350:	461d      	mov	r5, r3
 8003352:	eb14 030a 	adds.w	r3, r4, sl
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	eb45 030b 	adc.w	r3, r5, fp
 800335c:	607b      	str	r3, [r7, #4]
 800335e:	f04f 0200 	mov.w	r2, #0
 8003362:	f04f 0300 	mov.w	r3, #0
 8003366:	e9d7 4500 	ldrd	r4, r5, [r7]
 800336a:	4629      	mov	r1, r5
 800336c:	028b      	lsls	r3, r1, #10
 800336e:	4621      	mov	r1, r4
 8003370:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003374:	4621      	mov	r1, r4
 8003376:	028a      	lsls	r2, r1, #10
 8003378:	4610      	mov	r0, r2
 800337a:	4619      	mov	r1, r3
 800337c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800337e:	2200      	movs	r2, #0
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	60fa      	str	r2, [r7, #12]
 8003384:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003388:	f7fd fc16 	bl	8000bb8 <__aeabi_uldivmod>
 800338c:	4602      	mov	r2, r0
 800338e:	460b      	mov	r3, r1
 8003390:	4613      	mov	r3, r2
 8003392:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003394:	4b0b      	ldr	r3, [pc, #44]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	0c1b      	lsrs	r3, r3, #16
 800339a:	f003 0303 	and.w	r3, r3, #3
 800339e:	3301      	adds	r3, #1
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80033a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033ae:	e002      	b.n	80033b6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033b0:	4b05      	ldr	r3, [pc, #20]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x184>)
 80033b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80033b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3740      	adds	r7, #64	@ 0x40
 80033bc:	46bd      	mov	sp, r7
 80033be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033c2:	bf00      	nop
 80033c4:	40023800 	.word	0x40023800
 80033c8:	00f42400 	.word	0x00f42400
 80033cc:	017d7840 	.word	0x017d7840

080033d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033d4:	4b03      	ldr	r3, [pc, #12]	@ (80033e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80033d6:	681b      	ldr	r3, [r3, #0]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000004 	.word	0x20000004

080033e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033ec:	f7ff fff0 	bl	80033d0 <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b05      	ldr	r3, [pc, #20]	@ (8003408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	0a9b      	lsrs	r3, r3, #10
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4903      	ldr	r1, [pc, #12]	@ (800340c <HAL_RCC_GetPCLK1Freq+0x24>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	40023800 	.word	0x40023800
 800340c:	080085b8 	.word	0x080085b8

08003410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003414:	f7ff ffdc 	bl	80033d0 <HAL_RCC_GetHCLKFreq>
 8003418:	4602      	mov	r2, r0
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	0b5b      	lsrs	r3, r3, #13
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	4903      	ldr	r1, [pc, #12]	@ (8003434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003426:	5ccb      	ldrb	r3, [r1, r3]
 8003428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800342c:	4618      	mov	r0, r3
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40023800 	.word	0x40023800
 8003434:	080085b8 	.word	0x080085b8

08003438 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e041      	b.n	80034ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d106      	bne.n	8003464 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7fe fd4a 	bl	8001ef8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3304      	adds	r3, #4
 8003474:	4619      	mov	r1, r3
 8003476:	4610      	mov	r0, r2
 8003478:	f001 f916 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3708      	adds	r7, #8
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034d6:	b580      	push	{r7, lr}
 80034d8:	b082      	sub	sp, #8
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e041      	b.n	800356c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d106      	bne.n	8003502 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 f839 	bl	8003574 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2202      	movs	r2, #2
 8003506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3304      	adds	r3, #4
 8003512:	4619      	mov	r1, r3
 8003514:	4610      	mov	r0, r2
 8003516:	f001 f8c7 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3708      	adds	r7, #8
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b084      	sub	sp, #16
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d109      	bne.n	80035ac <HAL_TIM_PWM_Start+0x24>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	bf14      	ite	ne
 80035a4:	2301      	movne	r3, #1
 80035a6:	2300      	moveq	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	e022      	b.n	80035f2 <HAL_TIM_PWM_Start+0x6a>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d109      	bne.n	80035c6 <HAL_TIM_PWM_Start+0x3e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	bf14      	ite	ne
 80035be:	2301      	movne	r3, #1
 80035c0:	2300      	moveq	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	e015      	b.n	80035f2 <HAL_TIM_PWM_Start+0x6a>
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d109      	bne.n	80035e0 <HAL_TIM_PWM_Start+0x58>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	bf14      	ite	ne
 80035d8:	2301      	movne	r3, #1
 80035da:	2300      	moveq	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	e008      	b.n	80035f2 <HAL_TIM_PWM_Start+0x6a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	bf14      	ite	ne
 80035ec:	2301      	movne	r3, #1
 80035ee:	2300      	moveq	r3, #0
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e068      	b.n	80036cc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d104      	bne.n	800360a <HAL_TIM_PWM_Start+0x82>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003608:	e013      	b.n	8003632 <HAL_TIM_PWM_Start+0xaa>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b04      	cmp	r3, #4
 800360e:	d104      	bne.n	800361a <HAL_TIM_PWM_Start+0x92>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003618:	e00b      	b.n	8003632 <HAL_TIM_PWM_Start+0xaa>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b08      	cmp	r3, #8
 800361e:	d104      	bne.n	800362a <HAL_TIM_PWM_Start+0xa2>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003628:	e003      	b.n	8003632 <HAL_TIM_PWM_Start+0xaa>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2202      	movs	r2, #2
 800362e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2201      	movs	r2, #1
 8003638:	6839      	ldr	r1, [r7, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f001 fc04 	bl	8004e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a23      	ldr	r2, [pc, #140]	@ (80036d4 <HAL_TIM_PWM_Start+0x14c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d107      	bne.n	800365a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003658:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a1d      	ldr	r2, [pc, #116]	@ (80036d4 <HAL_TIM_PWM_Start+0x14c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d018      	beq.n	8003696 <HAL_TIM_PWM_Start+0x10e>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800366c:	d013      	beq.n	8003696 <HAL_TIM_PWM_Start+0x10e>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a19      	ldr	r2, [pc, #100]	@ (80036d8 <HAL_TIM_PWM_Start+0x150>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d00e      	beq.n	8003696 <HAL_TIM_PWM_Start+0x10e>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a17      	ldr	r2, [pc, #92]	@ (80036dc <HAL_TIM_PWM_Start+0x154>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d009      	beq.n	8003696 <HAL_TIM_PWM_Start+0x10e>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a16      	ldr	r2, [pc, #88]	@ (80036e0 <HAL_TIM_PWM_Start+0x158>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d004      	beq.n	8003696 <HAL_TIM_PWM_Start+0x10e>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a14      	ldr	r2, [pc, #80]	@ (80036e4 <HAL_TIM_PWM_Start+0x15c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d111      	bne.n	80036ba <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b06      	cmp	r3, #6
 80036a6:	d010      	beq.n	80036ca <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b8:	e007      	b.n	80036ca <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40010000 	.word	0x40010000
 80036d8:	40000400 	.word	0x40000400
 80036dc:	40000800 	.word	0x40000800
 80036e0:	40000c00 	.word	0x40000c00
 80036e4:	40014000 	.word	0x40014000

080036e8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2200      	movs	r2, #0
 80036f8:	6839      	ldr	r1, [r7, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f001 fba4 	bl	8004e48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a29      	ldr	r2, [pc, #164]	@ (80037ac <HAL_TIM_PWM_Stop+0xc4>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d117      	bne.n	800373a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	6a1a      	ldr	r2, [r3, #32]
 8003710:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003714:	4013      	ands	r3, r2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10f      	bne.n	800373a <HAL_TIM_PWM_Stop+0x52>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6a1a      	ldr	r2, [r3, #32]
 8003720:	f240 4344 	movw	r3, #1092	@ 0x444
 8003724:	4013      	ands	r3, r2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d107      	bne.n	800373a <HAL_TIM_PWM_Stop+0x52>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003738:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6a1a      	ldr	r2, [r3, #32]
 8003740:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003744:	4013      	ands	r3, r2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10f      	bne.n	800376a <HAL_TIM_PWM_Stop+0x82>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a1a      	ldr	r2, [r3, #32]
 8003750:	f240 4344 	movw	r3, #1092	@ 0x444
 8003754:	4013      	ands	r3, r2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d107      	bne.n	800376a <HAL_TIM_PWM_Stop+0x82>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 0201 	bic.w	r2, r2, #1
 8003768:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d104      	bne.n	800377a <HAL_TIM_PWM_Stop+0x92>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003778:	e013      	b.n	80037a2 <HAL_TIM_PWM_Stop+0xba>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2b04      	cmp	r3, #4
 800377e:	d104      	bne.n	800378a <HAL_TIM_PWM_Stop+0xa2>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003788:	e00b      	b.n	80037a2 <HAL_TIM_PWM_Stop+0xba>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	2b08      	cmp	r3, #8
 800378e:	d104      	bne.n	800379a <HAL_TIM_PWM_Stop+0xb2>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003798:	e003      	b.n	80037a2 <HAL_TIM_PWM_Stop+0xba>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40010000 	.word	0x40010000

080037b0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e041      	b.n	8003846 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f839 	bl	800384e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f000 ff5a 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
	...

08003864 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800386e:	2300      	movs	r3, #0
 8003870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d104      	bne.n	8003882 <HAL_TIM_IC_Start_IT+0x1e>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800387e:	b2db      	uxtb	r3, r3
 8003880:	e013      	b.n	80038aa <HAL_TIM_IC_Start_IT+0x46>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b04      	cmp	r3, #4
 8003886:	d104      	bne.n	8003892 <HAL_TIM_IC_Start_IT+0x2e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800388e:	b2db      	uxtb	r3, r3
 8003890:	e00b      	b.n	80038aa <HAL_TIM_IC_Start_IT+0x46>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b08      	cmp	r3, #8
 8003896:	d104      	bne.n	80038a2 <HAL_TIM_IC_Start_IT+0x3e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	e003      	b.n	80038aa <HAL_TIM_IC_Start_IT+0x46>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d104      	bne.n	80038bc <HAL_TIM_IC_Start_IT+0x58>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	e013      	b.n	80038e4 <HAL_TIM_IC_Start_IT+0x80>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d104      	bne.n	80038cc <HAL_TIM_IC_Start_IT+0x68>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	e00b      	b.n	80038e4 <HAL_TIM_IC_Start_IT+0x80>
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	d104      	bne.n	80038dc <HAL_TIM_IC_Start_IT+0x78>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	e003      	b.n	80038e4 <HAL_TIM_IC_Start_IT+0x80>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80038e6:	7bbb      	ldrb	r3, [r7, #14]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d102      	bne.n	80038f2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80038ec:	7b7b      	ldrb	r3, [r7, #13]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d001      	beq.n	80038f6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e0c2      	b.n	8003a7c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d104      	bne.n	8003906 <HAL_TIM_IC_Start_IT+0xa2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003904:	e013      	b.n	800392e <HAL_TIM_IC_Start_IT+0xca>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b04      	cmp	r3, #4
 800390a:	d104      	bne.n	8003916 <HAL_TIM_IC_Start_IT+0xb2>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2202      	movs	r2, #2
 8003910:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003914:	e00b      	b.n	800392e <HAL_TIM_IC_Start_IT+0xca>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	2b08      	cmp	r3, #8
 800391a:	d104      	bne.n	8003926 <HAL_TIM_IC_Start_IT+0xc2>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2202      	movs	r2, #2
 8003920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003924:	e003      	b.n	800392e <HAL_TIM_IC_Start_IT+0xca>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2202      	movs	r2, #2
 800392a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d104      	bne.n	800393e <HAL_TIM_IC_Start_IT+0xda>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2202      	movs	r2, #2
 8003938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800393c:	e013      	b.n	8003966 <HAL_TIM_IC_Start_IT+0x102>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b04      	cmp	r3, #4
 8003942:	d104      	bne.n	800394e <HAL_TIM_IC_Start_IT+0xea>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800394c:	e00b      	b.n	8003966 <HAL_TIM_IC_Start_IT+0x102>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b08      	cmp	r3, #8
 8003952:	d104      	bne.n	800395e <HAL_TIM_IC_Start_IT+0xfa>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2202      	movs	r2, #2
 8003958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800395c:	e003      	b.n	8003966 <HAL_TIM_IC_Start_IT+0x102>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2202      	movs	r2, #2
 8003962:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b0c      	cmp	r3, #12
 800396a:	d841      	bhi.n	80039f0 <HAL_TIM_IC_Start_IT+0x18c>
 800396c:	a201      	add	r2, pc, #4	@ (adr r2, 8003974 <HAL_TIM_IC_Start_IT+0x110>)
 800396e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003972:	bf00      	nop
 8003974:	080039a9 	.word	0x080039a9
 8003978:	080039f1 	.word	0x080039f1
 800397c:	080039f1 	.word	0x080039f1
 8003980:	080039f1 	.word	0x080039f1
 8003984:	080039bb 	.word	0x080039bb
 8003988:	080039f1 	.word	0x080039f1
 800398c:	080039f1 	.word	0x080039f1
 8003990:	080039f1 	.word	0x080039f1
 8003994:	080039cd 	.word	0x080039cd
 8003998:	080039f1 	.word	0x080039f1
 800399c:	080039f1 	.word	0x080039f1
 80039a0:	080039f1 	.word	0x080039f1
 80039a4:	080039df 	.word	0x080039df
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0202 	orr.w	r2, r2, #2
 80039b6:	60da      	str	r2, [r3, #12]
      break;
 80039b8:	e01d      	b.n	80039f6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f042 0204 	orr.w	r2, r2, #4
 80039c8:	60da      	str	r2, [r3, #12]
      break;
 80039ca:	e014      	b.n	80039f6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68da      	ldr	r2, [r3, #12]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0208 	orr.w	r2, r2, #8
 80039da:	60da      	str	r2, [r3, #12]
      break;
 80039dc:	e00b      	b.n	80039f6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f042 0210 	orr.w	r2, r2, #16
 80039ec:	60da      	str	r2, [r3, #12]
      break;
 80039ee:	e002      	b.n	80039f6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
      break;
 80039f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d13e      	bne.n	8003a7a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2201      	movs	r2, #1
 8003a02:	6839      	ldr	r1, [r7, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f001 fa1f 	bl	8004e48 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003a84 <HAL_TIM_IC_Start_IT+0x220>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d018      	beq.n	8003a46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1c:	d013      	beq.n	8003a46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a19      	ldr	r2, [pc, #100]	@ (8003a88 <HAL_TIM_IC_Start_IT+0x224>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00e      	beq.n	8003a46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a17      	ldr	r2, [pc, #92]	@ (8003a8c <HAL_TIM_IC_Start_IT+0x228>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d009      	beq.n	8003a46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a16      	ldr	r2, [pc, #88]	@ (8003a90 <HAL_TIM_IC_Start_IT+0x22c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d004      	beq.n	8003a46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a14      	ldr	r2, [pc, #80]	@ (8003a94 <HAL_TIM_IC_Start_IT+0x230>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d111      	bne.n	8003a6a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b06      	cmp	r3, #6
 8003a56:	d010      	beq.n	8003a7a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a68:	e007      	b.n	8003a7a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40010000 	.word	0x40010000
 8003a88:	40000400 	.word	0x40000400
 8003a8c:	40000800 	.word	0x40000800
 8003a90:	40000c00 	.word	0x40000c00
 8003a94:	40014000 	.word	0x40014000

08003a98 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b0c      	cmp	r3, #12
 8003aaa:	d841      	bhi.n	8003b30 <HAL_TIM_IC_Stop_IT+0x98>
 8003aac:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab4 <HAL_TIM_IC_Stop_IT+0x1c>)
 8003aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab2:	bf00      	nop
 8003ab4:	08003ae9 	.word	0x08003ae9
 8003ab8:	08003b31 	.word	0x08003b31
 8003abc:	08003b31 	.word	0x08003b31
 8003ac0:	08003b31 	.word	0x08003b31
 8003ac4:	08003afb 	.word	0x08003afb
 8003ac8:	08003b31 	.word	0x08003b31
 8003acc:	08003b31 	.word	0x08003b31
 8003ad0:	08003b31 	.word	0x08003b31
 8003ad4:	08003b0d 	.word	0x08003b0d
 8003ad8:	08003b31 	.word	0x08003b31
 8003adc:	08003b31 	.word	0x08003b31
 8003ae0:	08003b31 	.word	0x08003b31
 8003ae4:	08003b1f 	.word	0x08003b1f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0202 	bic.w	r2, r2, #2
 8003af6:	60da      	str	r2, [r3, #12]
      break;
 8003af8:	e01d      	b.n	8003b36 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0204 	bic.w	r2, r2, #4
 8003b08:	60da      	str	r2, [r3, #12]
      break;
 8003b0a:	e014      	b.n	8003b36 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0208 	bic.w	r2, r2, #8
 8003b1a:	60da      	str	r2, [r3, #12]
      break;
 8003b1c:	e00b      	b.n	8003b36 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68da      	ldr	r2, [r3, #12]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f022 0210 	bic.w	r2, r2, #16
 8003b2c:	60da      	str	r2, [r3, #12]
      break;
 8003b2e:	e002      	b.n	8003b36 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	73fb      	strb	r3, [r7, #15]
      break;
 8003b34:	bf00      	nop
  }

  if (status == HAL_OK)
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d156      	bne.n	8003bea <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2200      	movs	r2, #0
 8003b42:	6839      	ldr	r1, [r7, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f001 f97f 	bl	8004e48 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6a1a      	ldr	r2, [r3, #32]
 8003b50:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10f      	bne.n	8003b7a <HAL_TIM_IC_Stop_IT+0xe2>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6a1a      	ldr	r2, [r3, #32]
 8003b60:	f240 4344 	movw	r3, #1092	@ 0x444
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d107      	bne.n	8003b7a <HAL_TIM_IC_Stop_IT+0xe2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0201 	bic.w	r2, r2, #1
 8003b78:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d104      	bne.n	8003b8a <HAL_TIM_IC_Stop_IT+0xf2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b88:	e013      	b.n	8003bb2 <HAL_TIM_IC_Stop_IT+0x11a>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b04      	cmp	r3, #4
 8003b8e:	d104      	bne.n	8003b9a <HAL_TIM_IC_Stop_IT+0x102>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b98:	e00b      	b.n	8003bb2 <HAL_TIM_IC_Stop_IT+0x11a>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	d104      	bne.n	8003baa <HAL_TIM_IC_Stop_IT+0x112>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ba8:	e003      	b.n	8003bb2 <HAL_TIM_IC_Stop_IT+0x11a>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d104      	bne.n	8003bc2 <HAL_TIM_IC_Stop_IT+0x12a>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bc0:	e013      	b.n	8003bea <HAL_TIM_IC_Stop_IT+0x152>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	2b04      	cmp	r3, #4
 8003bc6:	d104      	bne.n	8003bd2 <HAL_TIM_IC_Stop_IT+0x13a>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003bd0:	e00b      	b.n	8003bea <HAL_TIM_IC_Stop_IT+0x152>
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b08      	cmp	r3, #8
 8003bd6:	d104      	bne.n	8003be2 <HAL_TIM_IC_Stop_IT+0x14a>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003be0:	e003      	b.n	8003bea <HAL_TIM_IC_Stop_IT+0x152>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8003bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e097      	b.n	8003d38 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7fe f9e7 	bl	8001ff0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2202      	movs	r2, #2
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c38:	f023 0307 	bic.w	r3, r3, #7
 8003c3c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3304      	adds	r3, #4
 8003c46:	4619      	mov	r1, r3
 8003c48:	4610      	mov	r0, r2
 8003c4a:	f000 fd2d 	bl	80046a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c76:	f023 0303 	bic.w	r3, r3, #3
 8003c7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	4313      	orrs	r3, r2
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003c94:	f023 030c 	bic.w	r3, r3, #12
 8003c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ca0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	021b      	lsls	r3, r3, #8
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	011a      	lsls	r2, r3, #4
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	031b      	lsls	r3, r3, #12
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003cd2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003cda:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	011b      	lsls	r3, r3, #4
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	68fa      	ldr	r2, [r7, #12]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3718      	adds	r7, #24
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b084      	sub	sp, #16
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d50:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d58:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d60:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003d68:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d110      	bne.n	8003d92 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d102      	bne.n	8003d7c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d76:	7b7b      	ldrb	r3, [r7, #13]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d001      	beq.n	8003d80 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e069      	b.n	8003e54 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2202      	movs	r2, #2
 8003d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d90:	e031      	b.n	8003df6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d110      	bne.n	8003dba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d98:	7bbb      	ldrb	r3, [r7, #14]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d102      	bne.n	8003da4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d9e:	7b3b      	ldrb	r3, [r7, #12]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d001      	beq.n	8003da8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e055      	b.n	8003e54 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2202      	movs	r2, #2
 8003db4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003db8:	e01d      	b.n	8003df6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d108      	bne.n	8003dd2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dc0:	7bbb      	ldrb	r3, [r7, #14]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d105      	bne.n	8003dd2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003dc6:	7b7b      	ldrb	r3, [r7, #13]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d102      	bne.n	8003dd2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dcc:	7b3b      	ldrb	r3, [r7, #12]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d001      	beq.n	8003dd6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e03e      	b.n	8003e54 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2202      	movs	r2, #2
 8003dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2202      	movs	r2, #2
 8003de2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2202      	movs	r2, #2
 8003dea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2202      	movs	r2, #2
 8003df2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_TIM_Encoder_Start+0xc4>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d008      	beq.n	8003e14 <HAL_TIM_Encoder_Start+0xd4>
 8003e02:	e00f      	b.n	8003e24 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f81b 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 8003e12:	e016      	b.n	8003e42 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	2104      	movs	r1, #4
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f001 f813 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 8003e22:	e00e      	b.n	8003e42 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	2100      	movs	r1, #0
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f001 f80b 	bl	8004e48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	2201      	movs	r2, #1
 8003e38:	2104      	movs	r1, #4
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 f804 	bl	8004e48 <TIM_CCxChannelCmd>
      break;
 8003e40:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0201 	orr.w	r2, r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d110      	bne.n	8003eae <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d102      	bne.n	8003e98 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e92:	7b7b      	ldrb	r3, [r7, #13]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d001      	beq.n	8003e9c <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e089      	b.n	8003fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2202      	movs	r2, #2
 8003ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eac:	e031      	b.n	8003f12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2b04      	cmp	r3, #4
 8003eb2:	d110      	bne.n	8003ed6 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003eb4:	7bbb      	ldrb	r3, [r7, #14]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d102      	bne.n	8003ec0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003eba:	7b3b      	ldrb	r3, [r7, #12]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d001      	beq.n	8003ec4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e075      	b.n	8003fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ed4:	e01d      	b.n	8003f12 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d108      	bne.n	8003eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003edc:	7bbb      	ldrb	r3, [r7, #14]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d105      	bne.n	8003eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ee2:	7b7b      	ldrb	r3, [r7, #13]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d102      	bne.n	8003eee <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ee8:	7b3b      	ldrb	r3, [r7, #12]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d001      	beq.n	8003ef2 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e05e      	b.n	8003fb0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2202      	movs	r2, #2
 8003ef6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2202      	movs	r2, #2
 8003efe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2202      	movs	r2, #2
 8003f06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d010      	beq.n	8003f40 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003f1e:	e01f      	b.n	8003f60 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2201      	movs	r2, #1
 8003f26:	2100      	movs	r1, #0
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f000 ff8d 	bl	8004e48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f042 0202 	orr.w	r2, r2, #2
 8003f3c:	60da      	str	r2, [r3, #12]
      break;
 8003f3e:	e02e      	b.n	8003f9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2201      	movs	r2, #1
 8003f46:	2104      	movs	r1, #4
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 ff7d 	bl	8004e48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0204 	orr.w	r2, r2, #4
 8003f5c:	60da      	str	r2, [r3, #12]
      break;
 8003f5e:	e01e      	b.n	8003f9e <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2201      	movs	r2, #1
 8003f66:	2100      	movs	r1, #0
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 ff6d 	bl	8004e48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2201      	movs	r2, #1
 8003f74:	2104      	movs	r1, #4
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 ff66 	bl	8004e48 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	68da      	ldr	r2, [r3, #12]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0202 	orr.w	r2, r2, #2
 8003f8a:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68da      	ldr	r2, [r3, #12]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0204 	orr.w	r2, r2, #4
 8003f9a:	60da      	str	r2, [r3, #12]
      break;
 8003f9c:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f042 0201 	orr.w	r2, r2, #1
 8003fac:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d020      	beq.n	800401c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d01b      	beq.n	800401c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f06f 0202 	mvn.w	r2, #2
 8003fec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fd fba8 	bl	8001758 <HAL_TIM_IC_CaptureCallback>
 8004008:	e005      	b.n	8004016 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 fb2e 	bl	800466c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 fb35 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	f003 0304 	and.w	r3, r3, #4
 8004022:	2b00      	cmp	r3, #0
 8004024:	d020      	beq.n	8004068 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d01b      	beq.n	8004068 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f06f 0204 	mvn.w	r2, #4
 8004038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2202      	movs	r2, #2
 800403e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7fd fb82 	bl	8001758 <HAL_TIM_IC_CaptureCallback>
 8004054:	e005      	b.n	8004062 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 fb08 	bl	800466c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f000 fb0f 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d020      	beq.n	80040b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f003 0308 	and.w	r3, r3, #8
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01b      	beq.n	80040b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f06f 0208 	mvn.w	r2, #8
 8004084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2204      	movs	r2, #4
 800408a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	f003 0303 	and.w	r3, r3, #3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fd fb5c 	bl	8001758 <HAL_TIM_IC_CaptureCallback>
 80040a0:	e005      	b.n	80040ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fae2 	bl	800466c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fae9 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	f003 0310 	and.w	r3, r3, #16
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d020      	beq.n	8004100 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f003 0310 	and.w	r3, r3, #16
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d01b      	beq.n	8004100 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f06f 0210 	mvn.w	r2, #16
 80040d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2208      	movs	r2, #8
 80040d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fd fb36 	bl	8001758 <HAL_TIM_IC_CaptureCallback>
 80040ec:	e005      	b.n	80040fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fabc 	bl	800466c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	f000 fac3 	bl	8004680 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00c      	beq.n	8004124 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d007      	beq.n	8004124 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0201 	mvn.w	r2, #1
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fd fb54 	bl	80017cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00c      	beq.n	8004148 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004134:	2b00      	cmp	r3, #0
 8004136:	d007      	beq.n	8004148 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 ff1e 	bl	8004f84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00c      	beq.n	800416c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004158:	2b00      	cmp	r3, #0
 800415a:	d007      	beq.n	800416c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 fa94 	bl	8004694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	f003 0320 	and.w	r3, r3, #32
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00c      	beq.n	8004190 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d007      	beq.n	8004190 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0220 	mvn.w	r2, #32
 8004188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fef0 	bl	8004f70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004190:	bf00      	nop
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041a4:	2300      	movs	r3, #0
 80041a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d101      	bne.n	80041b6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80041b2:	2302      	movs	r3, #2
 80041b4:	e088      	b.n	80042c8 <HAL_TIM_IC_ConfigChannel+0x130>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d11b      	bne.n	80041fc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80041d4:	f000 fc80 	bl	8004ad8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 020c 	bic.w	r2, r2, #12
 80041e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	6999      	ldr	r1, [r3, #24]
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	619a      	str	r2, [r3, #24]
 80041fa:	e060      	b.n	80042be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d11c      	bne.n	800423c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004212:	f000 fcf8 	bl	8004c06 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699a      	ldr	r2, [r3, #24]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004224:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6999      	ldr	r1, [r3, #24]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	021a      	lsls	r2, r3, #8
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	619a      	str	r2, [r3, #24]
 800423a:	e040      	b.n	80042be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2b08      	cmp	r3, #8
 8004240:	d11b      	bne.n	800427a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004252:	f000 fd45 	bl	8004ce0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69da      	ldr	r2, [r3, #28]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 020c 	bic.w	r2, r2, #12
 8004264:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69d9      	ldr	r1, [r3, #28]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	61da      	str	r2, [r3, #28]
 8004278:	e021      	b.n	80042be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b0c      	cmp	r3, #12
 800427e:	d11c      	bne.n	80042ba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004290:	f000 fd62 	bl	8004d58 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	69da      	ldr	r2, [r3, #28]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80042a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69d9      	ldr	r1, [r3, #28]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	021a      	lsls	r2, r3, #8
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	430a      	orrs	r2, r1
 80042b6:	61da      	str	r2, [r3, #28]
 80042b8:	e001      	b.n	80042be <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b086      	sub	sp, #24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042dc:	2300      	movs	r3, #0
 80042de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d101      	bne.n	80042ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042ea:	2302      	movs	r3, #2
 80042ec:	e0ae      	b.n	800444c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2b0c      	cmp	r3, #12
 80042fa:	f200 809f 	bhi.w	800443c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80042fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004304 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004304:	08004339 	.word	0x08004339
 8004308:	0800443d 	.word	0x0800443d
 800430c:	0800443d 	.word	0x0800443d
 8004310:	0800443d 	.word	0x0800443d
 8004314:	08004379 	.word	0x08004379
 8004318:	0800443d 	.word	0x0800443d
 800431c:	0800443d 	.word	0x0800443d
 8004320:	0800443d 	.word	0x0800443d
 8004324:	080043bb 	.word	0x080043bb
 8004328:	0800443d 	.word	0x0800443d
 800432c:	0800443d 	.word	0x0800443d
 8004330:	0800443d 	.word	0x0800443d
 8004334:	080043fb 	.word	0x080043fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68b9      	ldr	r1, [r7, #8]
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fa3e 	bl	80047c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699a      	ldr	r2, [r3, #24]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0208 	orr.w	r2, r2, #8
 8004352:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0204 	bic.w	r2, r2, #4
 8004362:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6999      	ldr	r1, [r3, #24]
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	619a      	str	r2, [r3, #24]
      break;
 8004376:	e064      	b.n	8004442 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68b9      	ldr	r1, [r7, #8]
 800437e:	4618      	mov	r0, r3
 8004380:	f000 fa84 	bl	800488c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699a      	ldr	r2, [r3, #24]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	699a      	ldr	r2, [r3, #24]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6999      	ldr	r1, [r3, #24]
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	021a      	lsls	r2, r3, #8
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	430a      	orrs	r2, r1
 80043b6:	619a      	str	r2, [r3, #24]
      break;
 80043b8:	e043      	b.n	8004442 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68b9      	ldr	r1, [r7, #8]
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 facf 	bl	8004964 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	69da      	ldr	r2, [r3, #28]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f042 0208 	orr.w	r2, r2, #8
 80043d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	69da      	ldr	r2, [r3, #28]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f022 0204 	bic.w	r2, r2, #4
 80043e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	69d9      	ldr	r1, [r3, #28]
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	691a      	ldr	r2, [r3, #16]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	430a      	orrs	r2, r1
 80043f6:	61da      	str	r2, [r3, #28]
      break;
 80043f8:	e023      	b.n	8004442 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68b9      	ldr	r1, [r7, #8]
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fb19 	bl	8004a38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	69da      	ldr	r2, [r3, #28]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69d9      	ldr	r1, [r3, #28]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	021a      	lsls	r2, r3, #8
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	430a      	orrs	r2, r1
 8004438:	61da      	str	r2, [r3, #28]
      break;
 800443a:	e002      	b.n	8004442 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	75fb      	strb	r3, [r7, #23]
      break;
 8004440:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800444a:	7dfb      	ldrb	r3, [r7, #23]
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_TIM_ConfigClockSource+0x1c>
 800446c:	2302      	movs	r3, #2
 800446e:	e0b4      	b.n	80045da <HAL_TIM_ConfigClockSource+0x186>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800448e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004496:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044a8:	d03e      	beq.n	8004528 <HAL_TIM_ConfigClockSource+0xd4>
 80044aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044ae:	f200 8087 	bhi.w	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b6:	f000 8086 	beq.w	80045c6 <HAL_TIM_ConfigClockSource+0x172>
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044be:	d87f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044c0:	2b70      	cmp	r3, #112	@ 0x70
 80044c2:	d01a      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0xa6>
 80044c4:	2b70      	cmp	r3, #112	@ 0x70
 80044c6:	d87b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044c8:	2b60      	cmp	r3, #96	@ 0x60
 80044ca:	d050      	beq.n	800456e <HAL_TIM_ConfigClockSource+0x11a>
 80044cc:	2b60      	cmp	r3, #96	@ 0x60
 80044ce:	d877      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044d0:	2b50      	cmp	r3, #80	@ 0x50
 80044d2:	d03c      	beq.n	800454e <HAL_TIM_ConfigClockSource+0xfa>
 80044d4:	2b50      	cmp	r3, #80	@ 0x50
 80044d6:	d873      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044d8:	2b40      	cmp	r3, #64	@ 0x40
 80044da:	d058      	beq.n	800458e <HAL_TIM_ConfigClockSource+0x13a>
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d86f      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044e0:	2b30      	cmp	r3, #48	@ 0x30
 80044e2:	d064      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x15a>
 80044e4:	2b30      	cmp	r3, #48	@ 0x30
 80044e6:	d86b      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044e8:	2b20      	cmp	r3, #32
 80044ea:	d060      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x15a>
 80044ec:	2b20      	cmp	r3, #32
 80044ee:	d867      	bhi.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d05c      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x15a>
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d05a      	beq.n	80045ae <HAL_TIM_ConfigClockSource+0x15a>
 80044f8:	e062      	b.n	80045c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800450a:	f000 fc7d 	bl	8004e08 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800451c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	609a      	str	r2, [r3, #8]
      break;
 8004526:	e04f      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004538:	f000 fc66 	bl	8004e08 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800454a:	609a      	str	r2, [r3, #8]
      break;
 800454c:	e03c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800455a:	461a      	mov	r2, r3
 800455c:	f000 fb24 	bl	8004ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2150      	movs	r1, #80	@ 0x50
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fc33 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 800456c:	e02c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800457a:	461a      	mov	r2, r3
 800457c:	f000 fb80 	bl	8004c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2160      	movs	r1, #96	@ 0x60
 8004586:	4618      	mov	r0, r3
 8004588:	f000 fc23 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 800458c:	e01c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800459a:	461a      	mov	r2, r3
 800459c:	f000 fb04 	bl	8004ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2140      	movs	r1, #64	@ 0x40
 80045a6:	4618      	mov	r0, r3
 80045a8:	f000 fc13 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80045ac:	e00c      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4610      	mov	r0, r2
 80045ba:	f000 fc0a 	bl	8004dd2 <TIM_ITRx_SetConfig>
      break;
 80045be:	e003      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      break;
 80045c4:	e000      	b.n	80045c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80045c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	d831      	bhi.n	800465c <HAL_TIM_ReadCapturedValue+0x78>
 80045f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004600 <HAL_TIM_ReadCapturedValue+0x1c>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	08004635 	.word	0x08004635
 8004604:	0800465d 	.word	0x0800465d
 8004608:	0800465d 	.word	0x0800465d
 800460c:	0800465d 	.word	0x0800465d
 8004610:	0800463f 	.word	0x0800463f
 8004614:	0800465d 	.word	0x0800465d
 8004618:	0800465d 	.word	0x0800465d
 800461c:	0800465d 	.word	0x0800465d
 8004620:	08004649 	.word	0x08004649
 8004624:	0800465d 	.word	0x0800465d
 8004628:	0800465d 	.word	0x0800465d
 800462c:	0800465d 	.word	0x0800465d
 8004630:	08004653 	.word	0x08004653
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800463a:	60fb      	str	r3, [r7, #12]

      break;
 800463c:	e00f      	b.n	800465e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004644:	60fb      	str	r3, [r7, #12]

      break;
 8004646:	e00a      	b.n	800465e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	60fb      	str	r3, [r7, #12]

      break;
 8004650:	e005      	b.n	800465e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	60fb      	str	r3, [r7, #12]

      break;
 800465a:	e000      	b.n	800465e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800465c:	bf00      	nop
  }

  return tmpreg;
 800465e:	68fb      	ldr	r3, [r7, #12]
}
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a3a      	ldr	r2, [pc, #232]	@ (80047a4 <TIM_Base_SetConfig+0xfc>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00f      	beq.n	80046e0 <TIM_Base_SetConfig+0x38>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c6:	d00b      	beq.n	80046e0 <TIM_Base_SetConfig+0x38>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a37      	ldr	r2, [pc, #220]	@ (80047a8 <TIM_Base_SetConfig+0x100>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d007      	beq.n	80046e0 <TIM_Base_SetConfig+0x38>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a36      	ldr	r2, [pc, #216]	@ (80047ac <TIM_Base_SetConfig+0x104>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d003      	beq.n	80046e0 <TIM_Base_SetConfig+0x38>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a35      	ldr	r2, [pc, #212]	@ (80047b0 <TIM_Base_SetConfig+0x108>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d108      	bne.n	80046f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a2b      	ldr	r2, [pc, #172]	@ (80047a4 <TIM_Base_SetConfig+0xfc>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d01b      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004700:	d017      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a28      	ldr	r2, [pc, #160]	@ (80047a8 <TIM_Base_SetConfig+0x100>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d013      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a27      	ldr	r2, [pc, #156]	@ (80047ac <TIM_Base_SetConfig+0x104>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d00f      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a26      	ldr	r2, [pc, #152]	@ (80047b0 <TIM_Base_SetConfig+0x108>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d00b      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a25      	ldr	r2, [pc, #148]	@ (80047b4 <TIM_Base_SetConfig+0x10c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d007      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a24      	ldr	r2, [pc, #144]	@ (80047b8 <TIM_Base_SetConfig+0x110>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d003      	beq.n	8004732 <TIM_Base_SetConfig+0x8a>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a23      	ldr	r2, [pc, #140]	@ (80047bc <TIM_Base_SetConfig+0x114>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d108      	bne.n	8004744 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a0e      	ldr	r2, [pc, #56]	@ (80047a4 <TIM_Base_SetConfig+0xfc>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d103      	bne.n	8004778 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	691a      	ldr	r2, [r3, #16]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b01      	cmp	r3, #1
 8004788:	d105      	bne.n	8004796 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f023 0201 	bic.w	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	611a      	str	r2, [r3, #16]
  }
}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40010000 	.word	0x40010000
 80047a8:	40000400 	.word	0x40000400
 80047ac:	40000800 	.word	0x40000800
 80047b0:	40000c00 	.word	0x40000c00
 80047b4:	40014000 	.word	0x40014000
 80047b8:	40014400 	.word	0x40014400
 80047bc:	40014800 	.word	0x40014800

080047c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	f023 0201 	bic.w	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 0303 	bic.w	r3, r3, #3
 80047f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	4313      	orrs	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0302 	bic.w	r3, r3, #2
 8004808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4313      	orrs	r3, r2
 8004812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a1c      	ldr	r2, [pc, #112]	@ (8004888 <TIM_OC1_SetConfig+0xc8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d10c      	bne.n	8004836 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f023 0308 	bic.w	r3, r3, #8
 8004822:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	4313      	orrs	r3, r2
 800482c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f023 0304 	bic.w	r3, r3, #4
 8004834:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a13      	ldr	r2, [pc, #76]	@ (8004888 <TIM_OC1_SetConfig+0xc8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d111      	bne.n	8004862 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004844:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800484c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	4313      	orrs	r3, r2
 8004856:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	693a      	ldr	r2, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	621a      	str	r2, [r3, #32]
}
 800487c:	bf00      	nop
 800487e:	371c      	adds	r7, #28
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr
 8004888:	40010000 	.word	0x40010000

0800488c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800488c:	b480      	push	{r7}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a1b      	ldr	r3, [r3, #32]
 800489a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	f023 0210 	bic.w	r2, r3, #16
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	021b      	lsls	r3, r3, #8
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f023 0320 	bic.w	r3, r3, #32
 80048d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004960 <TIM_OC2_SetConfig+0xd4>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d10d      	bne.n	8004908 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	011b      	lsls	r3, r3, #4
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004906:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a15      	ldr	r2, [pc, #84]	@ (8004960 <TIM_OC2_SetConfig+0xd4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d113      	bne.n	8004938 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004916:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800491e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	621a      	str	r2, [r3, #32]
}
 8004952:	bf00      	nop
 8004954:	371c      	adds	r7, #28
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40010000 	.word	0x40010000

08004964 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004964:	b480      	push	{r7}
 8004966:	b087      	sub	sp, #28
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004992:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0303 	bic.w	r3, r3, #3
 800499a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004a34 <TIM_OC3_SetConfig+0xd0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d10d      	bne.n	80049de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80049c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	021b      	lsls	r3, r3, #8
 80049d0:	697a      	ldr	r2, [r7, #20]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80049dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a14      	ldr	r2, [pc, #80]	@ (8004a34 <TIM_OC3_SetConfig+0xd0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d113      	bne.n	8004a0e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	697a      	ldr	r2, [r7, #20]
 8004a26:	621a      	str	r2, [r3, #32]
}
 8004a28:	bf00      	nop
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	40010000 	.word	0x40010000

08004a38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b087      	sub	sp, #28
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	69db      	ldr	r3, [r3, #28]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	031b      	lsls	r3, r3, #12
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a10      	ldr	r2, [pc, #64]	@ (8004ad4 <TIM_OC4_SetConfig+0x9c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d109      	bne.n	8004aac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	695b      	ldr	r3, [r3, #20]
 8004aa4:	019b      	lsls	r3, r3, #6
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	621a      	str	r2, [r3, #32]
}
 8004ac6:	bf00      	nop
 8004ac8:	371c      	adds	r7, #28
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40010000 	.word	0x40010000

08004ad8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b087      	sub	sp, #28
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a1b      	ldr	r3, [r3, #32]
 8004af0:	f023 0201 	bic.w	r2, r3, #1
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	4a24      	ldr	r2, [pc, #144]	@ (8004b94 <TIM_TI1_SetConfig+0xbc>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d013      	beq.n	8004b2e <TIM_TI1_SetConfig+0x56>
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b0c:	d00f      	beq.n	8004b2e <TIM_TI1_SetConfig+0x56>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	4a21      	ldr	r2, [pc, #132]	@ (8004b98 <TIM_TI1_SetConfig+0xc0>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00b      	beq.n	8004b2e <TIM_TI1_SetConfig+0x56>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4a20      	ldr	r2, [pc, #128]	@ (8004b9c <TIM_TI1_SetConfig+0xc4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d007      	beq.n	8004b2e <TIM_TI1_SetConfig+0x56>
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4a1f      	ldr	r2, [pc, #124]	@ (8004ba0 <TIM_TI1_SetConfig+0xc8>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d003      	beq.n	8004b2e <TIM_TI1_SetConfig+0x56>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba4 <TIM_TI1_SetConfig+0xcc>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d101      	bne.n	8004b32 <TIM_TI1_SetConfig+0x5a>
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e000      	b.n	8004b34 <TIM_TI1_SetConfig+0x5c>
 8004b32:	2300      	movs	r3, #0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d008      	beq.n	8004b4a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f023 0303 	bic.w	r3, r3, #3
 8004b3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	e003      	b.n	8004b52 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f043 0301 	orr.w	r3, r3, #1
 8004b50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	697a      	ldr	r2, [r7, #20]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f023 030a 	bic.w	r3, r3, #10
 8004b6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	f003 030a 	and.w	r3, r3, #10
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	621a      	str	r2, [r3, #32]
}
 8004b86:	bf00      	nop
 8004b88:	371c      	adds	r7, #28
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	40010000 	.word	0x40010000
 8004b98:	40000400 	.word	0x40000400
 8004b9c:	40000800 	.word	0x40000800
 8004ba0:	40000c00 	.word	0x40000c00
 8004ba4:	40014000 	.word	0x40014000

08004ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f023 0201 	bic.w	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f023 030a 	bic.w	r3, r3, #10
 8004be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	693a      	ldr	r2, [r7, #16]
 8004bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	621a      	str	r2, [r3, #32]
}
 8004bfa:	bf00      	nop
 8004bfc:	371c      	adds	r7, #28
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c06:	b480      	push	{r7}
 8004c08:	b087      	sub	sp, #28
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	60f8      	str	r0, [r7, #12]
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
 8004c12:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f023 0210 	bic.w	r2, r3, #16
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	031b      	lsls	r3, r3, #12
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c58:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	011b      	lsls	r3, r3, #4
 8004c5e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	621a      	str	r2, [r3, #32]
}
 8004c74:	bf00      	nop
 8004c76:	371c      	adds	r7, #28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b087      	sub	sp, #28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	f023 0210 	bic.w	r2, r3, #16
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	031b      	lsls	r3, r3, #12
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f023 0303 	bic.w	r3, r3, #3
 8004d0c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d1c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004d30:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	021b      	lsls	r3, r3, #8
 8004d36:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004d3a:	697a      	ldr	r2, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	621a      	str	r2, [r3, #32]
}
 8004d4c:	bf00      	nop
 8004d4e:	371c      	adds	r7, #28
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
 8004d64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6a1b      	ldr	r3, [r3, #32]
 8004d70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	69db      	ldr	r3, [r3, #28]
 8004d7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d84:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d96:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	031b      	lsls	r3, r3, #12
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004daa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	031b      	lsls	r3, r3, #12
 8004db0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	693a      	ldr	r2, [r7, #16]
 8004dbe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	621a      	str	r2, [r3, #32]
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr

08004dd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b085      	sub	sp, #20
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
 8004dda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004de8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f043 0307 	orr.w	r3, r3, #7
 8004df4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	609a      	str	r2, [r3, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
 8004e14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	609a      	str	r2, [r3, #8]
}
 8004e3c:	bf00      	nop
 8004e3e:	371c      	adds	r7, #28
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 031f 	and.w	r3, r3, #31
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6a1a      	ldr	r2, [r3, #32]
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6a1a      	ldr	r2, [r3, #32]
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	f003 031f 	and.w	r3, r3, #31
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e80:	431a      	orrs	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	621a      	str	r2, [r3, #32]
}
 8004e86:	bf00      	nop
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e050      	b.n	8004f4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a1c      	ldr	r2, [pc, #112]	@ (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d018      	beq.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef8:	d013      	beq.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a18      	ldr	r2, [pc, #96]	@ (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d00e      	beq.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a16      	ldr	r2, [pc, #88]	@ (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d009      	beq.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a15      	ldr	r2, [pc, #84]	@ (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d004      	beq.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a13      	ldr	r2, [pc, #76]	@ (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d10c      	bne.n	8004f3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68ba      	ldr	r2, [r7, #8]
 8004f3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40000800 	.word	0x40000800
 8004f68:	40000c00 	.word	0x40000c00
 8004f6c:	40014000 	.word	0x40014000

08004f70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e042      	b.n	8005030 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d106      	bne.n	8004fc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f7fd f89e 	bl	8002100 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2224      	movs	r2, #36	@ 0x24
 8004fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f973 	bl	80052c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	691a      	ldr	r2, [r3, #16]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ff0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	695a      	ldr	r2, [r3, #20]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005000:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68da      	ldr	r2, [r3, #12]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005010:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2220      	movs	r2, #32
 800501c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2220      	movs	r2, #32
 8005024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b08a      	sub	sp, #40	@ 0x28
 800503c:	af02      	add	r7, sp, #8
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	603b      	str	r3, [r7, #0]
 8005044:	4613      	mov	r3, r2
 8005046:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005048:	2300      	movs	r3, #0
 800504a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b20      	cmp	r3, #32
 8005056:	d175      	bne.n	8005144 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_UART_Transmit+0x2c>
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e06e      	b.n	8005146 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2221      	movs	r2, #33	@ 0x21
 8005072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005076:	f7fd fa5d 	bl	8002534 <HAL_GetTick>
 800507a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	88fa      	ldrh	r2, [r7, #6]
 8005080:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	88fa      	ldrh	r2, [r7, #6]
 8005086:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005090:	d108      	bne.n	80050a4 <HAL_UART_Transmit+0x6c>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d104      	bne.n	80050a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800509a:	2300      	movs	r3, #0
 800509c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	e003      	b.n	80050ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050a8:	2300      	movs	r3, #0
 80050aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050ac:	e02e      	b.n	800510c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2200      	movs	r2, #0
 80050b6:	2180      	movs	r1, #128	@ 0x80
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f000 f848 	bl	800514e <UART_WaitOnFlagUntilTimeout>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d005      	beq.n	80050d0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e03a      	b.n	8005146 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10b      	bne.n	80050ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	3302      	adds	r3, #2
 80050ea:	61bb      	str	r3, [r7, #24]
 80050ec:	e007      	b.n	80050fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	781a      	ldrb	r2, [r3, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	3301      	adds	r3, #1
 80050fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005102:	b29b      	uxth	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	b29a      	uxth	r2, r3
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1cb      	bne.n	80050ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2200      	movs	r2, #0
 800511e:	2140      	movs	r1, #64	@ 0x40
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f814 	bl	800514e <UART_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e006      	b.n	8005146 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005140:	2300      	movs	r3, #0
 8005142:	e000      	b.n	8005146 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005144:	2302      	movs	r3, #2
  }
}
 8005146:	4618      	mov	r0, r3
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b086      	sub	sp, #24
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	603b      	str	r3, [r7, #0]
 800515a:	4613      	mov	r3, r2
 800515c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800515e:	e03b      	b.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005166:	d037      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005168:	f7fd f9e4 	bl	8002534 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	6a3a      	ldr	r2, [r7, #32]
 8005174:	429a      	cmp	r2, r3
 8005176:	d302      	bcc.n	800517e <UART_WaitOnFlagUntilTimeout+0x30>
 8005178:	6a3b      	ldr	r3, [r7, #32]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e03a      	b.n	80051f8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b00      	cmp	r3, #0
 800518e:	d023      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b80      	cmp	r3, #128	@ 0x80
 8005194:	d020      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b40      	cmp	r3, #64	@ 0x40
 800519a:	d01d      	beq.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	2b08      	cmp	r3, #8
 80051a8:	d116      	bne.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 f81d 	bl	8005200 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2208      	movs	r2, #8
 80051ca:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e00f      	b.n	80051f8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	4013      	ands	r3, r2
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	bf0c      	ite	eq
 80051e8:	2301      	moveq	r3, #1
 80051ea:	2300      	movne	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	461a      	mov	r2, r3
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d0b4      	beq.n	8005160 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051f6:	2300      	movs	r3, #0
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3718      	adds	r7, #24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005200:	b480      	push	{r7}
 8005202:	b095      	sub	sp, #84	@ 0x54
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005212:	e853 3f00 	ldrex	r3, [r3]
 8005216:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800521e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	330c      	adds	r3, #12
 8005226:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005228:	643a      	str	r2, [r7, #64]	@ 0x40
 800522a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800522e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005230:	e841 2300 	strex	r3, r2, [r1]
 8005234:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005238:	2b00      	cmp	r3, #0
 800523a:	d1e5      	bne.n	8005208 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3314      	adds	r3, #20
 8005242:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	e853 3f00 	ldrex	r3, [r3]
 800524a:	61fb      	str	r3, [r7, #28]
   return(result);
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	f023 0301 	bic.w	r3, r3, #1
 8005252:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3314      	adds	r3, #20
 800525a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800525c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800525e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005260:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005264:	e841 2300 	strex	r3, r2, [r1]
 8005268:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	2b00      	cmp	r3, #0
 800526e:	d1e5      	bne.n	800523c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005274:	2b01      	cmp	r3, #1
 8005276:	d119      	bne.n	80052ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	330c      	adds	r3, #12
 800527e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	60bb      	str	r3, [r7, #8]
   return(result);
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f023 0310 	bic.w	r3, r3, #16
 800528e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	330c      	adds	r3, #12
 8005296:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005298:	61ba      	str	r2, [r7, #24]
 800529a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529c:	6979      	ldr	r1, [r7, #20]
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	e841 2300 	strex	r3, r2, [r1]
 80052a4:	613b      	str	r3, [r7, #16]
   return(result);
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e5      	bne.n	8005278 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052ba:	bf00      	nop
 80052bc:	3754      	adds	r7, #84	@ 0x54
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
	...

080052c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052cc:	b0c0      	sub	sp, #256	@ 0x100
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80052e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052e4:	68d9      	ldr	r1, [r3, #12]
 80052e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	ea40 0301 	orr.w	r3, r0, r1
 80052f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80052f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	431a      	orrs	r2, r3
 8005300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	431a      	orrs	r2, r3
 8005308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	4313      	orrs	r3, r2
 8005310:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005320:	f021 010c 	bic.w	r1, r1, #12
 8005324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800532e:	430b      	orrs	r3, r1
 8005330:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800533e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005342:	6999      	ldr	r1, [r3, #24]
 8005344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	ea40 0301 	orr.w	r3, r0, r1
 800534e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	4b8f      	ldr	r3, [pc, #572]	@ (8005594 <UART_SetConfig+0x2cc>)
 8005358:	429a      	cmp	r2, r3
 800535a:	d005      	beq.n	8005368 <UART_SetConfig+0xa0>
 800535c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	4b8d      	ldr	r3, [pc, #564]	@ (8005598 <UART_SetConfig+0x2d0>)
 8005364:	429a      	cmp	r2, r3
 8005366:	d104      	bne.n	8005372 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005368:	f7fe f852 	bl	8003410 <HAL_RCC_GetPCLK2Freq>
 800536c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005370:	e003      	b.n	800537a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005372:	f7fe f839 	bl	80033e8 <HAL_RCC_GetPCLK1Freq>
 8005376:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800537a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005384:	f040 810c 	bne.w	80055a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005388:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800538c:	2200      	movs	r2, #0
 800538e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005392:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005396:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800539a:	4622      	mov	r2, r4
 800539c:	462b      	mov	r3, r5
 800539e:	1891      	adds	r1, r2, r2
 80053a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80053a2:	415b      	adcs	r3, r3
 80053a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80053a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80053aa:	4621      	mov	r1, r4
 80053ac:	eb12 0801 	adds.w	r8, r2, r1
 80053b0:	4629      	mov	r1, r5
 80053b2:	eb43 0901 	adc.w	r9, r3, r1
 80053b6:	f04f 0200 	mov.w	r2, #0
 80053ba:	f04f 0300 	mov.w	r3, #0
 80053be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80053c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80053c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80053ca:	4690      	mov	r8, r2
 80053cc:	4699      	mov	r9, r3
 80053ce:	4623      	mov	r3, r4
 80053d0:	eb18 0303 	adds.w	r3, r8, r3
 80053d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80053d8:	462b      	mov	r3, r5
 80053da:	eb49 0303 	adc.w	r3, r9, r3
 80053de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80053e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80053ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80053f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80053f6:	460b      	mov	r3, r1
 80053f8:	18db      	adds	r3, r3, r3
 80053fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80053fc:	4613      	mov	r3, r2
 80053fe:	eb42 0303 	adc.w	r3, r2, r3
 8005402:	657b      	str	r3, [r7, #84]	@ 0x54
 8005404:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005408:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800540c:	f7fb fbd4 	bl	8000bb8 <__aeabi_uldivmod>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4b61      	ldr	r3, [pc, #388]	@ (800559c <UART_SetConfig+0x2d4>)
 8005416:	fba3 2302 	umull	r2, r3, r3, r2
 800541a:	095b      	lsrs	r3, r3, #5
 800541c:	011c      	lsls	r4, r3, #4
 800541e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005422:	2200      	movs	r2, #0
 8005424:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005428:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800542c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005430:	4642      	mov	r2, r8
 8005432:	464b      	mov	r3, r9
 8005434:	1891      	adds	r1, r2, r2
 8005436:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005438:	415b      	adcs	r3, r3
 800543a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800543c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005440:	4641      	mov	r1, r8
 8005442:	eb12 0a01 	adds.w	sl, r2, r1
 8005446:	4649      	mov	r1, r9
 8005448:	eb43 0b01 	adc.w	fp, r3, r1
 800544c:	f04f 0200 	mov.w	r2, #0
 8005450:	f04f 0300 	mov.w	r3, #0
 8005454:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005458:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800545c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005460:	4692      	mov	sl, r2
 8005462:	469b      	mov	fp, r3
 8005464:	4643      	mov	r3, r8
 8005466:	eb1a 0303 	adds.w	r3, sl, r3
 800546a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800546e:	464b      	mov	r3, r9
 8005470:	eb4b 0303 	adc.w	r3, fp, r3
 8005474:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	2200      	movs	r2, #0
 8005480:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005484:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005488:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800548c:	460b      	mov	r3, r1
 800548e:	18db      	adds	r3, r3, r3
 8005490:	643b      	str	r3, [r7, #64]	@ 0x40
 8005492:	4613      	mov	r3, r2
 8005494:	eb42 0303 	adc.w	r3, r2, r3
 8005498:	647b      	str	r3, [r7, #68]	@ 0x44
 800549a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800549e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80054a2:	f7fb fb89 	bl	8000bb8 <__aeabi_uldivmod>
 80054a6:	4602      	mov	r2, r0
 80054a8:	460b      	mov	r3, r1
 80054aa:	4611      	mov	r1, r2
 80054ac:	4b3b      	ldr	r3, [pc, #236]	@ (800559c <UART_SetConfig+0x2d4>)
 80054ae:	fba3 2301 	umull	r2, r3, r3, r1
 80054b2:	095b      	lsrs	r3, r3, #5
 80054b4:	2264      	movs	r2, #100	@ 0x64
 80054b6:	fb02 f303 	mul.w	r3, r2, r3
 80054ba:	1acb      	subs	r3, r1, r3
 80054bc:	00db      	lsls	r3, r3, #3
 80054be:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80054c2:	4b36      	ldr	r3, [pc, #216]	@ (800559c <UART_SetConfig+0x2d4>)
 80054c4:	fba3 2302 	umull	r2, r3, r3, r2
 80054c8:	095b      	lsrs	r3, r3, #5
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80054d0:	441c      	add	r4, r3
 80054d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054d6:	2200      	movs	r2, #0
 80054d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054dc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80054e0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80054e4:	4642      	mov	r2, r8
 80054e6:	464b      	mov	r3, r9
 80054e8:	1891      	adds	r1, r2, r2
 80054ea:	63b9      	str	r1, [r7, #56]	@ 0x38
 80054ec:	415b      	adcs	r3, r3
 80054ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054f0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80054f4:	4641      	mov	r1, r8
 80054f6:	1851      	adds	r1, r2, r1
 80054f8:	6339      	str	r1, [r7, #48]	@ 0x30
 80054fa:	4649      	mov	r1, r9
 80054fc:	414b      	adcs	r3, r1
 80054fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005500:	f04f 0200 	mov.w	r2, #0
 8005504:	f04f 0300 	mov.w	r3, #0
 8005508:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800550c:	4659      	mov	r1, fp
 800550e:	00cb      	lsls	r3, r1, #3
 8005510:	4651      	mov	r1, sl
 8005512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005516:	4651      	mov	r1, sl
 8005518:	00ca      	lsls	r2, r1, #3
 800551a:	4610      	mov	r0, r2
 800551c:	4619      	mov	r1, r3
 800551e:	4603      	mov	r3, r0
 8005520:	4642      	mov	r2, r8
 8005522:	189b      	adds	r3, r3, r2
 8005524:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005528:	464b      	mov	r3, r9
 800552a:	460a      	mov	r2, r1
 800552c:	eb42 0303 	adc.w	r3, r2, r3
 8005530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005540:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005544:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005548:	460b      	mov	r3, r1
 800554a:	18db      	adds	r3, r3, r3
 800554c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800554e:	4613      	mov	r3, r2
 8005550:	eb42 0303 	adc.w	r3, r2, r3
 8005554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005556:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800555a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800555e:	f7fb fb2b 	bl	8000bb8 <__aeabi_uldivmod>
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	4b0d      	ldr	r3, [pc, #52]	@ (800559c <UART_SetConfig+0x2d4>)
 8005568:	fba3 1302 	umull	r1, r3, r3, r2
 800556c:	095b      	lsrs	r3, r3, #5
 800556e:	2164      	movs	r1, #100	@ 0x64
 8005570:	fb01 f303 	mul.w	r3, r1, r3
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	3332      	adds	r3, #50	@ 0x32
 800557a:	4a08      	ldr	r2, [pc, #32]	@ (800559c <UART_SetConfig+0x2d4>)
 800557c:	fba2 2303 	umull	r2, r3, r2, r3
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	f003 0207 	and.w	r2, r3, #7
 8005586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4422      	add	r2, r4
 800558e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005590:	e106      	b.n	80057a0 <UART_SetConfig+0x4d8>
 8005592:	bf00      	nop
 8005594:	40011000 	.word	0x40011000
 8005598:	40011400 	.word	0x40011400
 800559c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055aa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80055ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80055b2:	4642      	mov	r2, r8
 80055b4:	464b      	mov	r3, r9
 80055b6:	1891      	adds	r1, r2, r2
 80055b8:	6239      	str	r1, [r7, #32]
 80055ba:	415b      	adcs	r3, r3
 80055bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80055be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80055c2:	4641      	mov	r1, r8
 80055c4:	1854      	adds	r4, r2, r1
 80055c6:	4649      	mov	r1, r9
 80055c8:	eb43 0501 	adc.w	r5, r3, r1
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	00eb      	lsls	r3, r5, #3
 80055d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055da:	00e2      	lsls	r2, r4, #3
 80055dc:	4614      	mov	r4, r2
 80055de:	461d      	mov	r5, r3
 80055e0:	4643      	mov	r3, r8
 80055e2:	18e3      	adds	r3, r4, r3
 80055e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80055e8:	464b      	mov	r3, r9
 80055ea:	eb45 0303 	adc.w	r3, r5, r3
 80055ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80055f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80055fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005602:	f04f 0200 	mov.w	r2, #0
 8005606:	f04f 0300 	mov.w	r3, #0
 800560a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800560e:	4629      	mov	r1, r5
 8005610:	008b      	lsls	r3, r1, #2
 8005612:	4621      	mov	r1, r4
 8005614:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005618:	4621      	mov	r1, r4
 800561a:	008a      	lsls	r2, r1, #2
 800561c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005620:	f7fb faca 	bl	8000bb8 <__aeabi_uldivmod>
 8005624:	4602      	mov	r2, r0
 8005626:	460b      	mov	r3, r1
 8005628:	4b60      	ldr	r3, [pc, #384]	@ (80057ac <UART_SetConfig+0x4e4>)
 800562a:	fba3 2302 	umull	r2, r3, r3, r2
 800562e:	095b      	lsrs	r3, r3, #5
 8005630:	011c      	lsls	r4, r3, #4
 8005632:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005636:	2200      	movs	r2, #0
 8005638:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800563c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005640:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005644:	4642      	mov	r2, r8
 8005646:	464b      	mov	r3, r9
 8005648:	1891      	adds	r1, r2, r2
 800564a:	61b9      	str	r1, [r7, #24]
 800564c:	415b      	adcs	r3, r3
 800564e:	61fb      	str	r3, [r7, #28]
 8005650:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005654:	4641      	mov	r1, r8
 8005656:	1851      	adds	r1, r2, r1
 8005658:	6139      	str	r1, [r7, #16]
 800565a:	4649      	mov	r1, r9
 800565c:	414b      	adcs	r3, r1
 800565e:	617b      	str	r3, [r7, #20]
 8005660:	f04f 0200 	mov.w	r2, #0
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800566c:	4659      	mov	r1, fp
 800566e:	00cb      	lsls	r3, r1, #3
 8005670:	4651      	mov	r1, sl
 8005672:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005676:	4651      	mov	r1, sl
 8005678:	00ca      	lsls	r2, r1, #3
 800567a:	4610      	mov	r0, r2
 800567c:	4619      	mov	r1, r3
 800567e:	4603      	mov	r3, r0
 8005680:	4642      	mov	r2, r8
 8005682:	189b      	adds	r3, r3, r2
 8005684:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005688:	464b      	mov	r3, r9
 800568a:	460a      	mov	r2, r1
 800568c:	eb42 0303 	adc.w	r3, r2, r3
 8005690:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800569e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80056a0:	f04f 0200 	mov.w	r2, #0
 80056a4:	f04f 0300 	mov.w	r3, #0
 80056a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80056ac:	4649      	mov	r1, r9
 80056ae:	008b      	lsls	r3, r1, #2
 80056b0:	4641      	mov	r1, r8
 80056b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056b6:	4641      	mov	r1, r8
 80056b8:	008a      	lsls	r2, r1, #2
 80056ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80056be:	f7fb fa7b 	bl	8000bb8 <__aeabi_uldivmod>
 80056c2:	4602      	mov	r2, r0
 80056c4:	460b      	mov	r3, r1
 80056c6:	4611      	mov	r1, r2
 80056c8:	4b38      	ldr	r3, [pc, #224]	@ (80057ac <UART_SetConfig+0x4e4>)
 80056ca:	fba3 2301 	umull	r2, r3, r3, r1
 80056ce:	095b      	lsrs	r3, r3, #5
 80056d0:	2264      	movs	r2, #100	@ 0x64
 80056d2:	fb02 f303 	mul.w	r3, r2, r3
 80056d6:	1acb      	subs	r3, r1, r3
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	3332      	adds	r3, #50	@ 0x32
 80056dc:	4a33      	ldr	r2, [pc, #204]	@ (80057ac <UART_SetConfig+0x4e4>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	095b      	lsrs	r3, r3, #5
 80056e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056e8:	441c      	add	r4, r3
 80056ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ee:	2200      	movs	r2, #0
 80056f0:	673b      	str	r3, [r7, #112]	@ 0x70
 80056f2:	677a      	str	r2, [r7, #116]	@ 0x74
 80056f4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80056f8:	4642      	mov	r2, r8
 80056fa:	464b      	mov	r3, r9
 80056fc:	1891      	adds	r1, r2, r2
 80056fe:	60b9      	str	r1, [r7, #8]
 8005700:	415b      	adcs	r3, r3
 8005702:	60fb      	str	r3, [r7, #12]
 8005704:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005708:	4641      	mov	r1, r8
 800570a:	1851      	adds	r1, r2, r1
 800570c:	6039      	str	r1, [r7, #0]
 800570e:	4649      	mov	r1, r9
 8005710:	414b      	adcs	r3, r1
 8005712:	607b      	str	r3, [r7, #4]
 8005714:	f04f 0200 	mov.w	r2, #0
 8005718:	f04f 0300 	mov.w	r3, #0
 800571c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005720:	4659      	mov	r1, fp
 8005722:	00cb      	lsls	r3, r1, #3
 8005724:	4651      	mov	r1, sl
 8005726:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800572a:	4651      	mov	r1, sl
 800572c:	00ca      	lsls	r2, r1, #3
 800572e:	4610      	mov	r0, r2
 8005730:	4619      	mov	r1, r3
 8005732:	4603      	mov	r3, r0
 8005734:	4642      	mov	r2, r8
 8005736:	189b      	adds	r3, r3, r2
 8005738:	66bb      	str	r3, [r7, #104]	@ 0x68
 800573a:	464b      	mov	r3, r9
 800573c:	460a      	mov	r2, r1
 800573e:	eb42 0303 	adc.w	r3, r2, r3
 8005742:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	663b      	str	r3, [r7, #96]	@ 0x60
 800574e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005750:	f04f 0200 	mov.w	r2, #0
 8005754:	f04f 0300 	mov.w	r3, #0
 8005758:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800575c:	4649      	mov	r1, r9
 800575e:	008b      	lsls	r3, r1, #2
 8005760:	4641      	mov	r1, r8
 8005762:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005766:	4641      	mov	r1, r8
 8005768:	008a      	lsls	r2, r1, #2
 800576a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800576e:	f7fb fa23 	bl	8000bb8 <__aeabi_uldivmod>
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4b0d      	ldr	r3, [pc, #52]	@ (80057ac <UART_SetConfig+0x4e4>)
 8005778:	fba3 1302 	umull	r1, r3, r3, r2
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	2164      	movs	r1, #100	@ 0x64
 8005780:	fb01 f303 	mul.w	r3, r1, r3
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	3332      	adds	r3, #50	@ 0x32
 800578a:	4a08      	ldr	r2, [pc, #32]	@ (80057ac <UART_SetConfig+0x4e4>)
 800578c:	fba2 2303 	umull	r2, r3, r2, r3
 8005790:	095b      	lsrs	r3, r3, #5
 8005792:	f003 020f 	and.w	r2, r3, #15
 8005796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4422      	add	r2, r4
 800579e:	609a      	str	r2, [r3, #8]
}
 80057a0:	bf00      	nop
 80057a2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80057a6:	46bd      	mov	sp, r7
 80057a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ac:	51eb851f 	.word	0x51eb851f

080057b0 <_ZdlPvj>:
 80057b0:	f000 b811 	b.w	80057d6 <_ZdlPv>

080057b4 <_Znwj>:
 80057b4:	2801      	cmp	r0, #1
 80057b6:	bf38      	it	cc
 80057b8:	2001      	movcc	r0, #1
 80057ba:	b510      	push	{r4, lr}
 80057bc:	4604      	mov	r4, r0
 80057be:	4620      	mov	r0, r4
 80057c0:	f000 f81c 	bl	80057fc <malloc>
 80057c4:	b100      	cbz	r0, 80057c8 <_Znwj+0x14>
 80057c6:	bd10      	pop	{r4, pc}
 80057c8:	f000 f808 	bl	80057dc <_ZSt15get_new_handlerv>
 80057cc:	b908      	cbnz	r0, 80057d2 <_Znwj+0x1e>
 80057ce:	f000 f80d 	bl	80057ec <abort>
 80057d2:	4780      	blx	r0
 80057d4:	e7f3      	b.n	80057be <_Znwj+0xa>

080057d6 <_ZdlPv>:
 80057d6:	f000 b819 	b.w	800580c <free>
	...

080057dc <_ZSt15get_new_handlerv>:
 80057dc:	4b02      	ldr	r3, [pc, #8]	@ (80057e8 <_ZSt15get_new_handlerv+0xc>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	f3bf 8f5b 	dmb	ish
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000398 	.word	0x20000398

080057ec <abort>:
 80057ec:	b508      	push	{r3, lr}
 80057ee:	2006      	movs	r0, #6
 80057f0:	f000 fea4 	bl	800653c <raise>
 80057f4:	2001      	movs	r0, #1
 80057f6:	f7fc fd4d 	bl	8002294 <_exit>
	...

080057fc <malloc>:
 80057fc:	4b02      	ldr	r3, [pc, #8]	@ (8005808 <malloc+0xc>)
 80057fe:	4601      	mov	r1, r0
 8005800:	6818      	ldr	r0, [r3, #0]
 8005802:	f000 b82d 	b.w	8005860 <_malloc_r>
 8005806:	bf00      	nop
 8005808:	2000001c 	.word	0x2000001c

0800580c <free>:
 800580c:	4b02      	ldr	r3, [pc, #8]	@ (8005818 <free+0xc>)
 800580e:	4601      	mov	r1, r0
 8005810:	6818      	ldr	r0, [r3, #0]
 8005812:	f001 bd85 	b.w	8007320 <_free_r>
 8005816:	bf00      	nop
 8005818:	2000001c 	.word	0x2000001c

0800581c <sbrk_aligned>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	4e0f      	ldr	r6, [pc, #60]	@ (800585c <sbrk_aligned+0x40>)
 8005820:	460c      	mov	r4, r1
 8005822:	6831      	ldr	r1, [r6, #0]
 8005824:	4605      	mov	r5, r0
 8005826:	b911      	cbnz	r1, 800582e <sbrk_aligned+0x12>
 8005828:	f000 fedc 	bl	80065e4 <_sbrk_r>
 800582c:	6030      	str	r0, [r6, #0]
 800582e:	4621      	mov	r1, r4
 8005830:	4628      	mov	r0, r5
 8005832:	f000 fed7 	bl	80065e4 <_sbrk_r>
 8005836:	1c43      	adds	r3, r0, #1
 8005838:	d103      	bne.n	8005842 <sbrk_aligned+0x26>
 800583a:	f04f 34ff 	mov.w	r4, #4294967295
 800583e:	4620      	mov	r0, r4
 8005840:	bd70      	pop	{r4, r5, r6, pc}
 8005842:	1cc4      	adds	r4, r0, #3
 8005844:	f024 0403 	bic.w	r4, r4, #3
 8005848:	42a0      	cmp	r0, r4
 800584a:	d0f8      	beq.n	800583e <sbrk_aligned+0x22>
 800584c:	1a21      	subs	r1, r4, r0
 800584e:	4628      	mov	r0, r5
 8005850:	f000 fec8 	bl	80065e4 <_sbrk_r>
 8005854:	3001      	adds	r0, #1
 8005856:	d1f2      	bne.n	800583e <sbrk_aligned+0x22>
 8005858:	e7ef      	b.n	800583a <sbrk_aligned+0x1e>
 800585a:	bf00      	nop
 800585c:	2000039c 	.word	0x2000039c

08005860 <_malloc_r>:
 8005860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005864:	1ccd      	adds	r5, r1, #3
 8005866:	f025 0503 	bic.w	r5, r5, #3
 800586a:	3508      	adds	r5, #8
 800586c:	2d0c      	cmp	r5, #12
 800586e:	bf38      	it	cc
 8005870:	250c      	movcc	r5, #12
 8005872:	2d00      	cmp	r5, #0
 8005874:	4606      	mov	r6, r0
 8005876:	db01      	blt.n	800587c <_malloc_r+0x1c>
 8005878:	42a9      	cmp	r1, r5
 800587a:	d904      	bls.n	8005886 <_malloc_r+0x26>
 800587c:	230c      	movs	r3, #12
 800587e:	6033      	str	r3, [r6, #0]
 8005880:	2000      	movs	r0, #0
 8005882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005886:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800595c <_malloc_r+0xfc>
 800588a:	f000 f869 	bl	8005960 <__malloc_lock>
 800588e:	f8d8 3000 	ldr.w	r3, [r8]
 8005892:	461c      	mov	r4, r3
 8005894:	bb44      	cbnz	r4, 80058e8 <_malloc_r+0x88>
 8005896:	4629      	mov	r1, r5
 8005898:	4630      	mov	r0, r6
 800589a:	f7ff ffbf 	bl	800581c <sbrk_aligned>
 800589e:	1c43      	adds	r3, r0, #1
 80058a0:	4604      	mov	r4, r0
 80058a2:	d158      	bne.n	8005956 <_malloc_r+0xf6>
 80058a4:	f8d8 4000 	ldr.w	r4, [r8]
 80058a8:	4627      	mov	r7, r4
 80058aa:	2f00      	cmp	r7, #0
 80058ac:	d143      	bne.n	8005936 <_malloc_r+0xd6>
 80058ae:	2c00      	cmp	r4, #0
 80058b0:	d04b      	beq.n	800594a <_malloc_r+0xea>
 80058b2:	6823      	ldr	r3, [r4, #0]
 80058b4:	4639      	mov	r1, r7
 80058b6:	4630      	mov	r0, r6
 80058b8:	eb04 0903 	add.w	r9, r4, r3
 80058bc:	f000 fe92 	bl	80065e4 <_sbrk_r>
 80058c0:	4581      	cmp	r9, r0
 80058c2:	d142      	bne.n	800594a <_malloc_r+0xea>
 80058c4:	6821      	ldr	r1, [r4, #0]
 80058c6:	1a6d      	subs	r5, r5, r1
 80058c8:	4629      	mov	r1, r5
 80058ca:	4630      	mov	r0, r6
 80058cc:	f7ff ffa6 	bl	800581c <sbrk_aligned>
 80058d0:	3001      	adds	r0, #1
 80058d2:	d03a      	beq.n	800594a <_malloc_r+0xea>
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	442b      	add	r3, r5
 80058d8:	6023      	str	r3, [r4, #0]
 80058da:	f8d8 3000 	ldr.w	r3, [r8]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	bb62      	cbnz	r2, 800593c <_malloc_r+0xdc>
 80058e2:	f8c8 7000 	str.w	r7, [r8]
 80058e6:	e00f      	b.n	8005908 <_malloc_r+0xa8>
 80058e8:	6822      	ldr	r2, [r4, #0]
 80058ea:	1b52      	subs	r2, r2, r5
 80058ec:	d420      	bmi.n	8005930 <_malloc_r+0xd0>
 80058ee:	2a0b      	cmp	r2, #11
 80058f0:	d917      	bls.n	8005922 <_malloc_r+0xc2>
 80058f2:	1961      	adds	r1, r4, r5
 80058f4:	42a3      	cmp	r3, r4
 80058f6:	6025      	str	r5, [r4, #0]
 80058f8:	bf18      	it	ne
 80058fa:	6059      	strne	r1, [r3, #4]
 80058fc:	6863      	ldr	r3, [r4, #4]
 80058fe:	bf08      	it	eq
 8005900:	f8c8 1000 	streq.w	r1, [r8]
 8005904:	5162      	str	r2, [r4, r5]
 8005906:	604b      	str	r3, [r1, #4]
 8005908:	4630      	mov	r0, r6
 800590a:	f000 f82f 	bl	800596c <__malloc_unlock>
 800590e:	f104 000b 	add.w	r0, r4, #11
 8005912:	1d23      	adds	r3, r4, #4
 8005914:	f020 0007 	bic.w	r0, r0, #7
 8005918:	1ac2      	subs	r2, r0, r3
 800591a:	bf1c      	itt	ne
 800591c:	1a1b      	subne	r3, r3, r0
 800591e:	50a3      	strne	r3, [r4, r2]
 8005920:	e7af      	b.n	8005882 <_malloc_r+0x22>
 8005922:	6862      	ldr	r2, [r4, #4]
 8005924:	42a3      	cmp	r3, r4
 8005926:	bf0c      	ite	eq
 8005928:	f8c8 2000 	streq.w	r2, [r8]
 800592c:	605a      	strne	r2, [r3, #4]
 800592e:	e7eb      	b.n	8005908 <_malloc_r+0xa8>
 8005930:	4623      	mov	r3, r4
 8005932:	6864      	ldr	r4, [r4, #4]
 8005934:	e7ae      	b.n	8005894 <_malloc_r+0x34>
 8005936:	463c      	mov	r4, r7
 8005938:	687f      	ldr	r7, [r7, #4]
 800593a:	e7b6      	b.n	80058aa <_malloc_r+0x4a>
 800593c:	461a      	mov	r2, r3
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	42a3      	cmp	r3, r4
 8005942:	d1fb      	bne.n	800593c <_malloc_r+0xdc>
 8005944:	2300      	movs	r3, #0
 8005946:	6053      	str	r3, [r2, #4]
 8005948:	e7de      	b.n	8005908 <_malloc_r+0xa8>
 800594a:	230c      	movs	r3, #12
 800594c:	6033      	str	r3, [r6, #0]
 800594e:	4630      	mov	r0, r6
 8005950:	f000 f80c 	bl	800596c <__malloc_unlock>
 8005954:	e794      	b.n	8005880 <_malloc_r+0x20>
 8005956:	6005      	str	r5, [r0, #0]
 8005958:	e7d6      	b.n	8005908 <_malloc_r+0xa8>
 800595a:	bf00      	nop
 800595c:	200003a0 	.word	0x200003a0

08005960 <__malloc_lock>:
 8005960:	4801      	ldr	r0, [pc, #4]	@ (8005968 <__malloc_lock+0x8>)
 8005962:	f000 be8c 	b.w	800667e <__retarget_lock_acquire_recursive>
 8005966:	bf00      	nop
 8005968:	200004e4 	.word	0x200004e4

0800596c <__malloc_unlock>:
 800596c:	4801      	ldr	r0, [pc, #4]	@ (8005974 <__malloc_unlock+0x8>)
 800596e:	f000 be87 	b.w	8006680 <__retarget_lock_release_recursive>
 8005972:	bf00      	nop
 8005974:	200004e4 	.word	0x200004e4

08005978 <__cvt>:
 8005978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800597c:	ec57 6b10 	vmov	r6, r7, d0
 8005980:	2f00      	cmp	r7, #0
 8005982:	460c      	mov	r4, r1
 8005984:	4619      	mov	r1, r3
 8005986:	463b      	mov	r3, r7
 8005988:	bfbb      	ittet	lt
 800598a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800598e:	461f      	movlt	r7, r3
 8005990:	2300      	movge	r3, #0
 8005992:	232d      	movlt	r3, #45	@ 0x2d
 8005994:	700b      	strb	r3, [r1, #0]
 8005996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005998:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800599c:	4691      	mov	r9, r2
 800599e:	f023 0820 	bic.w	r8, r3, #32
 80059a2:	bfbc      	itt	lt
 80059a4:	4632      	movlt	r2, r6
 80059a6:	4616      	movlt	r6, r2
 80059a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059ac:	d005      	beq.n	80059ba <__cvt+0x42>
 80059ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059b2:	d100      	bne.n	80059b6 <__cvt+0x3e>
 80059b4:	3401      	adds	r4, #1
 80059b6:	2102      	movs	r1, #2
 80059b8:	e000      	b.n	80059bc <__cvt+0x44>
 80059ba:	2103      	movs	r1, #3
 80059bc:	ab03      	add	r3, sp, #12
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	ab02      	add	r3, sp, #8
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	ec47 6b10 	vmov	d0, r6, r7
 80059c8:	4653      	mov	r3, sl
 80059ca:	4622      	mov	r2, r4
 80059cc:	f000 fee4 	bl	8006798 <_dtoa_r>
 80059d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059d4:	4605      	mov	r5, r0
 80059d6:	d119      	bne.n	8005a0c <__cvt+0x94>
 80059d8:	f019 0f01 	tst.w	r9, #1
 80059dc:	d00e      	beq.n	80059fc <__cvt+0x84>
 80059de:	eb00 0904 	add.w	r9, r0, r4
 80059e2:	2200      	movs	r2, #0
 80059e4:	2300      	movs	r3, #0
 80059e6:	4630      	mov	r0, r6
 80059e8:	4639      	mov	r1, r7
 80059ea:	f7fb f875 	bl	8000ad8 <__aeabi_dcmpeq>
 80059ee:	b108      	cbz	r0, 80059f4 <__cvt+0x7c>
 80059f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80059f4:	2230      	movs	r2, #48	@ 0x30
 80059f6:	9b03      	ldr	r3, [sp, #12]
 80059f8:	454b      	cmp	r3, r9
 80059fa:	d31e      	bcc.n	8005a3a <__cvt+0xc2>
 80059fc:	9b03      	ldr	r3, [sp, #12]
 80059fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a00:	1b5b      	subs	r3, r3, r5
 8005a02:	4628      	mov	r0, r5
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	b004      	add	sp, #16
 8005a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a10:	eb00 0904 	add.w	r9, r0, r4
 8005a14:	d1e5      	bne.n	80059e2 <__cvt+0x6a>
 8005a16:	7803      	ldrb	r3, [r0, #0]
 8005a18:	2b30      	cmp	r3, #48	@ 0x30
 8005a1a:	d10a      	bne.n	8005a32 <__cvt+0xba>
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	2300      	movs	r3, #0
 8005a20:	4630      	mov	r0, r6
 8005a22:	4639      	mov	r1, r7
 8005a24:	f7fb f858 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a28:	b918      	cbnz	r0, 8005a32 <__cvt+0xba>
 8005a2a:	f1c4 0401 	rsb	r4, r4, #1
 8005a2e:	f8ca 4000 	str.w	r4, [sl]
 8005a32:	f8da 3000 	ldr.w	r3, [sl]
 8005a36:	4499      	add	r9, r3
 8005a38:	e7d3      	b.n	80059e2 <__cvt+0x6a>
 8005a3a:	1c59      	adds	r1, r3, #1
 8005a3c:	9103      	str	r1, [sp, #12]
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	e7d9      	b.n	80059f6 <__cvt+0x7e>

08005a42 <__exponent>:
 8005a42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a44:	2900      	cmp	r1, #0
 8005a46:	bfba      	itte	lt
 8005a48:	4249      	neglt	r1, r1
 8005a4a:	232d      	movlt	r3, #45	@ 0x2d
 8005a4c:	232b      	movge	r3, #43	@ 0x2b
 8005a4e:	2909      	cmp	r1, #9
 8005a50:	7002      	strb	r2, [r0, #0]
 8005a52:	7043      	strb	r3, [r0, #1]
 8005a54:	dd29      	ble.n	8005aaa <__exponent+0x68>
 8005a56:	f10d 0307 	add.w	r3, sp, #7
 8005a5a:	461d      	mov	r5, r3
 8005a5c:	270a      	movs	r7, #10
 8005a5e:	461a      	mov	r2, r3
 8005a60:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a64:	fb07 1416 	mls	r4, r7, r6, r1
 8005a68:	3430      	adds	r4, #48	@ 0x30
 8005a6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a6e:	460c      	mov	r4, r1
 8005a70:	2c63      	cmp	r4, #99	@ 0x63
 8005a72:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a76:	4631      	mov	r1, r6
 8005a78:	dcf1      	bgt.n	8005a5e <__exponent+0x1c>
 8005a7a:	3130      	adds	r1, #48	@ 0x30
 8005a7c:	1e94      	subs	r4, r2, #2
 8005a7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a82:	1c41      	adds	r1, r0, #1
 8005a84:	4623      	mov	r3, r4
 8005a86:	42ab      	cmp	r3, r5
 8005a88:	d30a      	bcc.n	8005aa0 <__exponent+0x5e>
 8005a8a:	f10d 0309 	add.w	r3, sp, #9
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	42ac      	cmp	r4, r5
 8005a92:	bf88      	it	hi
 8005a94:	2300      	movhi	r3, #0
 8005a96:	3302      	adds	r3, #2
 8005a98:	4403      	add	r3, r0
 8005a9a:	1a18      	subs	r0, r3, r0
 8005a9c:	b003      	add	sp, #12
 8005a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005aa0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005aa4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005aa8:	e7ed      	b.n	8005a86 <__exponent+0x44>
 8005aaa:	2330      	movs	r3, #48	@ 0x30
 8005aac:	3130      	adds	r1, #48	@ 0x30
 8005aae:	7083      	strb	r3, [r0, #2]
 8005ab0:	70c1      	strb	r1, [r0, #3]
 8005ab2:	1d03      	adds	r3, r0, #4
 8005ab4:	e7f1      	b.n	8005a9a <__exponent+0x58>
	...

08005ab8 <_printf_float>:
 8005ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005abc:	b08d      	sub	sp, #52	@ 0x34
 8005abe:	460c      	mov	r4, r1
 8005ac0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005ac4:	4616      	mov	r6, r2
 8005ac6:	461f      	mov	r7, r3
 8005ac8:	4605      	mov	r5, r0
 8005aca:	f000 fd3f 	bl	800654c <_localeconv_r>
 8005ace:	6803      	ldr	r3, [r0, #0]
 8005ad0:	9304      	str	r3, [sp, #16]
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7fa fbd4 	bl	8000280 <strlen>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	930a      	str	r3, [sp, #40]	@ 0x28
 8005adc:	f8d8 3000 	ldr.w	r3, [r8]
 8005ae0:	9005      	str	r0, [sp, #20]
 8005ae2:	3307      	adds	r3, #7
 8005ae4:	f023 0307 	bic.w	r3, r3, #7
 8005ae8:	f103 0208 	add.w	r2, r3, #8
 8005aec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005af0:	f8d4 b000 	ldr.w	fp, [r4]
 8005af4:	f8c8 2000 	str.w	r2, [r8]
 8005af8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005afc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b00:	9307      	str	r3, [sp, #28]
 8005b02:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b0e:	4b9c      	ldr	r3, [pc, #624]	@ (8005d80 <_printf_float+0x2c8>)
 8005b10:	f04f 32ff 	mov.w	r2, #4294967295
 8005b14:	f7fb f812 	bl	8000b3c <__aeabi_dcmpun>
 8005b18:	bb70      	cbnz	r0, 8005b78 <_printf_float+0xc0>
 8005b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b1e:	4b98      	ldr	r3, [pc, #608]	@ (8005d80 <_printf_float+0x2c8>)
 8005b20:	f04f 32ff 	mov.w	r2, #4294967295
 8005b24:	f7fa ffec 	bl	8000b00 <__aeabi_dcmple>
 8005b28:	bb30      	cbnz	r0, 8005b78 <_printf_float+0xc0>
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	4640      	mov	r0, r8
 8005b30:	4649      	mov	r1, r9
 8005b32:	f7fa ffdb 	bl	8000aec <__aeabi_dcmplt>
 8005b36:	b110      	cbz	r0, 8005b3e <_printf_float+0x86>
 8005b38:	232d      	movs	r3, #45	@ 0x2d
 8005b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b3e:	4a91      	ldr	r2, [pc, #580]	@ (8005d84 <_printf_float+0x2cc>)
 8005b40:	4b91      	ldr	r3, [pc, #580]	@ (8005d88 <_printf_float+0x2d0>)
 8005b42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b46:	bf94      	ite	ls
 8005b48:	4690      	movls	r8, r2
 8005b4a:	4698      	movhi	r8, r3
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	6123      	str	r3, [r4, #16]
 8005b50:	f02b 0304 	bic.w	r3, fp, #4
 8005b54:	6023      	str	r3, [r4, #0]
 8005b56:	f04f 0900 	mov.w	r9, #0
 8005b5a:	9700      	str	r7, [sp, #0]
 8005b5c:	4633      	mov	r3, r6
 8005b5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b60:	4621      	mov	r1, r4
 8005b62:	4628      	mov	r0, r5
 8005b64:	f000 f9d2 	bl	8005f0c <_printf_common>
 8005b68:	3001      	adds	r0, #1
 8005b6a:	f040 808d 	bne.w	8005c88 <_printf_float+0x1d0>
 8005b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b72:	b00d      	add	sp, #52	@ 0x34
 8005b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b78:	4642      	mov	r2, r8
 8005b7a:	464b      	mov	r3, r9
 8005b7c:	4640      	mov	r0, r8
 8005b7e:	4649      	mov	r1, r9
 8005b80:	f7fa ffdc 	bl	8000b3c <__aeabi_dcmpun>
 8005b84:	b140      	cbz	r0, 8005b98 <_printf_float+0xe0>
 8005b86:	464b      	mov	r3, r9
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	bfbc      	itt	lt
 8005b8c:	232d      	movlt	r3, #45	@ 0x2d
 8005b8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b92:	4a7e      	ldr	r2, [pc, #504]	@ (8005d8c <_printf_float+0x2d4>)
 8005b94:	4b7e      	ldr	r3, [pc, #504]	@ (8005d90 <_printf_float+0x2d8>)
 8005b96:	e7d4      	b.n	8005b42 <_printf_float+0x8a>
 8005b98:	6863      	ldr	r3, [r4, #4]
 8005b9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b9e:	9206      	str	r2, [sp, #24]
 8005ba0:	1c5a      	adds	r2, r3, #1
 8005ba2:	d13b      	bne.n	8005c1c <_printf_float+0x164>
 8005ba4:	2306      	movs	r3, #6
 8005ba6:	6063      	str	r3, [r4, #4]
 8005ba8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005bac:	2300      	movs	r3, #0
 8005bae:	6022      	str	r2, [r4, #0]
 8005bb0:	9303      	str	r3, [sp, #12]
 8005bb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005bb8:	ab09      	add	r3, sp, #36	@ 0x24
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	6861      	ldr	r1, [r4, #4]
 8005bbe:	ec49 8b10 	vmov	d0, r8, r9
 8005bc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	f7ff fed6 	bl	8005978 <__cvt>
 8005bcc:	9b06      	ldr	r3, [sp, #24]
 8005bce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bd0:	2b47      	cmp	r3, #71	@ 0x47
 8005bd2:	4680      	mov	r8, r0
 8005bd4:	d129      	bne.n	8005c2a <_printf_float+0x172>
 8005bd6:	1cc8      	adds	r0, r1, #3
 8005bd8:	db02      	blt.n	8005be0 <_printf_float+0x128>
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	4299      	cmp	r1, r3
 8005bde:	dd41      	ble.n	8005c64 <_printf_float+0x1ac>
 8005be0:	f1aa 0a02 	sub.w	sl, sl, #2
 8005be4:	fa5f fa8a 	uxtb.w	sl, sl
 8005be8:	3901      	subs	r1, #1
 8005bea:	4652      	mov	r2, sl
 8005bec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005bf0:	9109      	str	r1, [sp, #36]	@ 0x24
 8005bf2:	f7ff ff26 	bl	8005a42 <__exponent>
 8005bf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bf8:	1813      	adds	r3, r2, r0
 8005bfa:	2a01      	cmp	r2, #1
 8005bfc:	4681      	mov	r9, r0
 8005bfe:	6123      	str	r3, [r4, #16]
 8005c00:	dc02      	bgt.n	8005c08 <_printf_float+0x150>
 8005c02:	6822      	ldr	r2, [r4, #0]
 8005c04:	07d2      	lsls	r2, r2, #31
 8005c06:	d501      	bpl.n	8005c0c <_printf_float+0x154>
 8005c08:	3301      	adds	r3, #1
 8005c0a:	6123      	str	r3, [r4, #16]
 8005c0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d0a2      	beq.n	8005b5a <_printf_float+0xa2>
 8005c14:	232d      	movs	r3, #45	@ 0x2d
 8005c16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c1a:	e79e      	b.n	8005b5a <_printf_float+0xa2>
 8005c1c:	9a06      	ldr	r2, [sp, #24]
 8005c1e:	2a47      	cmp	r2, #71	@ 0x47
 8005c20:	d1c2      	bne.n	8005ba8 <_printf_float+0xf0>
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1c0      	bne.n	8005ba8 <_printf_float+0xf0>
 8005c26:	2301      	movs	r3, #1
 8005c28:	e7bd      	b.n	8005ba6 <_printf_float+0xee>
 8005c2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c2e:	d9db      	bls.n	8005be8 <_printf_float+0x130>
 8005c30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c34:	d118      	bne.n	8005c68 <_printf_float+0x1b0>
 8005c36:	2900      	cmp	r1, #0
 8005c38:	6863      	ldr	r3, [r4, #4]
 8005c3a:	dd0b      	ble.n	8005c54 <_printf_float+0x19c>
 8005c3c:	6121      	str	r1, [r4, #16]
 8005c3e:	b913      	cbnz	r3, 8005c46 <_printf_float+0x18e>
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	07d0      	lsls	r0, r2, #31
 8005c44:	d502      	bpl.n	8005c4c <_printf_float+0x194>
 8005c46:	3301      	adds	r3, #1
 8005c48:	440b      	add	r3, r1
 8005c4a:	6123      	str	r3, [r4, #16]
 8005c4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c4e:	f04f 0900 	mov.w	r9, #0
 8005c52:	e7db      	b.n	8005c0c <_printf_float+0x154>
 8005c54:	b913      	cbnz	r3, 8005c5c <_printf_float+0x1a4>
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	07d2      	lsls	r2, r2, #31
 8005c5a:	d501      	bpl.n	8005c60 <_printf_float+0x1a8>
 8005c5c:	3302      	adds	r3, #2
 8005c5e:	e7f4      	b.n	8005c4a <_printf_float+0x192>
 8005c60:	2301      	movs	r3, #1
 8005c62:	e7f2      	b.n	8005c4a <_printf_float+0x192>
 8005c64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c6a:	4299      	cmp	r1, r3
 8005c6c:	db05      	blt.n	8005c7a <_printf_float+0x1c2>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	6121      	str	r1, [r4, #16]
 8005c72:	07d8      	lsls	r0, r3, #31
 8005c74:	d5ea      	bpl.n	8005c4c <_printf_float+0x194>
 8005c76:	1c4b      	adds	r3, r1, #1
 8005c78:	e7e7      	b.n	8005c4a <_printf_float+0x192>
 8005c7a:	2900      	cmp	r1, #0
 8005c7c:	bfd4      	ite	le
 8005c7e:	f1c1 0202 	rsble	r2, r1, #2
 8005c82:	2201      	movgt	r2, #1
 8005c84:	4413      	add	r3, r2
 8005c86:	e7e0      	b.n	8005c4a <_printf_float+0x192>
 8005c88:	6823      	ldr	r3, [r4, #0]
 8005c8a:	055a      	lsls	r2, r3, #21
 8005c8c:	d407      	bmi.n	8005c9e <_printf_float+0x1e6>
 8005c8e:	6923      	ldr	r3, [r4, #16]
 8005c90:	4642      	mov	r2, r8
 8005c92:	4631      	mov	r1, r6
 8005c94:	4628      	mov	r0, r5
 8005c96:	47b8      	blx	r7
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d12b      	bne.n	8005cf4 <_printf_float+0x23c>
 8005c9c:	e767      	b.n	8005b6e <_printf_float+0xb6>
 8005c9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ca2:	f240 80dd 	bls.w	8005e60 <_printf_float+0x3a8>
 8005ca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005caa:	2200      	movs	r2, #0
 8005cac:	2300      	movs	r3, #0
 8005cae:	f7fa ff13 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d033      	beq.n	8005d1e <_printf_float+0x266>
 8005cb6:	4a37      	ldr	r2, [pc, #220]	@ (8005d94 <_printf_float+0x2dc>)
 8005cb8:	2301      	movs	r3, #1
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	f43f af54 	beq.w	8005b6e <_printf_float+0xb6>
 8005cc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cca:	4543      	cmp	r3, r8
 8005ccc:	db02      	blt.n	8005cd4 <_printf_float+0x21c>
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	07d8      	lsls	r0, r3, #31
 8005cd2:	d50f      	bpl.n	8005cf4 <_printf_float+0x23c>
 8005cd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cd8:	4631      	mov	r1, r6
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b8      	blx	r7
 8005cde:	3001      	adds	r0, #1
 8005ce0:	f43f af45 	beq.w	8005b6e <_printf_float+0xb6>
 8005ce4:	f04f 0900 	mov.w	r9, #0
 8005ce8:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cec:	f104 0a1a 	add.w	sl, r4, #26
 8005cf0:	45c8      	cmp	r8, r9
 8005cf2:	dc09      	bgt.n	8005d08 <_printf_float+0x250>
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	079b      	lsls	r3, r3, #30
 8005cf8:	f100 8103 	bmi.w	8005f02 <_printf_float+0x44a>
 8005cfc:	68e0      	ldr	r0, [r4, #12]
 8005cfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d00:	4298      	cmp	r0, r3
 8005d02:	bfb8      	it	lt
 8005d04:	4618      	movlt	r0, r3
 8005d06:	e734      	b.n	8005b72 <_printf_float+0xba>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	4652      	mov	r2, sl
 8005d0c:	4631      	mov	r1, r6
 8005d0e:	4628      	mov	r0, r5
 8005d10:	47b8      	blx	r7
 8005d12:	3001      	adds	r0, #1
 8005d14:	f43f af2b 	beq.w	8005b6e <_printf_float+0xb6>
 8005d18:	f109 0901 	add.w	r9, r9, #1
 8005d1c:	e7e8      	b.n	8005cf0 <_printf_float+0x238>
 8005d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	dc39      	bgt.n	8005d98 <_printf_float+0x2e0>
 8005d24:	4a1b      	ldr	r2, [pc, #108]	@ (8005d94 <_printf_float+0x2dc>)
 8005d26:	2301      	movs	r3, #1
 8005d28:	4631      	mov	r1, r6
 8005d2a:	4628      	mov	r0, r5
 8005d2c:	47b8      	blx	r7
 8005d2e:	3001      	adds	r0, #1
 8005d30:	f43f af1d 	beq.w	8005b6e <_printf_float+0xb6>
 8005d34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d38:	ea59 0303 	orrs.w	r3, r9, r3
 8005d3c:	d102      	bne.n	8005d44 <_printf_float+0x28c>
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	07d9      	lsls	r1, r3, #31
 8005d42:	d5d7      	bpl.n	8005cf4 <_printf_float+0x23c>
 8005d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d48:	4631      	mov	r1, r6
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	47b8      	blx	r7
 8005d4e:	3001      	adds	r0, #1
 8005d50:	f43f af0d 	beq.w	8005b6e <_printf_float+0xb6>
 8005d54:	f04f 0a00 	mov.w	sl, #0
 8005d58:	f104 0b1a 	add.w	fp, r4, #26
 8005d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d5e:	425b      	negs	r3, r3
 8005d60:	4553      	cmp	r3, sl
 8005d62:	dc01      	bgt.n	8005d68 <_printf_float+0x2b0>
 8005d64:	464b      	mov	r3, r9
 8005d66:	e793      	b.n	8005c90 <_printf_float+0x1d8>
 8005d68:	2301      	movs	r3, #1
 8005d6a:	465a      	mov	r2, fp
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	4628      	mov	r0, r5
 8005d70:	47b8      	blx	r7
 8005d72:	3001      	adds	r0, #1
 8005d74:	f43f aefb 	beq.w	8005b6e <_printf_float+0xb6>
 8005d78:	f10a 0a01 	add.w	sl, sl, #1
 8005d7c:	e7ee      	b.n	8005d5c <_printf_float+0x2a4>
 8005d7e:	bf00      	nop
 8005d80:	7fefffff 	.word	0x7fefffff
 8005d84:	080085c0 	.word	0x080085c0
 8005d88:	080085c4 	.word	0x080085c4
 8005d8c:	080085c8 	.word	0x080085c8
 8005d90:	080085cc 	.word	0x080085cc
 8005d94:	080085d0 	.word	0x080085d0
 8005d98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d9e:	4553      	cmp	r3, sl
 8005da0:	bfa8      	it	ge
 8005da2:	4653      	movge	r3, sl
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	4699      	mov	r9, r3
 8005da8:	dc36      	bgt.n	8005e18 <_printf_float+0x360>
 8005daa:	f04f 0b00 	mov.w	fp, #0
 8005dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005db2:	f104 021a 	add.w	r2, r4, #26
 8005db6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005db8:	9306      	str	r3, [sp, #24]
 8005dba:	eba3 0309 	sub.w	r3, r3, r9
 8005dbe:	455b      	cmp	r3, fp
 8005dc0:	dc31      	bgt.n	8005e26 <_printf_float+0x36e>
 8005dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc4:	459a      	cmp	sl, r3
 8005dc6:	dc3a      	bgt.n	8005e3e <_printf_float+0x386>
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	07da      	lsls	r2, r3, #31
 8005dcc:	d437      	bmi.n	8005e3e <_printf_float+0x386>
 8005dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dd0:	ebaa 0903 	sub.w	r9, sl, r3
 8005dd4:	9b06      	ldr	r3, [sp, #24]
 8005dd6:	ebaa 0303 	sub.w	r3, sl, r3
 8005dda:	4599      	cmp	r9, r3
 8005ddc:	bfa8      	it	ge
 8005dde:	4699      	movge	r9, r3
 8005de0:	f1b9 0f00 	cmp.w	r9, #0
 8005de4:	dc33      	bgt.n	8005e4e <_printf_float+0x396>
 8005de6:	f04f 0800 	mov.w	r8, #0
 8005dea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dee:	f104 0b1a 	add.w	fp, r4, #26
 8005df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df4:	ebaa 0303 	sub.w	r3, sl, r3
 8005df8:	eba3 0309 	sub.w	r3, r3, r9
 8005dfc:	4543      	cmp	r3, r8
 8005dfe:	f77f af79 	ble.w	8005cf4 <_printf_float+0x23c>
 8005e02:	2301      	movs	r3, #1
 8005e04:	465a      	mov	r2, fp
 8005e06:	4631      	mov	r1, r6
 8005e08:	4628      	mov	r0, r5
 8005e0a:	47b8      	blx	r7
 8005e0c:	3001      	adds	r0, #1
 8005e0e:	f43f aeae 	beq.w	8005b6e <_printf_float+0xb6>
 8005e12:	f108 0801 	add.w	r8, r8, #1
 8005e16:	e7ec      	b.n	8005df2 <_printf_float+0x33a>
 8005e18:	4642      	mov	r2, r8
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	47b8      	blx	r7
 8005e20:	3001      	adds	r0, #1
 8005e22:	d1c2      	bne.n	8005daa <_printf_float+0x2f2>
 8005e24:	e6a3      	b.n	8005b6e <_printf_float+0xb6>
 8005e26:	2301      	movs	r3, #1
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	9206      	str	r2, [sp, #24]
 8005e2e:	47b8      	blx	r7
 8005e30:	3001      	adds	r0, #1
 8005e32:	f43f ae9c 	beq.w	8005b6e <_printf_float+0xb6>
 8005e36:	9a06      	ldr	r2, [sp, #24]
 8005e38:	f10b 0b01 	add.w	fp, fp, #1
 8005e3c:	e7bb      	b.n	8005db6 <_printf_float+0x2fe>
 8005e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	d1c0      	bne.n	8005dce <_printf_float+0x316>
 8005e4c:	e68f      	b.n	8005b6e <_printf_float+0xb6>
 8005e4e:	9a06      	ldr	r2, [sp, #24]
 8005e50:	464b      	mov	r3, r9
 8005e52:	4442      	add	r2, r8
 8005e54:	4631      	mov	r1, r6
 8005e56:	4628      	mov	r0, r5
 8005e58:	47b8      	blx	r7
 8005e5a:	3001      	adds	r0, #1
 8005e5c:	d1c3      	bne.n	8005de6 <_printf_float+0x32e>
 8005e5e:	e686      	b.n	8005b6e <_printf_float+0xb6>
 8005e60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e64:	f1ba 0f01 	cmp.w	sl, #1
 8005e68:	dc01      	bgt.n	8005e6e <_printf_float+0x3b6>
 8005e6a:	07db      	lsls	r3, r3, #31
 8005e6c:	d536      	bpl.n	8005edc <_printf_float+0x424>
 8005e6e:	2301      	movs	r3, #1
 8005e70:	4642      	mov	r2, r8
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f43f ae78 	beq.w	8005b6e <_printf_float+0xb6>
 8005e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e82:	4631      	mov	r1, r6
 8005e84:	4628      	mov	r0, r5
 8005e86:	47b8      	blx	r7
 8005e88:	3001      	adds	r0, #1
 8005e8a:	f43f ae70 	beq.w	8005b6e <_printf_float+0xb6>
 8005e8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e92:	2200      	movs	r2, #0
 8005e94:	2300      	movs	r3, #0
 8005e96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e9a:	f7fa fe1d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e9e:	b9c0      	cbnz	r0, 8005ed2 <_printf_float+0x41a>
 8005ea0:	4653      	mov	r3, sl
 8005ea2:	f108 0201 	add.w	r2, r8, #1
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	d10c      	bne.n	8005eca <_printf_float+0x412>
 8005eb0:	e65d      	b.n	8005b6e <_printf_float+0xb6>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	465a      	mov	r2, fp
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4628      	mov	r0, r5
 8005eba:	47b8      	blx	r7
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	f43f ae56 	beq.w	8005b6e <_printf_float+0xb6>
 8005ec2:	f108 0801 	add.w	r8, r8, #1
 8005ec6:	45d0      	cmp	r8, sl
 8005ec8:	dbf3      	blt.n	8005eb2 <_printf_float+0x3fa>
 8005eca:	464b      	mov	r3, r9
 8005ecc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ed0:	e6df      	b.n	8005c92 <_printf_float+0x1da>
 8005ed2:	f04f 0800 	mov.w	r8, #0
 8005ed6:	f104 0b1a 	add.w	fp, r4, #26
 8005eda:	e7f4      	b.n	8005ec6 <_printf_float+0x40e>
 8005edc:	2301      	movs	r3, #1
 8005ede:	4642      	mov	r2, r8
 8005ee0:	e7e1      	b.n	8005ea6 <_printf_float+0x3ee>
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	464a      	mov	r2, r9
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b8      	blx	r7
 8005eec:	3001      	adds	r0, #1
 8005eee:	f43f ae3e 	beq.w	8005b6e <_printf_float+0xb6>
 8005ef2:	f108 0801 	add.w	r8, r8, #1
 8005ef6:	68e3      	ldr	r3, [r4, #12]
 8005ef8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005efa:	1a5b      	subs	r3, r3, r1
 8005efc:	4543      	cmp	r3, r8
 8005efe:	dcf0      	bgt.n	8005ee2 <_printf_float+0x42a>
 8005f00:	e6fc      	b.n	8005cfc <_printf_float+0x244>
 8005f02:	f04f 0800 	mov.w	r8, #0
 8005f06:	f104 0919 	add.w	r9, r4, #25
 8005f0a:	e7f4      	b.n	8005ef6 <_printf_float+0x43e>

08005f0c <_printf_common>:
 8005f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f10:	4616      	mov	r6, r2
 8005f12:	4698      	mov	r8, r3
 8005f14:	688a      	ldr	r2, [r1, #8]
 8005f16:	690b      	ldr	r3, [r1, #16]
 8005f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	bfb8      	it	lt
 8005f20:	4613      	movlt	r3, r2
 8005f22:	6033      	str	r3, [r6, #0]
 8005f24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f28:	4607      	mov	r7, r0
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	b10a      	cbz	r2, 8005f32 <_printf_common+0x26>
 8005f2e:	3301      	adds	r3, #1
 8005f30:	6033      	str	r3, [r6, #0]
 8005f32:	6823      	ldr	r3, [r4, #0]
 8005f34:	0699      	lsls	r1, r3, #26
 8005f36:	bf42      	ittt	mi
 8005f38:	6833      	ldrmi	r3, [r6, #0]
 8005f3a:	3302      	addmi	r3, #2
 8005f3c:	6033      	strmi	r3, [r6, #0]
 8005f3e:	6825      	ldr	r5, [r4, #0]
 8005f40:	f015 0506 	ands.w	r5, r5, #6
 8005f44:	d106      	bne.n	8005f54 <_printf_common+0x48>
 8005f46:	f104 0a19 	add.w	sl, r4, #25
 8005f4a:	68e3      	ldr	r3, [r4, #12]
 8005f4c:	6832      	ldr	r2, [r6, #0]
 8005f4e:	1a9b      	subs	r3, r3, r2
 8005f50:	42ab      	cmp	r3, r5
 8005f52:	dc26      	bgt.n	8005fa2 <_printf_common+0x96>
 8005f54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f58:	6822      	ldr	r2, [r4, #0]
 8005f5a:	3b00      	subs	r3, #0
 8005f5c:	bf18      	it	ne
 8005f5e:	2301      	movne	r3, #1
 8005f60:	0692      	lsls	r2, r2, #26
 8005f62:	d42b      	bmi.n	8005fbc <_printf_common+0xb0>
 8005f64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f68:	4641      	mov	r1, r8
 8005f6a:	4638      	mov	r0, r7
 8005f6c:	47c8      	blx	r9
 8005f6e:	3001      	adds	r0, #1
 8005f70:	d01e      	beq.n	8005fb0 <_printf_common+0xa4>
 8005f72:	6823      	ldr	r3, [r4, #0]
 8005f74:	6922      	ldr	r2, [r4, #16]
 8005f76:	f003 0306 	and.w	r3, r3, #6
 8005f7a:	2b04      	cmp	r3, #4
 8005f7c:	bf02      	ittt	eq
 8005f7e:	68e5      	ldreq	r5, [r4, #12]
 8005f80:	6833      	ldreq	r3, [r6, #0]
 8005f82:	1aed      	subeq	r5, r5, r3
 8005f84:	68a3      	ldr	r3, [r4, #8]
 8005f86:	bf0c      	ite	eq
 8005f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f8c:	2500      	movne	r5, #0
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	bfc4      	itt	gt
 8005f92:	1a9b      	subgt	r3, r3, r2
 8005f94:	18ed      	addgt	r5, r5, r3
 8005f96:	2600      	movs	r6, #0
 8005f98:	341a      	adds	r4, #26
 8005f9a:	42b5      	cmp	r5, r6
 8005f9c:	d11a      	bne.n	8005fd4 <_printf_common+0xc8>
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	e008      	b.n	8005fb4 <_printf_common+0xa8>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	4652      	mov	r2, sl
 8005fa6:	4641      	mov	r1, r8
 8005fa8:	4638      	mov	r0, r7
 8005faa:	47c8      	blx	r9
 8005fac:	3001      	adds	r0, #1
 8005fae:	d103      	bne.n	8005fb8 <_printf_common+0xac>
 8005fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb8:	3501      	adds	r5, #1
 8005fba:	e7c6      	b.n	8005f4a <_printf_common+0x3e>
 8005fbc:	18e1      	adds	r1, r4, r3
 8005fbe:	1c5a      	adds	r2, r3, #1
 8005fc0:	2030      	movs	r0, #48	@ 0x30
 8005fc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fc6:	4422      	add	r2, r4
 8005fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fd0:	3302      	adds	r3, #2
 8005fd2:	e7c7      	b.n	8005f64 <_printf_common+0x58>
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	4622      	mov	r2, r4
 8005fd8:	4641      	mov	r1, r8
 8005fda:	4638      	mov	r0, r7
 8005fdc:	47c8      	blx	r9
 8005fde:	3001      	adds	r0, #1
 8005fe0:	d0e6      	beq.n	8005fb0 <_printf_common+0xa4>
 8005fe2:	3601      	adds	r6, #1
 8005fe4:	e7d9      	b.n	8005f9a <_printf_common+0x8e>
	...

08005fe8 <_printf_i>:
 8005fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fec:	7e0f      	ldrb	r7, [r1, #24]
 8005fee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ff0:	2f78      	cmp	r7, #120	@ 0x78
 8005ff2:	4691      	mov	r9, r2
 8005ff4:	4680      	mov	r8, r0
 8005ff6:	460c      	mov	r4, r1
 8005ff8:	469a      	mov	sl, r3
 8005ffa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ffe:	d807      	bhi.n	8006010 <_printf_i+0x28>
 8006000:	2f62      	cmp	r7, #98	@ 0x62
 8006002:	d80a      	bhi.n	800601a <_printf_i+0x32>
 8006004:	2f00      	cmp	r7, #0
 8006006:	f000 80d2 	beq.w	80061ae <_printf_i+0x1c6>
 800600a:	2f58      	cmp	r7, #88	@ 0x58
 800600c:	f000 80b9 	beq.w	8006182 <_printf_i+0x19a>
 8006010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006018:	e03a      	b.n	8006090 <_printf_i+0xa8>
 800601a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800601e:	2b15      	cmp	r3, #21
 8006020:	d8f6      	bhi.n	8006010 <_printf_i+0x28>
 8006022:	a101      	add	r1, pc, #4	@ (adr r1, 8006028 <_printf_i+0x40>)
 8006024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006028:	08006081 	.word	0x08006081
 800602c:	08006095 	.word	0x08006095
 8006030:	08006011 	.word	0x08006011
 8006034:	08006011 	.word	0x08006011
 8006038:	08006011 	.word	0x08006011
 800603c:	08006011 	.word	0x08006011
 8006040:	08006095 	.word	0x08006095
 8006044:	08006011 	.word	0x08006011
 8006048:	08006011 	.word	0x08006011
 800604c:	08006011 	.word	0x08006011
 8006050:	08006011 	.word	0x08006011
 8006054:	08006195 	.word	0x08006195
 8006058:	080060bf 	.word	0x080060bf
 800605c:	0800614f 	.word	0x0800614f
 8006060:	08006011 	.word	0x08006011
 8006064:	08006011 	.word	0x08006011
 8006068:	080061b7 	.word	0x080061b7
 800606c:	08006011 	.word	0x08006011
 8006070:	080060bf 	.word	0x080060bf
 8006074:	08006011 	.word	0x08006011
 8006078:	08006011 	.word	0x08006011
 800607c:	08006157 	.word	0x08006157
 8006080:	6833      	ldr	r3, [r6, #0]
 8006082:	1d1a      	adds	r2, r3, #4
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6032      	str	r2, [r6, #0]
 8006088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800608c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006090:	2301      	movs	r3, #1
 8006092:	e09d      	b.n	80061d0 <_printf_i+0x1e8>
 8006094:	6833      	ldr	r3, [r6, #0]
 8006096:	6820      	ldr	r0, [r4, #0]
 8006098:	1d19      	adds	r1, r3, #4
 800609a:	6031      	str	r1, [r6, #0]
 800609c:	0606      	lsls	r6, r0, #24
 800609e:	d501      	bpl.n	80060a4 <_printf_i+0xbc>
 80060a0:	681d      	ldr	r5, [r3, #0]
 80060a2:	e003      	b.n	80060ac <_printf_i+0xc4>
 80060a4:	0645      	lsls	r5, r0, #25
 80060a6:	d5fb      	bpl.n	80060a0 <_printf_i+0xb8>
 80060a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060ac:	2d00      	cmp	r5, #0
 80060ae:	da03      	bge.n	80060b8 <_printf_i+0xd0>
 80060b0:	232d      	movs	r3, #45	@ 0x2d
 80060b2:	426d      	negs	r5, r5
 80060b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060b8:	4859      	ldr	r0, [pc, #356]	@ (8006220 <_printf_i+0x238>)
 80060ba:	230a      	movs	r3, #10
 80060bc:	e011      	b.n	80060e2 <_printf_i+0xfa>
 80060be:	6821      	ldr	r1, [r4, #0]
 80060c0:	6833      	ldr	r3, [r6, #0]
 80060c2:	0608      	lsls	r0, r1, #24
 80060c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80060c8:	d402      	bmi.n	80060d0 <_printf_i+0xe8>
 80060ca:	0649      	lsls	r1, r1, #25
 80060cc:	bf48      	it	mi
 80060ce:	b2ad      	uxthmi	r5, r5
 80060d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80060d2:	4853      	ldr	r0, [pc, #332]	@ (8006220 <_printf_i+0x238>)
 80060d4:	6033      	str	r3, [r6, #0]
 80060d6:	bf14      	ite	ne
 80060d8:	230a      	movne	r3, #10
 80060da:	2308      	moveq	r3, #8
 80060dc:	2100      	movs	r1, #0
 80060de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060e2:	6866      	ldr	r6, [r4, #4]
 80060e4:	60a6      	str	r6, [r4, #8]
 80060e6:	2e00      	cmp	r6, #0
 80060e8:	bfa2      	ittt	ge
 80060ea:	6821      	ldrge	r1, [r4, #0]
 80060ec:	f021 0104 	bicge.w	r1, r1, #4
 80060f0:	6021      	strge	r1, [r4, #0]
 80060f2:	b90d      	cbnz	r5, 80060f8 <_printf_i+0x110>
 80060f4:	2e00      	cmp	r6, #0
 80060f6:	d04b      	beq.n	8006190 <_printf_i+0x1a8>
 80060f8:	4616      	mov	r6, r2
 80060fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80060fe:	fb03 5711 	mls	r7, r3, r1, r5
 8006102:	5dc7      	ldrb	r7, [r0, r7]
 8006104:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006108:	462f      	mov	r7, r5
 800610a:	42bb      	cmp	r3, r7
 800610c:	460d      	mov	r5, r1
 800610e:	d9f4      	bls.n	80060fa <_printf_i+0x112>
 8006110:	2b08      	cmp	r3, #8
 8006112:	d10b      	bne.n	800612c <_printf_i+0x144>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	07df      	lsls	r7, r3, #31
 8006118:	d508      	bpl.n	800612c <_printf_i+0x144>
 800611a:	6923      	ldr	r3, [r4, #16]
 800611c:	6861      	ldr	r1, [r4, #4]
 800611e:	4299      	cmp	r1, r3
 8006120:	bfde      	ittt	le
 8006122:	2330      	movle	r3, #48	@ 0x30
 8006124:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006128:	f106 36ff 	addle.w	r6, r6, #4294967295
 800612c:	1b92      	subs	r2, r2, r6
 800612e:	6122      	str	r2, [r4, #16]
 8006130:	f8cd a000 	str.w	sl, [sp]
 8006134:	464b      	mov	r3, r9
 8006136:	aa03      	add	r2, sp, #12
 8006138:	4621      	mov	r1, r4
 800613a:	4640      	mov	r0, r8
 800613c:	f7ff fee6 	bl	8005f0c <_printf_common>
 8006140:	3001      	adds	r0, #1
 8006142:	d14a      	bne.n	80061da <_printf_i+0x1f2>
 8006144:	f04f 30ff 	mov.w	r0, #4294967295
 8006148:	b004      	add	sp, #16
 800614a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	f043 0320 	orr.w	r3, r3, #32
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	4833      	ldr	r0, [pc, #204]	@ (8006224 <_printf_i+0x23c>)
 8006158:	2778      	movs	r7, #120	@ 0x78
 800615a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800615e:	6823      	ldr	r3, [r4, #0]
 8006160:	6831      	ldr	r1, [r6, #0]
 8006162:	061f      	lsls	r7, r3, #24
 8006164:	f851 5b04 	ldr.w	r5, [r1], #4
 8006168:	d402      	bmi.n	8006170 <_printf_i+0x188>
 800616a:	065f      	lsls	r7, r3, #25
 800616c:	bf48      	it	mi
 800616e:	b2ad      	uxthmi	r5, r5
 8006170:	6031      	str	r1, [r6, #0]
 8006172:	07d9      	lsls	r1, r3, #31
 8006174:	bf44      	itt	mi
 8006176:	f043 0320 	orrmi.w	r3, r3, #32
 800617a:	6023      	strmi	r3, [r4, #0]
 800617c:	b11d      	cbz	r5, 8006186 <_printf_i+0x19e>
 800617e:	2310      	movs	r3, #16
 8006180:	e7ac      	b.n	80060dc <_printf_i+0xf4>
 8006182:	4827      	ldr	r0, [pc, #156]	@ (8006220 <_printf_i+0x238>)
 8006184:	e7e9      	b.n	800615a <_printf_i+0x172>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	f023 0320 	bic.w	r3, r3, #32
 800618c:	6023      	str	r3, [r4, #0]
 800618e:	e7f6      	b.n	800617e <_printf_i+0x196>
 8006190:	4616      	mov	r6, r2
 8006192:	e7bd      	b.n	8006110 <_printf_i+0x128>
 8006194:	6833      	ldr	r3, [r6, #0]
 8006196:	6825      	ldr	r5, [r4, #0]
 8006198:	6961      	ldr	r1, [r4, #20]
 800619a:	1d18      	adds	r0, r3, #4
 800619c:	6030      	str	r0, [r6, #0]
 800619e:	062e      	lsls	r6, r5, #24
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	d501      	bpl.n	80061a8 <_printf_i+0x1c0>
 80061a4:	6019      	str	r1, [r3, #0]
 80061a6:	e002      	b.n	80061ae <_printf_i+0x1c6>
 80061a8:	0668      	lsls	r0, r5, #25
 80061aa:	d5fb      	bpl.n	80061a4 <_printf_i+0x1bc>
 80061ac:	8019      	strh	r1, [r3, #0]
 80061ae:	2300      	movs	r3, #0
 80061b0:	6123      	str	r3, [r4, #16]
 80061b2:	4616      	mov	r6, r2
 80061b4:	e7bc      	b.n	8006130 <_printf_i+0x148>
 80061b6:	6833      	ldr	r3, [r6, #0]
 80061b8:	1d1a      	adds	r2, r3, #4
 80061ba:	6032      	str	r2, [r6, #0]
 80061bc:	681e      	ldr	r6, [r3, #0]
 80061be:	6862      	ldr	r2, [r4, #4]
 80061c0:	2100      	movs	r1, #0
 80061c2:	4630      	mov	r0, r6
 80061c4:	f7fa f80c 	bl	80001e0 <memchr>
 80061c8:	b108      	cbz	r0, 80061ce <_printf_i+0x1e6>
 80061ca:	1b80      	subs	r0, r0, r6
 80061cc:	6060      	str	r0, [r4, #4]
 80061ce:	6863      	ldr	r3, [r4, #4]
 80061d0:	6123      	str	r3, [r4, #16]
 80061d2:	2300      	movs	r3, #0
 80061d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061d8:	e7aa      	b.n	8006130 <_printf_i+0x148>
 80061da:	6923      	ldr	r3, [r4, #16]
 80061dc:	4632      	mov	r2, r6
 80061de:	4649      	mov	r1, r9
 80061e0:	4640      	mov	r0, r8
 80061e2:	47d0      	blx	sl
 80061e4:	3001      	adds	r0, #1
 80061e6:	d0ad      	beq.n	8006144 <_printf_i+0x15c>
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	079b      	lsls	r3, r3, #30
 80061ec:	d413      	bmi.n	8006216 <_printf_i+0x22e>
 80061ee:	68e0      	ldr	r0, [r4, #12]
 80061f0:	9b03      	ldr	r3, [sp, #12]
 80061f2:	4298      	cmp	r0, r3
 80061f4:	bfb8      	it	lt
 80061f6:	4618      	movlt	r0, r3
 80061f8:	e7a6      	b.n	8006148 <_printf_i+0x160>
 80061fa:	2301      	movs	r3, #1
 80061fc:	4632      	mov	r2, r6
 80061fe:	4649      	mov	r1, r9
 8006200:	4640      	mov	r0, r8
 8006202:	47d0      	blx	sl
 8006204:	3001      	adds	r0, #1
 8006206:	d09d      	beq.n	8006144 <_printf_i+0x15c>
 8006208:	3501      	adds	r5, #1
 800620a:	68e3      	ldr	r3, [r4, #12]
 800620c:	9903      	ldr	r1, [sp, #12]
 800620e:	1a5b      	subs	r3, r3, r1
 8006210:	42ab      	cmp	r3, r5
 8006212:	dcf2      	bgt.n	80061fa <_printf_i+0x212>
 8006214:	e7eb      	b.n	80061ee <_printf_i+0x206>
 8006216:	2500      	movs	r5, #0
 8006218:	f104 0619 	add.w	r6, r4, #25
 800621c:	e7f5      	b.n	800620a <_printf_i+0x222>
 800621e:	bf00      	nop
 8006220:	080085d2 	.word	0x080085d2
 8006224:	080085e3 	.word	0x080085e3

08006228 <std>:
 8006228:	2300      	movs	r3, #0
 800622a:	b510      	push	{r4, lr}
 800622c:	4604      	mov	r4, r0
 800622e:	e9c0 3300 	strd	r3, r3, [r0]
 8006232:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006236:	6083      	str	r3, [r0, #8]
 8006238:	8181      	strh	r1, [r0, #12]
 800623a:	6643      	str	r3, [r0, #100]	@ 0x64
 800623c:	81c2      	strh	r2, [r0, #14]
 800623e:	6183      	str	r3, [r0, #24]
 8006240:	4619      	mov	r1, r3
 8006242:	2208      	movs	r2, #8
 8006244:	305c      	adds	r0, #92	@ 0x5c
 8006246:	f000 f948 	bl	80064da <memset>
 800624a:	4b0d      	ldr	r3, [pc, #52]	@ (8006280 <std+0x58>)
 800624c:	6263      	str	r3, [r4, #36]	@ 0x24
 800624e:	4b0d      	ldr	r3, [pc, #52]	@ (8006284 <std+0x5c>)
 8006250:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006252:	4b0d      	ldr	r3, [pc, #52]	@ (8006288 <std+0x60>)
 8006254:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006256:	4b0d      	ldr	r3, [pc, #52]	@ (800628c <std+0x64>)
 8006258:	6323      	str	r3, [r4, #48]	@ 0x30
 800625a:	4b0d      	ldr	r3, [pc, #52]	@ (8006290 <std+0x68>)
 800625c:	6224      	str	r4, [r4, #32]
 800625e:	429c      	cmp	r4, r3
 8006260:	d006      	beq.n	8006270 <std+0x48>
 8006262:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006266:	4294      	cmp	r4, r2
 8006268:	d002      	beq.n	8006270 <std+0x48>
 800626a:	33d0      	adds	r3, #208	@ 0xd0
 800626c:	429c      	cmp	r4, r3
 800626e:	d105      	bne.n	800627c <std+0x54>
 8006270:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006278:	f000 ba00 	b.w	800667c <__retarget_lock_init_recursive>
 800627c:	bd10      	pop	{r4, pc}
 800627e:	bf00      	nop
 8006280:	08006455 	.word	0x08006455
 8006284:	08006477 	.word	0x08006477
 8006288:	080064af 	.word	0x080064af
 800628c:	080064d3 	.word	0x080064d3
 8006290:	200003a4 	.word	0x200003a4

08006294 <stdio_exit_handler>:
 8006294:	4a02      	ldr	r2, [pc, #8]	@ (80062a0 <stdio_exit_handler+0xc>)
 8006296:	4903      	ldr	r1, [pc, #12]	@ (80062a4 <stdio_exit_handler+0x10>)
 8006298:	4803      	ldr	r0, [pc, #12]	@ (80062a8 <stdio_exit_handler+0x14>)
 800629a:	f000 b869 	b.w	8006370 <_fwalk_sglue>
 800629e:	bf00      	nop
 80062a0:	20000010 	.word	0x20000010
 80062a4:	08007e71 	.word	0x08007e71
 80062a8:	20000020 	.word	0x20000020

080062ac <cleanup_stdio>:
 80062ac:	6841      	ldr	r1, [r0, #4]
 80062ae:	4b0c      	ldr	r3, [pc, #48]	@ (80062e0 <cleanup_stdio+0x34>)
 80062b0:	4299      	cmp	r1, r3
 80062b2:	b510      	push	{r4, lr}
 80062b4:	4604      	mov	r4, r0
 80062b6:	d001      	beq.n	80062bc <cleanup_stdio+0x10>
 80062b8:	f001 fdda 	bl	8007e70 <_fflush_r>
 80062bc:	68a1      	ldr	r1, [r4, #8]
 80062be:	4b09      	ldr	r3, [pc, #36]	@ (80062e4 <cleanup_stdio+0x38>)
 80062c0:	4299      	cmp	r1, r3
 80062c2:	d002      	beq.n	80062ca <cleanup_stdio+0x1e>
 80062c4:	4620      	mov	r0, r4
 80062c6:	f001 fdd3 	bl	8007e70 <_fflush_r>
 80062ca:	68e1      	ldr	r1, [r4, #12]
 80062cc:	4b06      	ldr	r3, [pc, #24]	@ (80062e8 <cleanup_stdio+0x3c>)
 80062ce:	4299      	cmp	r1, r3
 80062d0:	d004      	beq.n	80062dc <cleanup_stdio+0x30>
 80062d2:	4620      	mov	r0, r4
 80062d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062d8:	f001 bdca 	b.w	8007e70 <_fflush_r>
 80062dc:	bd10      	pop	{r4, pc}
 80062de:	bf00      	nop
 80062e0:	200003a4 	.word	0x200003a4
 80062e4:	2000040c 	.word	0x2000040c
 80062e8:	20000474 	.word	0x20000474

080062ec <global_stdio_init.part.0>:
 80062ec:	b510      	push	{r4, lr}
 80062ee:	4b0b      	ldr	r3, [pc, #44]	@ (800631c <global_stdio_init.part.0+0x30>)
 80062f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006320 <global_stdio_init.part.0+0x34>)
 80062f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006324 <global_stdio_init.part.0+0x38>)
 80062f4:	601a      	str	r2, [r3, #0]
 80062f6:	4620      	mov	r0, r4
 80062f8:	2200      	movs	r2, #0
 80062fa:	2104      	movs	r1, #4
 80062fc:	f7ff ff94 	bl	8006228 <std>
 8006300:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006304:	2201      	movs	r2, #1
 8006306:	2109      	movs	r1, #9
 8006308:	f7ff ff8e 	bl	8006228 <std>
 800630c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006310:	2202      	movs	r2, #2
 8006312:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006316:	2112      	movs	r1, #18
 8006318:	f7ff bf86 	b.w	8006228 <std>
 800631c:	200004dc 	.word	0x200004dc
 8006320:	200003a4 	.word	0x200003a4
 8006324:	08006295 	.word	0x08006295

08006328 <__sfp_lock_acquire>:
 8006328:	4801      	ldr	r0, [pc, #4]	@ (8006330 <__sfp_lock_acquire+0x8>)
 800632a:	f000 b9a8 	b.w	800667e <__retarget_lock_acquire_recursive>
 800632e:	bf00      	nop
 8006330:	200004e5 	.word	0x200004e5

08006334 <__sfp_lock_release>:
 8006334:	4801      	ldr	r0, [pc, #4]	@ (800633c <__sfp_lock_release+0x8>)
 8006336:	f000 b9a3 	b.w	8006680 <__retarget_lock_release_recursive>
 800633a:	bf00      	nop
 800633c:	200004e5 	.word	0x200004e5

08006340 <__sinit>:
 8006340:	b510      	push	{r4, lr}
 8006342:	4604      	mov	r4, r0
 8006344:	f7ff fff0 	bl	8006328 <__sfp_lock_acquire>
 8006348:	6a23      	ldr	r3, [r4, #32]
 800634a:	b11b      	cbz	r3, 8006354 <__sinit+0x14>
 800634c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006350:	f7ff bff0 	b.w	8006334 <__sfp_lock_release>
 8006354:	4b04      	ldr	r3, [pc, #16]	@ (8006368 <__sinit+0x28>)
 8006356:	6223      	str	r3, [r4, #32]
 8006358:	4b04      	ldr	r3, [pc, #16]	@ (800636c <__sinit+0x2c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1f5      	bne.n	800634c <__sinit+0xc>
 8006360:	f7ff ffc4 	bl	80062ec <global_stdio_init.part.0>
 8006364:	e7f2      	b.n	800634c <__sinit+0xc>
 8006366:	bf00      	nop
 8006368:	080062ad 	.word	0x080062ad
 800636c:	200004dc 	.word	0x200004dc

08006370 <_fwalk_sglue>:
 8006370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006374:	4607      	mov	r7, r0
 8006376:	4688      	mov	r8, r1
 8006378:	4614      	mov	r4, r2
 800637a:	2600      	movs	r6, #0
 800637c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006380:	f1b9 0901 	subs.w	r9, r9, #1
 8006384:	d505      	bpl.n	8006392 <_fwalk_sglue+0x22>
 8006386:	6824      	ldr	r4, [r4, #0]
 8006388:	2c00      	cmp	r4, #0
 800638a:	d1f7      	bne.n	800637c <_fwalk_sglue+0xc>
 800638c:	4630      	mov	r0, r6
 800638e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006392:	89ab      	ldrh	r3, [r5, #12]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d907      	bls.n	80063a8 <_fwalk_sglue+0x38>
 8006398:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800639c:	3301      	adds	r3, #1
 800639e:	d003      	beq.n	80063a8 <_fwalk_sglue+0x38>
 80063a0:	4629      	mov	r1, r5
 80063a2:	4638      	mov	r0, r7
 80063a4:	47c0      	blx	r8
 80063a6:	4306      	orrs	r6, r0
 80063a8:	3568      	adds	r5, #104	@ 0x68
 80063aa:	e7e9      	b.n	8006380 <_fwalk_sglue+0x10>

080063ac <sniprintf>:
 80063ac:	b40c      	push	{r2, r3}
 80063ae:	b530      	push	{r4, r5, lr}
 80063b0:	4b17      	ldr	r3, [pc, #92]	@ (8006410 <sniprintf+0x64>)
 80063b2:	1e0c      	subs	r4, r1, #0
 80063b4:	681d      	ldr	r5, [r3, #0]
 80063b6:	b09d      	sub	sp, #116	@ 0x74
 80063b8:	da08      	bge.n	80063cc <sniprintf+0x20>
 80063ba:	238b      	movs	r3, #139	@ 0x8b
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	f04f 30ff 	mov.w	r0, #4294967295
 80063c2:	b01d      	add	sp, #116	@ 0x74
 80063c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063c8:	b002      	add	sp, #8
 80063ca:	4770      	bx	lr
 80063cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80063d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80063d4:	bf14      	ite	ne
 80063d6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80063da:	4623      	moveq	r3, r4
 80063dc:	9304      	str	r3, [sp, #16]
 80063de:	9307      	str	r3, [sp, #28]
 80063e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80063e4:	9002      	str	r0, [sp, #8]
 80063e6:	9006      	str	r0, [sp, #24]
 80063e8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80063ec:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063ee:	ab21      	add	r3, sp, #132	@ 0x84
 80063f0:	a902      	add	r1, sp, #8
 80063f2:	4628      	mov	r0, r5
 80063f4:	9301      	str	r3, [sp, #4]
 80063f6:	f001 fbbb 	bl	8007b70 <_svfiprintf_r>
 80063fa:	1c43      	adds	r3, r0, #1
 80063fc:	bfbc      	itt	lt
 80063fe:	238b      	movlt	r3, #139	@ 0x8b
 8006400:	602b      	strlt	r3, [r5, #0]
 8006402:	2c00      	cmp	r4, #0
 8006404:	d0dd      	beq.n	80063c2 <sniprintf+0x16>
 8006406:	9b02      	ldr	r3, [sp, #8]
 8006408:	2200      	movs	r2, #0
 800640a:	701a      	strb	r2, [r3, #0]
 800640c:	e7d9      	b.n	80063c2 <sniprintf+0x16>
 800640e:	bf00      	nop
 8006410:	2000001c 	.word	0x2000001c

08006414 <siprintf>:
 8006414:	b40e      	push	{r1, r2, r3}
 8006416:	b500      	push	{lr}
 8006418:	b09c      	sub	sp, #112	@ 0x70
 800641a:	ab1d      	add	r3, sp, #116	@ 0x74
 800641c:	9002      	str	r0, [sp, #8]
 800641e:	9006      	str	r0, [sp, #24]
 8006420:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006424:	4809      	ldr	r0, [pc, #36]	@ (800644c <siprintf+0x38>)
 8006426:	9107      	str	r1, [sp, #28]
 8006428:	9104      	str	r1, [sp, #16]
 800642a:	4909      	ldr	r1, [pc, #36]	@ (8006450 <siprintf+0x3c>)
 800642c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006430:	9105      	str	r1, [sp, #20]
 8006432:	6800      	ldr	r0, [r0, #0]
 8006434:	9301      	str	r3, [sp, #4]
 8006436:	a902      	add	r1, sp, #8
 8006438:	f001 fb9a 	bl	8007b70 <_svfiprintf_r>
 800643c:	9b02      	ldr	r3, [sp, #8]
 800643e:	2200      	movs	r2, #0
 8006440:	701a      	strb	r2, [r3, #0]
 8006442:	b01c      	add	sp, #112	@ 0x70
 8006444:	f85d eb04 	ldr.w	lr, [sp], #4
 8006448:	b003      	add	sp, #12
 800644a:	4770      	bx	lr
 800644c:	2000001c 	.word	0x2000001c
 8006450:	ffff0208 	.word	0xffff0208

08006454 <__sread>:
 8006454:	b510      	push	{r4, lr}
 8006456:	460c      	mov	r4, r1
 8006458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800645c:	f000 f89c 	bl	8006598 <_read_r>
 8006460:	2800      	cmp	r0, #0
 8006462:	bfab      	itete	ge
 8006464:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006466:	89a3      	ldrhlt	r3, [r4, #12]
 8006468:	181b      	addge	r3, r3, r0
 800646a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800646e:	bfac      	ite	ge
 8006470:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006472:	81a3      	strhlt	r3, [r4, #12]
 8006474:	bd10      	pop	{r4, pc}

08006476 <__swrite>:
 8006476:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800647a:	461f      	mov	r7, r3
 800647c:	898b      	ldrh	r3, [r1, #12]
 800647e:	05db      	lsls	r3, r3, #23
 8006480:	4605      	mov	r5, r0
 8006482:	460c      	mov	r4, r1
 8006484:	4616      	mov	r6, r2
 8006486:	d505      	bpl.n	8006494 <__swrite+0x1e>
 8006488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800648c:	2302      	movs	r3, #2
 800648e:	2200      	movs	r2, #0
 8006490:	f000 f870 	bl	8006574 <_lseek_r>
 8006494:	89a3      	ldrh	r3, [r4, #12]
 8006496:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800649a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800649e:	81a3      	strh	r3, [r4, #12]
 80064a0:	4632      	mov	r2, r6
 80064a2:	463b      	mov	r3, r7
 80064a4:	4628      	mov	r0, r5
 80064a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064aa:	f000 b8ab 	b.w	8006604 <_write_r>

080064ae <__sseek>:
 80064ae:	b510      	push	{r4, lr}
 80064b0:	460c      	mov	r4, r1
 80064b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064b6:	f000 f85d 	bl	8006574 <_lseek_r>
 80064ba:	1c43      	adds	r3, r0, #1
 80064bc:	89a3      	ldrh	r3, [r4, #12]
 80064be:	bf15      	itete	ne
 80064c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80064c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80064c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80064ca:	81a3      	strheq	r3, [r4, #12]
 80064cc:	bf18      	it	ne
 80064ce:	81a3      	strhne	r3, [r4, #12]
 80064d0:	bd10      	pop	{r4, pc}

080064d2 <__sclose>:
 80064d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064d6:	f000 b83d 	b.w	8006554 <_close_r>

080064da <memset>:
 80064da:	4402      	add	r2, r0
 80064dc:	4603      	mov	r3, r0
 80064de:	4293      	cmp	r3, r2
 80064e0:	d100      	bne.n	80064e4 <memset+0xa>
 80064e2:	4770      	bx	lr
 80064e4:	f803 1b01 	strb.w	r1, [r3], #1
 80064e8:	e7f9      	b.n	80064de <memset+0x4>

080064ea <_raise_r>:
 80064ea:	291f      	cmp	r1, #31
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	4605      	mov	r5, r0
 80064f0:	460c      	mov	r4, r1
 80064f2:	d904      	bls.n	80064fe <_raise_r+0x14>
 80064f4:	2316      	movs	r3, #22
 80064f6:	6003      	str	r3, [r0, #0]
 80064f8:	f04f 30ff 	mov.w	r0, #4294967295
 80064fc:	bd38      	pop	{r3, r4, r5, pc}
 80064fe:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006500:	b112      	cbz	r2, 8006508 <_raise_r+0x1e>
 8006502:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006506:	b94b      	cbnz	r3, 800651c <_raise_r+0x32>
 8006508:	4628      	mov	r0, r5
 800650a:	f000 f869 	bl	80065e0 <_getpid_r>
 800650e:	4622      	mov	r2, r4
 8006510:	4601      	mov	r1, r0
 8006512:	4628      	mov	r0, r5
 8006514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006518:	f000 b850 	b.w	80065bc <_kill_r>
 800651c:	2b01      	cmp	r3, #1
 800651e:	d00a      	beq.n	8006536 <_raise_r+0x4c>
 8006520:	1c59      	adds	r1, r3, #1
 8006522:	d103      	bne.n	800652c <_raise_r+0x42>
 8006524:	2316      	movs	r3, #22
 8006526:	6003      	str	r3, [r0, #0]
 8006528:	2001      	movs	r0, #1
 800652a:	e7e7      	b.n	80064fc <_raise_r+0x12>
 800652c:	2100      	movs	r1, #0
 800652e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006532:	4620      	mov	r0, r4
 8006534:	4798      	blx	r3
 8006536:	2000      	movs	r0, #0
 8006538:	e7e0      	b.n	80064fc <_raise_r+0x12>
	...

0800653c <raise>:
 800653c:	4b02      	ldr	r3, [pc, #8]	@ (8006548 <raise+0xc>)
 800653e:	4601      	mov	r1, r0
 8006540:	6818      	ldr	r0, [r3, #0]
 8006542:	f7ff bfd2 	b.w	80064ea <_raise_r>
 8006546:	bf00      	nop
 8006548:	2000001c 	.word	0x2000001c

0800654c <_localeconv_r>:
 800654c:	4800      	ldr	r0, [pc, #0]	@ (8006550 <_localeconv_r+0x4>)
 800654e:	4770      	bx	lr
 8006550:	2000015c 	.word	0x2000015c

08006554 <_close_r>:
 8006554:	b538      	push	{r3, r4, r5, lr}
 8006556:	4d06      	ldr	r5, [pc, #24]	@ (8006570 <_close_r+0x1c>)
 8006558:	2300      	movs	r3, #0
 800655a:	4604      	mov	r4, r0
 800655c:	4608      	mov	r0, r1
 800655e:	602b      	str	r3, [r5, #0]
 8006560:	f7fb fedc 	bl	800231c <_close>
 8006564:	1c43      	adds	r3, r0, #1
 8006566:	d102      	bne.n	800656e <_close_r+0x1a>
 8006568:	682b      	ldr	r3, [r5, #0]
 800656a:	b103      	cbz	r3, 800656e <_close_r+0x1a>
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	bd38      	pop	{r3, r4, r5, pc}
 8006570:	200004e0 	.word	0x200004e0

08006574 <_lseek_r>:
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	4d07      	ldr	r5, [pc, #28]	@ (8006594 <_lseek_r+0x20>)
 8006578:	4604      	mov	r4, r0
 800657a:	4608      	mov	r0, r1
 800657c:	4611      	mov	r1, r2
 800657e:	2200      	movs	r2, #0
 8006580:	602a      	str	r2, [r5, #0]
 8006582:	461a      	mov	r2, r3
 8006584:	f7fb fef1 	bl	800236a <_lseek>
 8006588:	1c43      	adds	r3, r0, #1
 800658a:	d102      	bne.n	8006592 <_lseek_r+0x1e>
 800658c:	682b      	ldr	r3, [r5, #0]
 800658e:	b103      	cbz	r3, 8006592 <_lseek_r+0x1e>
 8006590:	6023      	str	r3, [r4, #0]
 8006592:	bd38      	pop	{r3, r4, r5, pc}
 8006594:	200004e0 	.word	0x200004e0

08006598 <_read_r>:
 8006598:	b538      	push	{r3, r4, r5, lr}
 800659a:	4d07      	ldr	r5, [pc, #28]	@ (80065b8 <_read_r+0x20>)
 800659c:	4604      	mov	r4, r0
 800659e:	4608      	mov	r0, r1
 80065a0:	4611      	mov	r1, r2
 80065a2:	2200      	movs	r2, #0
 80065a4:	602a      	str	r2, [r5, #0]
 80065a6:	461a      	mov	r2, r3
 80065a8:	f7fb fe7f 	bl	80022aa <_read>
 80065ac:	1c43      	adds	r3, r0, #1
 80065ae:	d102      	bne.n	80065b6 <_read_r+0x1e>
 80065b0:	682b      	ldr	r3, [r5, #0]
 80065b2:	b103      	cbz	r3, 80065b6 <_read_r+0x1e>
 80065b4:	6023      	str	r3, [r4, #0]
 80065b6:	bd38      	pop	{r3, r4, r5, pc}
 80065b8:	200004e0 	.word	0x200004e0

080065bc <_kill_r>:
 80065bc:	b538      	push	{r3, r4, r5, lr}
 80065be:	4d07      	ldr	r5, [pc, #28]	@ (80065dc <_kill_r+0x20>)
 80065c0:	2300      	movs	r3, #0
 80065c2:	4604      	mov	r4, r0
 80065c4:	4608      	mov	r0, r1
 80065c6:	4611      	mov	r1, r2
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	f7fb fe53 	bl	8002274 <_kill>
 80065ce:	1c43      	adds	r3, r0, #1
 80065d0:	d102      	bne.n	80065d8 <_kill_r+0x1c>
 80065d2:	682b      	ldr	r3, [r5, #0]
 80065d4:	b103      	cbz	r3, 80065d8 <_kill_r+0x1c>
 80065d6:	6023      	str	r3, [r4, #0]
 80065d8:	bd38      	pop	{r3, r4, r5, pc}
 80065da:	bf00      	nop
 80065dc:	200004e0 	.word	0x200004e0

080065e0 <_getpid_r>:
 80065e0:	f7fb be40 	b.w	8002264 <_getpid>

080065e4 <_sbrk_r>:
 80065e4:	b538      	push	{r3, r4, r5, lr}
 80065e6:	4d06      	ldr	r5, [pc, #24]	@ (8006600 <_sbrk_r+0x1c>)
 80065e8:	2300      	movs	r3, #0
 80065ea:	4604      	mov	r4, r0
 80065ec:	4608      	mov	r0, r1
 80065ee:	602b      	str	r3, [r5, #0]
 80065f0:	f7fb fec8 	bl	8002384 <_sbrk>
 80065f4:	1c43      	adds	r3, r0, #1
 80065f6:	d102      	bne.n	80065fe <_sbrk_r+0x1a>
 80065f8:	682b      	ldr	r3, [r5, #0]
 80065fa:	b103      	cbz	r3, 80065fe <_sbrk_r+0x1a>
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	bd38      	pop	{r3, r4, r5, pc}
 8006600:	200004e0 	.word	0x200004e0

08006604 <_write_r>:
 8006604:	b538      	push	{r3, r4, r5, lr}
 8006606:	4d07      	ldr	r5, [pc, #28]	@ (8006624 <_write_r+0x20>)
 8006608:	4604      	mov	r4, r0
 800660a:	4608      	mov	r0, r1
 800660c:	4611      	mov	r1, r2
 800660e:	2200      	movs	r2, #0
 8006610:	602a      	str	r2, [r5, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	f7fb fe66 	bl	80022e4 <_write>
 8006618:	1c43      	adds	r3, r0, #1
 800661a:	d102      	bne.n	8006622 <_write_r+0x1e>
 800661c:	682b      	ldr	r3, [r5, #0]
 800661e:	b103      	cbz	r3, 8006622 <_write_r+0x1e>
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	bd38      	pop	{r3, r4, r5, pc}
 8006624:	200004e0 	.word	0x200004e0

08006628 <__errno>:
 8006628:	4b01      	ldr	r3, [pc, #4]	@ (8006630 <__errno+0x8>)
 800662a:	6818      	ldr	r0, [r3, #0]
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	2000001c 	.word	0x2000001c

08006634 <__libc_init_array>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	4d0d      	ldr	r5, [pc, #52]	@ (800666c <__libc_init_array+0x38>)
 8006638:	4c0d      	ldr	r4, [pc, #52]	@ (8006670 <__libc_init_array+0x3c>)
 800663a:	1b64      	subs	r4, r4, r5
 800663c:	10a4      	asrs	r4, r4, #2
 800663e:	2600      	movs	r6, #0
 8006640:	42a6      	cmp	r6, r4
 8006642:	d109      	bne.n	8006658 <__libc_init_array+0x24>
 8006644:	4d0b      	ldr	r5, [pc, #44]	@ (8006674 <__libc_init_array+0x40>)
 8006646:	4c0c      	ldr	r4, [pc, #48]	@ (8006678 <__libc_init_array+0x44>)
 8006648:	f001 ff56 	bl	80084f8 <_init>
 800664c:	1b64      	subs	r4, r4, r5
 800664e:	10a4      	asrs	r4, r4, #2
 8006650:	2600      	movs	r6, #0
 8006652:	42a6      	cmp	r6, r4
 8006654:	d105      	bne.n	8006662 <__libc_init_array+0x2e>
 8006656:	bd70      	pop	{r4, r5, r6, pc}
 8006658:	f855 3b04 	ldr.w	r3, [r5], #4
 800665c:	4798      	blx	r3
 800665e:	3601      	adds	r6, #1
 8006660:	e7ee      	b.n	8006640 <__libc_init_array+0xc>
 8006662:	f855 3b04 	ldr.w	r3, [r5], #4
 8006666:	4798      	blx	r3
 8006668:	3601      	adds	r6, #1
 800666a:	e7f2      	b.n	8006652 <__libc_init_array+0x1e>
 800666c:	08008938 	.word	0x08008938
 8006670:	08008938 	.word	0x08008938
 8006674:	08008938 	.word	0x08008938
 8006678:	0800893c 	.word	0x0800893c

0800667c <__retarget_lock_init_recursive>:
 800667c:	4770      	bx	lr

0800667e <__retarget_lock_acquire_recursive>:
 800667e:	4770      	bx	lr

08006680 <__retarget_lock_release_recursive>:
 8006680:	4770      	bx	lr

08006682 <quorem>:
 8006682:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006686:	6903      	ldr	r3, [r0, #16]
 8006688:	690c      	ldr	r4, [r1, #16]
 800668a:	42a3      	cmp	r3, r4
 800668c:	4607      	mov	r7, r0
 800668e:	db7e      	blt.n	800678e <quorem+0x10c>
 8006690:	3c01      	subs	r4, #1
 8006692:	f101 0814 	add.w	r8, r1, #20
 8006696:	00a3      	lsls	r3, r4, #2
 8006698:	f100 0514 	add.w	r5, r0, #20
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066a2:	9301      	str	r3, [sp, #4]
 80066a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80066a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066ac:	3301      	adds	r3, #1
 80066ae:	429a      	cmp	r2, r3
 80066b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80066b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80066b8:	d32e      	bcc.n	8006718 <quorem+0x96>
 80066ba:	f04f 0a00 	mov.w	sl, #0
 80066be:	46c4      	mov	ip, r8
 80066c0:	46ae      	mov	lr, r5
 80066c2:	46d3      	mov	fp, sl
 80066c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80066c8:	b298      	uxth	r0, r3
 80066ca:	fb06 a000 	mla	r0, r6, r0, sl
 80066ce:	0c02      	lsrs	r2, r0, #16
 80066d0:	0c1b      	lsrs	r3, r3, #16
 80066d2:	fb06 2303 	mla	r3, r6, r3, r2
 80066d6:	f8de 2000 	ldr.w	r2, [lr]
 80066da:	b280      	uxth	r0, r0
 80066dc:	b292      	uxth	r2, r2
 80066de:	1a12      	subs	r2, r2, r0
 80066e0:	445a      	add	r2, fp
 80066e2:	f8de 0000 	ldr.w	r0, [lr]
 80066e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066f0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066f4:	b292      	uxth	r2, r2
 80066f6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066fa:	45e1      	cmp	r9, ip
 80066fc:	f84e 2b04 	str.w	r2, [lr], #4
 8006700:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006704:	d2de      	bcs.n	80066c4 <quorem+0x42>
 8006706:	9b00      	ldr	r3, [sp, #0]
 8006708:	58eb      	ldr	r3, [r5, r3]
 800670a:	b92b      	cbnz	r3, 8006718 <quorem+0x96>
 800670c:	9b01      	ldr	r3, [sp, #4]
 800670e:	3b04      	subs	r3, #4
 8006710:	429d      	cmp	r5, r3
 8006712:	461a      	mov	r2, r3
 8006714:	d32f      	bcc.n	8006776 <quorem+0xf4>
 8006716:	613c      	str	r4, [r7, #16]
 8006718:	4638      	mov	r0, r7
 800671a:	f001 f8c5 	bl	80078a8 <__mcmp>
 800671e:	2800      	cmp	r0, #0
 8006720:	db25      	blt.n	800676e <quorem+0xec>
 8006722:	4629      	mov	r1, r5
 8006724:	2000      	movs	r0, #0
 8006726:	f858 2b04 	ldr.w	r2, [r8], #4
 800672a:	f8d1 c000 	ldr.w	ip, [r1]
 800672e:	fa1f fe82 	uxth.w	lr, r2
 8006732:	fa1f f38c 	uxth.w	r3, ip
 8006736:	eba3 030e 	sub.w	r3, r3, lr
 800673a:	4403      	add	r3, r0
 800673c:	0c12      	lsrs	r2, r2, #16
 800673e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006742:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006746:	b29b      	uxth	r3, r3
 8006748:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800674c:	45c1      	cmp	r9, r8
 800674e:	f841 3b04 	str.w	r3, [r1], #4
 8006752:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006756:	d2e6      	bcs.n	8006726 <quorem+0xa4>
 8006758:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800675c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006760:	b922      	cbnz	r2, 800676c <quorem+0xea>
 8006762:	3b04      	subs	r3, #4
 8006764:	429d      	cmp	r5, r3
 8006766:	461a      	mov	r2, r3
 8006768:	d30b      	bcc.n	8006782 <quorem+0x100>
 800676a:	613c      	str	r4, [r7, #16]
 800676c:	3601      	adds	r6, #1
 800676e:	4630      	mov	r0, r6
 8006770:	b003      	add	sp, #12
 8006772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006776:	6812      	ldr	r2, [r2, #0]
 8006778:	3b04      	subs	r3, #4
 800677a:	2a00      	cmp	r2, #0
 800677c:	d1cb      	bne.n	8006716 <quorem+0x94>
 800677e:	3c01      	subs	r4, #1
 8006780:	e7c6      	b.n	8006710 <quorem+0x8e>
 8006782:	6812      	ldr	r2, [r2, #0]
 8006784:	3b04      	subs	r3, #4
 8006786:	2a00      	cmp	r2, #0
 8006788:	d1ef      	bne.n	800676a <quorem+0xe8>
 800678a:	3c01      	subs	r4, #1
 800678c:	e7ea      	b.n	8006764 <quorem+0xe2>
 800678e:	2000      	movs	r0, #0
 8006790:	e7ee      	b.n	8006770 <quorem+0xee>
 8006792:	0000      	movs	r0, r0
 8006794:	0000      	movs	r0, r0
	...

08006798 <_dtoa_r>:
 8006798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800679c:	69c7      	ldr	r7, [r0, #28]
 800679e:	b099      	sub	sp, #100	@ 0x64
 80067a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80067a4:	ec55 4b10 	vmov	r4, r5, d0
 80067a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80067aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80067ac:	4683      	mov	fp, r0
 80067ae:	920e      	str	r2, [sp, #56]	@ 0x38
 80067b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80067b2:	b97f      	cbnz	r7, 80067d4 <_dtoa_r+0x3c>
 80067b4:	2010      	movs	r0, #16
 80067b6:	f7ff f821 	bl	80057fc <malloc>
 80067ba:	4602      	mov	r2, r0
 80067bc:	f8cb 001c 	str.w	r0, [fp, #28]
 80067c0:	b920      	cbnz	r0, 80067cc <_dtoa_r+0x34>
 80067c2:	4ba7      	ldr	r3, [pc, #668]	@ (8006a60 <_dtoa_r+0x2c8>)
 80067c4:	21ef      	movs	r1, #239	@ 0xef
 80067c6:	48a7      	ldr	r0, [pc, #668]	@ (8006a64 <_dtoa_r+0x2cc>)
 80067c8:	f001 fba2 	bl	8007f10 <__assert_func>
 80067cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80067d0:	6007      	str	r7, [r0, #0]
 80067d2:	60c7      	str	r7, [r0, #12]
 80067d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067d8:	6819      	ldr	r1, [r3, #0]
 80067da:	b159      	cbz	r1, 80067f4 <_dtoa_r+0x5c>
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	604a      	str	r2, [r1, #4]
 80067e0:	2301      	movs	r3, #1
 80067e2:	4093      	lsls	r3, r2
 80067e4:	608b      	str	r3, [r1, #8]
 80067e6:	4658      	mov	r0, fp
 80067e8:	f000 fe24 	bl	8007434 <_Bfree>
 80067ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067f0:	2200      	movs	r2, #0
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	1e2b      	subs	r3, r5, #0
 80067f6:	bfb9      	ittee	lt
 80067f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067fc:	9303      	strlt	r3, [sp, #12]
 80067fe:	2300      	movge	r3, #0
 8006800:	6033      	strge	r3, [r6, #0]
 8006802:	9f03      	ldr	r7, [sp, #12]
 8006804:	4b98      	ldr	r3, [pc, #608]	@ (8006a68 <_dtoa_r+0x2d0>)
 8006806:	bfbc      	itt	lt
 8006808:	2201      	movlt	r2, #1
 800680a:	6032      	strlt	r2, [r6, #0]
 800680c:	43bb      	bics	r3, r7
 800680e:	d112      	bne.n	8006836 <_dtoa_r+0x9e>
 8006810:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006812:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006816:	6013      	str	r3, [r2, #0]
 8006818:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800681c:	4323      	orrs	r3, r4
 800681e:	f000 854d 	beq.w	80072bc <_dtoa_r+0xb24>
 8006822:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006824:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006a7c <_dtoa_r+0x2e4>
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 854f 	beq.w	80072cc <_dtoa_r+0xb34>
 800682e:	f10a 0303 	add.w	r3, sl, #3
 8006832:	f000 bd49 	b.w	80072c8 <_dtoa_r+0xb30>
 8006836:	ed9d 7b02 	vldr	d7, [sp, #8]
 800683a:	2200      	movs	r2, #0
 800683c:	ec51 0b17 	vmov	r0, r1, d7
 8006840:	2300      	movs	r3, #0
 8006842:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006846:	f7fa f947 	bl	8000ad8 <__aeabi_dcmpeq>
 800684a:	4680      	mov	r8, r0
 800684c:	b158      	cbz	r0, 8006866 <_dtoa_r+0xce>
 800684e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006850:	2301      	movs	r3, #1
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006856:	b113      	cbz	r3, 800685e <_dtoa_r+0xc6>
 8006858:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800685a:	4b84      	ldr	r3, [pc, #528]	@ (8006a6c <_dtoa_r+0x2d4>)
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006a80 <_dtoa_r+0x2e8>
 8006862:	f000 bd33 	b.w	80072cc <_dtoa_r+0xb34>
 8006866:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800686a:	aa16      	add	r2, sp, #88	@ 0x58
 800686c:	a917      	add	r1, sp, #92	@ 0x5c
 800686e:	4658      	mov	r0, fp
 8006870:	f001 f8ca 	bl	8007a08 <__d2b>
 8006874:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006878:	4681      	mov	r9, r0
 800687a:	2e00      	cmp	r6, #0
 800687c:	d077      	beq.n	800696e <_dtoa_r+0x1d6>
 800687e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006880:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006884:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800688c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006890:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006894:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006898:	4619      	mov	r1, r3
 800689a:	2200      	movs	r2, #0
 800689c:	4b74      	ldr	r3, [pc, #464]	@ (8006a70 <_dtoa_r+0x2d8>)
 800689e:	f7f9 fcfb 	bl	8000298 <__aeabi_dsub>
 80068a2:	a369      	add	r3, pc, #420	@ (adr r3, 8006a48 <_dtoa_r+0x2b0>)
 80068a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a8:	f7f9 feae 	bl	8000608 <__aeabi_dmul>
 80068ac:	a368      	add	r3, pc, #416	@ (adr r3, 8006a50 <_dtoa_r+0x2b8>)
 80068ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b2:	f7f9 fcf3 	bl	800029c <__adddf3>
 80068b6:	4604      	mov	r4, r0
 80068b8:	4630      	mov	r0, r6
 80068ba:	460d      	mov	r5, r1
 80068bc:	f7f9 fe3a 	bl	8000534 <__aeabi_i2d>
 80068c0:	a365      	add	r3, pc, #404	@ (adr r3, 8006a58 <_dtoa_r+0x2c0>)
 80068c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c6:	f7f9 fe9f 	bl	8000608 <__aeabi_dmul>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	4620      	mov	r0, r4
 80068d0:	4629      	mov	r1, r5
 80068d2:	f7f9 fce3 	bl	800029c <__adddf3>
 80068d6:	4604      	mov	r4, r0
 80068d8:	460d      	mov	r5, r1
 80068da:	f7fa f945 	bl	8000b68 <__aeabi_d2iz>
 80068de:	2200      	movs	r2, #0
 80068e0:	4607      	mov	r7, r0
 80068e2:	2300      	movs	r3, #0
 80068e4:	4620      	mov	r0, r4
 80068e6:	4629      	mov	r1, r5
 80068e8:	f7fa f900 	bl	8000aec <__aeabi_dcmplt>
 80068ec:	b140      	cbz	r0, 8006900 <_dtoa_r+0x168>
 80068ee:	4638      	mov	r0, r7
 80068f0:	f7f9 fe20 	bl	8000534 <__aeabi_i2d>
 80068f4:	4622      	mov	r2, r4
 80068f6:	462b      	mov	r3, r5
 80068f8:	f7fa f8ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80068fc:	b900      	cbnz	r0, 8006900 <_dtoa_r+0x168>
 80068fe:	3f01      	subs	r7, #1
 8006900:	2f16      	cmp	r7, #22
 8006902:	d851      	bhi.n	80069a8 <_dtoa_r+0x210>
 8006904:	4b5b      	ldr	r3, [pc, #364]	@ (8006a74 <_dtoa_r+0x2dc>)
 8006906:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800690a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006912:	f7fa f8eb 	bl	8000aec <__aeabi_dcmplt>
 8006916:	2800      	cmp	r0, #0
 8006918:	d048      	beq.n	80069ac <_dtoa_r+0x214>
 800691a:	3f01      	subs	r7, #1
 800691c:	2300      	movs	r3, #0
 800691e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006920:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006922:	1b9b      	subs	r3, r3, r6
 8006924:	1e5a      	subs	r2, r3, #1
 8006926:	bf44      	itt	mi
 8006928:	f1c3 0801 	rsbmi	r8, r3, #1
 800692c:	2300      	movmi	r3, #0
 800692e:	9208      	str	r2, [sp, #32]
 8006930:	bf54      	ite	pl
 8006932:	f04f 0800 	movpl.w	r8, #0
 8006936:	9308      	strmi	r3, [sp, #32]
 8006938:	2f00      	cmp	r7, #0
 800693a:	db39      	blt.n	80069b0 <_dtoa_r+0x218>
 800693c:	9b08      	ldr	r3, [sp, #32]
 800693e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006940:	443b      	add	r3, r7
 8006942:	9308      	str	r3, [sp, #32]
 8006944:	2300      	movs	r3, #0
 8006946:	930a      	str	r3, [sp, #40]	@ 0x28
 8006948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800694a:	2b09      	cmp	r3, #9
 800694c:	d864      	bhi.n	8006a18 <_dtoa_r+0x280>
 800694e:	2b05      	cmp	r3, #5
 8006950:	bfc4      	itt	gt
 8006952:	3b04      	subgt	r3, #4
 8006954:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006958:	f1a3 0302 	sub.w	r3, r3, #2
 800695c:	bfcc      	ite	gt
 800695e:	2400      	movgt	r4, #0
 8006960:	2401      	movle	r4, #1
 8006962:	2b03      	cmp	r3, #3
 8006964:	d863      	bhi.n	8006a2e <_dtoa_r+0x296>
 8006966:	e8df f003 	tbb	[pc, r3]
 800696a:	372a      	.short	0x372a
 800696c:	5535      	.short	0x5535
 800696e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006972:	441e      	add	r6, r3
 8006974:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006978:	2b20      	cmp	r3, #32
 800697a:	bfc1      	itttt	gt
 800697c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006980:	409f      	lslgt	r7, r3
 8006982:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006986:	fa24 f303 	lsrgt.w	r3, r4, r3
 800698a:	bfd6      	itet	le
 800698c:	f1c3 0320 	rsble	r3, r3, #32
 8006990:	ea47 0003 	orrgt.w	r0, r7, r3
 8006994:	fa04 f003 	lslle.w	r0, r4, r3
 8006998:	f7f9 fdbc 	bl	8000514 <__aeabi_ui2d>
 800699c:	2201      	movs	r2, #1
 800699e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80069a2:	3e01      	subs	r6, #1
 80069a4:	9214      	str	r2, [sp, #80]	@ 0x50
 80069a6:	e777      	b.n	8006898 <_dtoa_r+0x100>
 80069a8:	2301      	movs	r3, #1
 80069aa:	e7b8      	b.n	800691e <_dtoa_r+0x186>
 80069ac:	9012      	str	r0, [sp, #72]	@ 0x48
 80069ae:	e7b7      	b.n	8006920 <_dtoa_r+0x188>
 80069b0:	427b      	negs	r3, r7
 80069b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80069b4:	2300      	movs	r3, #0
 80069b6:	eba8 0807 	sub.w	r8, r8, r7
 80069ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069bc:	e7c4      	b.n	8006948 <_dtoa_r+0x1b0>
 80069be:	2300      	movs	r3, #0
 80069c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	dc35      	bgt.n	8006a34 <_dtoa_r+0x29c>
 80069c8:	2301      	movs	r3, #1
 80069ca:	9300      	str	r3, [sp, #0]
 80069cc:	9307      	str	r3, [sp, #28]
 80069ce:	461a      	mov	r2, r3
 80069d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80069d2:	e00b      	b.n	80069ec <_dtoa_r+0x254>
 80069d4:	2301      	movs	r3, #1
 80069d6:	e7f3      	b.n	80069c0 <_dtoa_r+0x228>
 80069d8:	2300      	movs	r3, #0
 80069da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069de:	18fb      	adds	r3, r7, r3
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	3301      	adds	r3, #1
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	9307      	str	r3, [sp, #28]
 80069e8:	bfb8      	it	lt
 80069ea:	2301      	movlt	r3, #1
 80069ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 80069f0:	2100      	movs	r1, #0
 80069f2:	2204      	movs	r2, #4
 80069f4:	f102 0514 	add.w	r5, r2, #20
 80069f8:	429d      	cmp	r5, r3
 80069fa:	d91f      	bls.n	8006a3c <_dtoa_r+0x2a4>
 80069fc:	6041      	str	r1, [r0, #4]
 80069fe:	4658      	mov	r0, fp
 8006a00:	f000 fcd8 	bl	80073b4 <_Balloc>
 8006a04:	4682      	mov	sl, r0
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d13c      	bne.n	8006a84 <_dtoa_r+0x2ec>
 8006a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8006a78 <_dtoa_r+0x2e0>)
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a12:	e6d8      	b.n	80067c6 <_dtoa_r+0x2e>
 8006a14:	2301      	movs	r3, #1
 8006a16:	e7e0      	b.n	80069da <_dtoa_r+0x242>
 8006a18:	2401      	movs	r4, #1
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a1e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006a20:	f04f 33ff 	mov.w	r3, #4294967295
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	9307      	str	r3, [sp, #28]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	2312      	movs	r3, #18
 8006a2c:	e7d0      	b.n	80069d0 <_dtoa_r+0x238>
 8006a2e:	2301      	movs	r3, #1
 8006a30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006a32:	e7f5      	b.n	8006a20 <_dtoa_r+0x288>
 8006a34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a36:	9300      	str	r3, [sp, #0]
 8006a38:	9307      	str	r3, [sp, #28]
 8006a3a:	e7d7      	b.n	80069ec <_dtoa_r+0x254>
 8006a3c:	3101      	adds	r1, #1
 8006a3e:	0052      	lsls	r2, r2, #1
 8006a40:	e7d8      	b.n	80069f4 <_dtoa_r+0x25c>
 8006a42:	bf00      	nop
 8006a44:	f3af 8000 	nop.w
 8006a48:	636f4361 	.word	0x636f4361
 8006a4c:	3fd287a7 	.word	0x3fd287a7
 8006a50:	8b60c8b3 	.word	0x8b60c8b3
 8006a54:	3fc68a28 	.word	0x3fc68a28
 8006a58:	509f79fb 	.word	0x509f79fb
 8006a5c:	3fd34413 	.word	0x3fd34413
 8006a60:	08008601 	.word	0x08008601
 8006a64:	08008618 	.word	0x08008618
 8006a68:	7ff00000 	.word	0x7ff00000
 8006a6c:	080085d1 	.word	0x080085d1
 8006a70:	3ff80000 	.word	0x3ff80000
 8006a74:	08008710 	.word	0x08008710
 8006a78:	08008670 	.word	0x08008670
 8006a7c:	080085fd 	.word	0x080085fd
 8006a80:	080085d0 	.word	0x080085d0
 8006a84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a88:	6018      	str	r0, [r3, #0]
 8006a8a:	9b07      	ldr	r3, [sp, #28]
 8006a8c:	2b0e      	cmp	r3, #14
 8006a8e:	f200 80a4 	bhi.w	8006bda <_dtoa_r+0x442>
 8006a92:	2c00      	cmp	r4, #0
 8006a94:	f000 80a1 	beq.w	8006bda <_dtoa_r+0x442>
 8006a98:	2f00      	cmp	r7, #0
 8006a9a:	dd33      	ble.n	8006b04 <_dtoa_r+0x36c>
 8006a9c:	4bad      	ldr	r3, [pc, #692]	@ (8006d54 <_dtoa_r+0x5bc>)
 8006a9e:	f007 020f 	and.w	r2, r7, #15
 8006aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aa6:	ed93 7b00 	vldr	d7, [r3]
 8006aaa:	05f8      	lsls	r0, r7, #23
 8006aac:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ab0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ab4:	d516      	bpl.n	8006ae4 <_dtoa_r+0x34c>
 8006ab6:	4ba8      	ldr	r3, [pc, #672]	@ (8006d58 <_dtoa_r+0x5c0>)
 8006ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006abc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ac0:	f7f9 fecc 	bl	800085c <__aeabi_ddiv>
 8006ac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ac8:	f004 040f 	and.w	r4, r4, #15
 8006acc:	2603      	movs	r6, #3
 8006ace:	4da2      	ldr	r5, [pc, #648]	@ (8006d58 <_dtoa_r+0x5c0>)
 8006ad0:	b954      	cbnz	r4, 8006ae8 <_dtoa_r+0x350>
 8006ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ad6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ada:	f7f9 febf 	bl	800085c <__aeabi_ddiv>
 8006ade:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ae2:	e028      	b.n	8006b36 <_dtoa_r+0x39e>
 8006ae4:	2602      	movs	r6, #2
 8006ae6:	e7f2      	b.n	8006ace <_dtoa_r+0x336>
 8006ae8:	07e1      	lsls	r1, r4, #31
 8006aea:	d508      	bpl.n	8006afe <_dtoa_r+0x366>
 8006aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006af0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006af4:	f7f9 fd88 	bl	8000608 <__aeabi_dmul>
 8006af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006afc:	3601      	adds	r6, #1
 8006afe:	1064      	asrs	r4, r4, #1
 8006b00:	3508      	adds	r5, #8
 8006b02:	e7e5      	b.n	8006ad0 <_dtoa_r+0x338>
 8006b04:	f000 80d2 	beq.w	8006cac <_dtoa_r+0x514>
 8006b08:	427c      	negs	r4, r7
 8006b0a:	4b92      	ldr	r3, [pc, #584]	@ (8006d54 <_dtoa_r+0x5bc>)
 8006b0c:	4d92      	ldr	r5, [pc, #584]	@ (8006d58 <_dtoa_r+0x5c0>)
 8006b0e:	f004 020f 	and.w	r2, r4, #15
 8006b12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b1e:	f7f9 fd73 	bl	8000608 <__aeabi_dmul>
 8006b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b26:	1124      	asrs	r4, r4, #4
 8006b28:	2300      	movs	r3, #0
 8006b2a:	2602      	movs	r6, #2
 8006b2c:	2c00      	cmp	r4, #0
 8006b2e:	f040 80b2 	bne.w	8006c96 <_dtoa_r+0x4fe>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1d3      	bne.n	8006ade <_dtoa_r+0x346>
 8006b36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006b38:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f000 80b7 	beq.w	8006cb0 <_dtoa_r+0x518>
 8006b42:	4b86      	ldr	r3, [pc, #536]	@ (8006d5c <_dtoa_r+0x5c4>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	4620      	mov	r0, r4
 8006b48:	4629      	mov	r1, r5
 8006b4a:	f7f9 ffcf 	bl	8000aec <__aeabi_dcmplt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	f000 80ae 	beq.w	8006cb0 <_dtoa_r+0x518>
 8006b54:	9b07      	ldr	r3, [sp, #28]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f000 80aa 	beq.w	8006cb0 <_dtoa_r+0x518>
 8006b5c:	9b00      	ldr	r3, [sp, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	dd37      	ble.n	8006bd2 <_dtoa_r+0x43a>
 8006b62:	1e7b      	subs	r3, r7, #1
 8006b64:	9304      	str	r3, [sp, #16]
 8006b66:	4620      	mov	r0, r4
 8006b68:	4b7d      	ldr	r3, [pc, #500]	@ (8006d60 <_dtoa_r+0x5c8>)
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	4629      	mov	r1, r5
 8006b6e:	f7f9 fd4b 	bl	8000608 <__aeabi_dmul>
 8006b72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b76:	9c00      	ldr	r4, [sp, #0]
 8006b78:	3601      	adds	r6, #1
 8006b7a:	4630      	mov	r0, r6
 8006b7c:	f7f9 fcda 	bl	8000534 <__aeabi_i2d>
 8006b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b84:	f7f9 fd40 	bl	8000608 <__aeabi_dmul>
 8006b88:	4b76      	ldr	r3, [pc, #472]	@ (8006d64 <_dtoa_r+0x5cc>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f7f9 fb86 	bl	800029c <__adddf3>
 8006b90:	4605      	mov	r5, r0
 8006b92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b96:	2c00      	cmp	r4, #0
 8006b98:	f040 808d 	bne.w	8006cb6 <_dtoa_r+0x51e>
 8006b9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ba0:	4b71      	ldr	r3, [pc, #452]	@ (8006d68 <_dtoa_r+0x5d0>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f7f9 fb78 	bl	8000298 <__aeabi_dsub>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	460b      	mov	r3, r1
 8006bac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bb0:	462a      	mov	r2, r5
 8006bb2:	4633      	mov	r3, r6
 8006bb4:	f7f9 ffb8 	bl	8000b28 <__aeabi_dcmpgt>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	f040 828b 	bne.w	80070d4 <_dtoa_r+0x93c>
 8006bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bc2:	462a      	mov	r2, r5
 8006bc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006bc8:	f7f9 ff90 	bl	8000aec <__aeabi_dcmplt>
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	f040 8128 	bne.w	8006e22 <_dtoa_r+0x68a>
 8006bd2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006bd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006bda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f2c0 815a 	blt.w	8006e96 <_dtoa_r+0x6fe>
 8006be2:	2f0e      	cmp	r7, #14
 8006be4:	f300 8157 	bgt.w	8006e96 <_dtoa_r+0x6fe>
 8006be8:	4b5a      	ldr	r3, [pc, #360]	@ (8006d54 <_dtoa_r+0x5bc>)
 8006bea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006bee:	ed93 7b00 	vldr	d7, [r3]
 8006bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	ed8d 7b00 	vstr	d7, [sp]
 8006bfa:	da03      	bge.n	8006c04 <_dtoa_r+0x46c>
 8006bfc:	9b07      	ldr	r3, [sp, #28]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f340 8101 	ble.w	8006e06 <_dtoa_r+0x66e>
 8006c04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006c08:	4656      	mov	r6, sl
 8006c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 fe23 	bl	800085c <__aeabi_ddiv>
 8006c16:	f7f9 ffa7 	bl	8000b68 <__aeabi_d2iz>
 8006c1a:	4680      	mov	r8, r0
 8006c1c:	f7f9 fc8a 	bl	8000534 <__aeabi_i2d>
 8006c20:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c24:	f7f9 fcf0 	bl	8000608 <__aeabi_dmul>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c34:	f7f9 fb30 	bl	8000298 <__aeabi_dsub>
 8006c38:	f806 4b01 	strb.w	r4, [r6], #1
 8006c3c:	9d07      	ldr	r5, [sp, #28]
 8006c3e:	eba6 040a 	sub.w	r4, r6, sl
 8006c42:	42a5      	cmp	r5, r4
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	f040 8117 	bne.w	8006e7a <_dtoa_r+0x6e2>
 8006c4c:	f7f9 fb26 	bl	800029c <__adddf3>
 8006c50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c54:	4604      	mov	r4, r0
 8006c56:	460d      	mov	r5, r1
 8006c58:	f7f9 ff66 	bl	8000b28 <__aeabi_dcmpgt>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	f040 80f9 	bne.w	8006e54 <_dtoa_r+0x6bc>
 8006c62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c66:	4620      	mov	r0, r4
 8006c68:	4629      	mov	r1, r5
 8006c6a:	f7f9 ff35 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c6e:	b118      	cbz	r0, 8006c78 <_dtoa_r+0x4e0>
 8006c70:	f018 0f01 	tst.w	r8, #1
 8006c74:	f040 80ee 	bne.w	8006e54 <_dtoa_r+0x6bc>
 8006c78:	4649      	mov	r1, r9
 8006c7a:	4658      	mov	r0, fp
 8006c7c:	f000 fbda 	bl	8007434 <_Bfree>
 8006c80:	2300      	movs	r3, #0
 8006c82:	7033      	strb	r3, [r6, #0]
 8006c84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c86:	3701      	adds	r7, #1
 8006c88:	601f      	str	r7, [r3, #0]
 8006c8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	f000 831d 	beq.w	80072cc <_dtoa_r+0xb34>
 8006c92:	601e      	str	r6, [r3, #0]
 8006c94:	e31a      	b.n	80072cc <_dtoa_r+0xb34>
 8006c96:	07e2      	lsls	r2, r4, #31
 8006c98:	d505      	bpl.n	8006ca6 <_dtoa_r+0x50e>
 8006c9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c9e:	f7f9 fcb3 	bl	8000608 <__aeabi_dmul>
 8006ca2:	3601      	adds	r6, #1
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	1064      	asrs	r4, r4, #1
 8006ca8:	3508      	adds	r5, #8
 8006caa:	e73f      	b.n	8006b2c <_dtoa_r+0x394>
 8006cac:	2602      	movs	r6, #2
 8006cae:	e742      	b.n	8006b36 <_dtoa_r+0x39e>
 8006cb0:	9c07      	ldr	r4, [sp, #28]
 8006cb2:	9704      	str	r7, [sp, #16]
 8006cb4:	e761      	b.n	8006b7a <_dtoa_r+0x3e2>
 8006cb6:	4b27      	ldr	r3, [pc, #156]	@ (8006d54 <_dtoa_r+0x5bc>)
 8006cb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006cba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006cbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cc2:	4454      	add	r4, sl
 8006cc4:	2900      	cmp	r1, #0
 8006cc6:	d053      	beq.n	8006d70 <_dtoa_r+0x5d8>
 8006cc8:	4928      	ldr	r1, [pc, #160]	@ (8006d6c <_dtoa_r+0x5d4>)
 8006cca:	2000      	movs	r0, #0
 8006ccc:	f7f9 fdc6 	bl	800085c <__aeabi_ddiv>
 8006cd0:	4633      	mov	r3, r6
 8006cd2:	462a      	mov	r2, r5
 8006cd4:	f7f9 fae0 	bl	8000298 <__aeabi_dsub>
 8006cd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cdc:	4656      	mov	r6, sl
 8006cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ce2:	f7f9 ff41 	bl	8000b68 <__aeabi_d2iz>
 8006ce6:	4605      	mov	r5, r0
 8006ce8:	f7f9 fc24 	bl	8000534 <__aeabi_i2d>
 8006cec:	4602      	mov	r2, r0
 8006cee:	460b      	mov	r3, r1
 8006cf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cf4:	f7f9 fad0 	bl	8000298 <__aeabi_dsub>
 8006cf8:	3530      	adds	r5, #48	@ 0x30
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d02:	f806 5b01 	strb.w	r5, [r6], #1
 8006d06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d0a:	f7f9 feef 	bl	8000aec <__aeabi_dcmplt>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	d171      	bne.n	8006df6 <_dtoa_r+0x65e>
 8006d12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d16:	4911      	ldr	r1, [pc, #68]	@ (8006d5c <_dtoa_r+0x5c4>)
 8006d18:	2000      	movs	r0, #0
 8006d1a:	f7f9 fabd 	bl	8000298 <__aeabi_dsub>
 8006d1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d22:	f7f9 fee3 	bl	8000aec <__aeabi_dcmplt>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	f040 8095 	bne.w	8006e56 <_dtoa_r+0x6be>
 8006d2c:	42a6      	cmp	r6, r4
 8006d2e:	f43f af50 	beq.w	8006bd2 <_dtoa_r+0x43a>
 8006d32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d36:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <_dtoa_r+0x5c8>)
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f7f9 fc65 	bl	8000608 <__aeabi_dmul>
 8006d3e:	4b08      	ldr	r3, [pc, #32]	@ (8006d60 <_dtoa_r+0x5c8>)
 8006d40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d44:	2200      	movs	r2, #0
 8006d46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d4a:	f7f9 fc5d 	bl	8000608 <__aeabi_dmul>
 8006d4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d52:	e7c4      	b.n	8006cde <_dtoa_r+0x546>
 8006d54:	08008710 	.word	0x08008710
 8006d58:	080086e8 	.word	0x080086e8
 8006d5c:	3ff00000 	.word	0x3ff00000
 8006d60:	40240000 	.word	0x40240000
 8006d64:	401c0000 	.word	0x401c0000
 8006d68:	40140000 	.word	0x40140000
 8006d6c:	3fe00000 	.word	0x3fe00000
 8006d70:	4631      	mov	r1, r6
 8006d72:	4628      	mov	r0, r5
 8006d74:	f7f9 fc48 	bl	8000608 <__aeabi_dmul>
 8006d78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d7c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006d7e:	4656      	mov	r6, sl
 8006d80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d84:	f7f9 fef0 	bl	8000b68 <__aeabi_d2iz>
 8006d88:	4605      	mov	r5, r0
 8006d8a:	f7f9 fbd3 	bl	8000534 <__aeabi_i2d>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d96:	f7f9 fa7f 	bl	8000298 <__aeabi_dsub>
 8006d9a:	3530      	adds	r5, #48	@ 0x30
 8006d9c:	f806 5b01 	strb.w	r5, [r6], #1
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	42a6      	cmp	r6, r4
 8006da6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006daa:	f04f 0200 	mov.w	r2, #0
 8006dae:	d124      	bne.n	8006dfa <_dtoa_r+0x662>
 8006db0:	4bac      	ldr	r3, [pc, #688]	@ (8007064 <_dtoa_r+0x8cc>)
 8006db2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006db6:	f7f9 fa71 	bl	800029c <__adddf3>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dc2:	f7f9 feb1 	bl	8000b28 <__aeabi_dcmpgt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	d145      	bne.n	8006e56 <_dtoa_r+0x6be>
 8006dca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006dce:	49a5      	ldr	r1, [pc, #660]	@ (8007064 <_dtoa_r+0x8cc>)
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	f7f9 fa61 	bl	8000298 <__aeabi_dsub>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dde:	f7f9 fe85 	bl	8000aec <__aeabi_dcmplt>
 8006de2:	2800      	cmp	r0, #0
 8006de4:	f43f aef5 	beq.w	8006bd2 <_dtoa_r+0x43a>
 8006de8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006dea:	1e73      	subs	r3, r6, #1
 8006dec:	9315      	str	r3, [sp, #84]	@ 0x54
 8006dee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006df2:	2b30      	cmp	r3, #48	@ 0x30
 8006df4:	d0f8      	beq.n	8006de8 <_dtoa_r+0x650>
 8006df6:	9f04      	ldr	r7, [sp, #16]
 8006df8:	e73e      	b.n	8006c78 <_dtoa_r+0x4e0>
 8006dfa:	4b9b      	ldr	r3, [pc, #620]	@ (8007068 <_dtoa_r+0x8d0>)
 8006dfc:	f7f9 fc04 	bl	8000608 <__aeabi_dmul>
 8006e00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e04:	e7bc      	b.n	8006d80 <_dtoa_r+0x5e8>
 8006e06:	d10c      	bne.n	8006e22 <_dtoa_r+0x68a>
 8006e08:	4b98      	ldr	r3, [pc, #608]	@ (800706c <_dtoa_r+0x8d4>)
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e10:	f7f9 fbfa 	bl	8000608 <__aeabi_dmul>
 8006e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e18:	f7f9 fe7c 	bl	8000b14 <__aeabi_dcmpge>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	f000 8157 	beq.w	80070d0 <_dtoa_r+0x938>
 8006e22:	2400      	movs	r4, #0
 8006e24:	4625      	mov	r5, r4
 8006e26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e28:	43db      	mvns	r3, r3
 8006e2a:	9304      	str	r3, [sp, #16]
 8006e2c:	4656      	mov	r6, sl
 8006e2e:	2700      	movs	r7, #0
 8006e30:	4621      	mov	r1, r4
 8006e32:	4658      	mov	r0, fp
 8006e34:	f000 fafe 	bl	8007434 <_Bfree>
 8006e38:	2d00      	cmp	r5, #0
 8006e3a:	d0dc      	beq.n	8006df6 <_dtoa_r+0x65e>
 8006e3c:	b12f      	cbz	r7, 8006e4a <_dtoa_r+0x6b2>
 8006e3e:	42af      	cmp	r7, r5
 8006e40:	d003      	beq.n	8006e4a <_dtoa_r+0x6b2>
 8006e42:	4639      	mov	r1, r7
 8006e44:	4658      	mov	r0, fp
 8006e46:	f000 faf5 	bl	8007434 <_Bfree>
 8006e4a:	4629      	mov	r1, r5
 8006e4c:	4658      	mov	r0, fp
 8006e4e:	f000 faf1 	bl	8007434 <_Bfree>
 8006e52:	e7d0      	b.n	8006df6 <_dtoa_r+0x65e>
 8006e54:	9704      	str	r7, [sp, #16]
 8006e56:	4633      	mov	r3, r6
 8006e58:	461e      	mov	r6, r3
 8006e5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e5e:	2a39      	cmp	r2, #57	@ 0x39
 8006e60:	d107      	bne.n	8006e72 <_dtoa_r+0x6da>
 8006e62:	459a      	cmp	sl, r3
 8006e64:	d1f8      	bne.n	8006e58 <_dtoa_r+0x6c0>
 8006e66:	9a04      	ldr	r2, [sp, #16]
 8006e68:	3201      	adds	r2, #1
 8006e6a:	9204      	str	r2, [sp, #16]
 8006e6c:	2230      	movs	r2, #48	@ 0x30
 8006e6e:	f88a 2000 	strb.w	r2, [sl]
 8006e72:	781a      	ldrb	r2, [r3, #0]
 8006e74:	3201      	adds	r2, #1
 8006e76:	701a      	strb	r2, [r3, #0]
 8006e78:	e7bd      	b.n	8006df6 <_dtoa_r+0x65e>
 8006e7a:	4b7b      	ldr	r3, [pc, #492]	@ (8007068 <_dtoa_r+0x8d0>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f7f9 fbc3 	bl	8000608 <__aeabi_dmul>
 8006e82:	2200      	movs	r2, #0
 8006e84:	2300      	movs	r3, #0
 8006e86:	4604      	mov	r4, r0
 8006e88:	460d      	mov	r5, r1
 8006e8a:	f7f9 fe25 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	f43f aebb 	beq.w	8006c0a <_dtoa_r+0x472>
 8006e94:	e6f0      	b.n	8006c78 <_dtoa_r+0x4e0>
 8006e96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e98:	2a00      	cmp	r2, #0
 8006e9a:	f000 80db 	beq.w	8007054 <_dtoa_r+0x8bc>
 8006e9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ea0:	2a01      	cmp	r2, #1
 8006ea2:	f300 80bf 	bgt.w	8007024 <_dtoa_r+0x88c>
 8006ea6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006ea8:	2a00      	cmp	r2, #0
 8006eaa:	f000 80b7 	beq.w	800701c <_dtoa_r+0x884>
 8006eae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006eb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006eb4:	4646      	mov	r6, r8
 8006eb6:	9a08      	ldr	r2, [sp, #32]
 8006eb8:	2101      	movs	r1, #1
 8006eba:	441a      	add	r2, r3
 8006ebc:	4658      	mov	r0, fp
 8006ebe:	4498      	add	r8, r3
 8006ec0:	9208      	str	r2, [sp, #32]
 8006ec2:	f000 fb6b 	bl	800759c <__i2b>
 8006ec6:	4605      	mov	r5, r0
 8006ec8:	b15e      	cbz	r6, 8006ee2 <_dtoa_r+0x74a>
 8006eca:	9b08      	ldr	r3, [sp, #32]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	dd08      	ble.n	8006ee2 <_dtoa_r+0x74a>
 8006ed0:	42b3      	cmp	r3, r6
 8006ed2:	9a08      	ldr	r2, [sp, #32]
 8006ed4:	bfa8      	it	ge
 8006ed6:	4633      	movge	r3, r6
 8006ed8:	eba8 0803 	sub.w	r8, r8, r3
 8006edc:	1af6      	subs	r6, r6, r3
 8006ede:	1ad3      	subs	r3, r2, r3
 8006ee0:	9308      	str	r3, [sp, #32]
 8006ee2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ee4:	b1f3      	cbz	r3, 8006f24 <_dtoa_r+0x78c>
 8006ee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 80b7 	beq.w	800705c <_dtoa_r+0x8c4>
 8006eee:	b18c      	cbz	r4, 8006f14 <_dtoa_r+0x77c>
 8006ef0:	4629      	mov	r1, r5
 8006ef2:	4622      	mov	r2, r4
 8006ef4:	4658      	mov	r0, fp
 8006ef6:	f000 fc11 	bl	800771c <__pow5mult>
 8006efa:	464a      	mov	r2, r9
 8006efc:	4601      	mov	r1, r0
 8006efe:	4605      	mov	r5, r0
 8006f00:	4658      	mov	r0, fp
 8006f02:	f000 fb61 	bl	80075c8 <__multiply>
 8006f06:	4649      	mov	r1, r9
 8006f08:	9004      	str	r0, [sp, #16]
 8006f0a:	4658      	mov	r0, fp
 8006f0c:	f000 fa92 	bl	8007434 <_Bfree>
 8006f10:	9b04      	ldr	r3, [sp, #16]
 8006f12:	4699      	mov	r9, r3
 8006f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f16:	1b1a      	subs	r2, r3, r4
 8006f18:	d004      	beq.n	8006f24 <_dtoa_r+0x78c>
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	4658      	mov	r0, fp
 8006f1e:	f000 fbfd 	bl	800771c <__pow5mult>
 8006f22:	4681      	mov	r9, r0
 8006f24:	2101      	movs	r1, #1
 8006f26:	4658      	mov	r0, fp
 8006f28:	f000 fb38 	bl	800759c <__i2b>
 8006f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f2e:	4604      	mov	r4, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 81cf 	beq.w	80072d4 <_dtoa_r+0xb3c>
 8006f36:	461a      	mov	r2, r3
 8006f38:	4601      	mov	r1, r0
 8006f3a:	4658      	mov	r0, fp
 8006f3c:	f000 fbee 	bl	800771c <__pow5mult>
 8006f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	4604      	mov	r4, r0
 8006f46:	f300 8095 	bgt.w	8007074 <_dtoa_r+0x8dc>
 8006f4a:	9b02      	ldr	r3, [sp, #8]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f040 8087 	bne.w	8007060 <_dtoa_r+0x8c8>
 8006f52:	9b03      	ldr	r3, [sp, #12]
 8006f54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f040 8089 	bne.w	8007070 <_dtoa_r+0x8d8>
 8006f5e:	9b03      	ldr	r3, [sp, #12]
 8006f60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f64:	0d1b      	lsrs	r3, r3, #20
 8006f66:	051b      	lsls	r3, r3, #20
 8006f68:	b12b      	cbz	r3, 8006f76 <_dtoa_r+0x7de>
 8006f6a:	9b08      	ldr	r3, [sp, #32]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	9308      	str	r3, [sp, #32]
 8006f70:	f108 0801 	add.w	r8, r8, #1
 8006f74:	2301      	movs	r3, #1
 8006f76:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 81b0 	beq.w	80072e0 <_dtoa_r+0xb48>
 8006f80:	6923      	ldr	r3, [r4, #16]
 8006f82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f86:	6918      	ldr	r0, [r3, #16]
 8006f88:	f000 fabc 	bl	8007504 <__hi0bits>
 8006f8c:	f1c0 0020 	rsb	r0, r0, #32
 8006f90:	9b08      	ldr	r3, [sp, #32]
 8006f92:	4418      	add	r0, r3
 8006f94:	f010 001f 	ands.w	r0, r0, #31
 8006f98:	d077      	beq.n	800708a <_dtoa_r+0x8f2>
 8006f9a:	f1c0 0320 	rsb	r3, r0, #32
 8006f9e:	2b04      	cmp	r3, #4
 8006fa0:	dd6b      	ble.n	800707a <_dtoa_r+0x8e2>
 8006fa2:	9b08      	ldr	r3, [sp, #32]
 8006fa4:	f1c0 001c 	rsb	r0, r0, #28
 8006fa8:	4403      	add	r3, r0
 8006faa:	4480      	add	r8, r0
 8006fac:	4406      	add	r6, r0
 8006fae:	9308      	str	r3, [sp, #32]
 8006fb0:	f1b8 0f00 	cmp.w	r8, #0
 8006fb4:	dd05      	ble.n	8006fc2 <_dtoa_r+0x82a>
 8006fb6:	4649      	mov	r1, r9
 8006fb8:	4642      	mov	r2, r8
 8006fba:	4658      	mov	r0, fp
 8006fbc:	f000 fc08 	bl	80077d0 <__lshift>
 8006fc0:	4681      	mov	r9, r0
 8006fc2:	9b08      	ldr	r3, [sp, #32]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	dd05      	ble.n	8006fd4 <_dtoa_r+0x83c>
 8006fc8:	4621      	mov	r1, r4
 8006fca:	461a      	mov	r2, r3
 8006fcc:	4658      	mov	r0, fp
 8006fce:	f000 fbff 	bl	80077d0 <__lshift>
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d059      	beq.n	800708e <_dtoa_r+0x8f6>
 8006fda:	4621      	mov	r1, r4
 8006fdc:	4648      	mov	r0, r9
 8006fde:	f000 fc63 	bl	80078a8 <__mcmp>
 8006fe2:	2800      	cmp	r0, #0
 8006fe4:	da53      	bge.n	800708e <_dtoa_r+0x8f6>
 8006fe6:	1e7b      	subs	r3, r7, #1
 8006fe8:	9304      	str	r3, [sp, #16]
 8006fea:	4649      	mov	r1, r9
 8006fec:	2300      	movs	r3, #0
 8006fee:	220a      	movs	r2, #10
 8006ff0:	4658      	mov	r0, fp
 8006ff2:	f000 fa41 	bl	8007478 <__multadd>
 8006ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ff8:	4681      	mov	r9, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f000 8172 	beq.w	80072e4 <_dtoa_r+0xb4c>
 8007000:	2300      	movs	r3, #0
 8007002:	4629      	mov	r1, r5
 8007004:	220a      	movs	r2, #10
 8007006:	4658      	mov	r0, fp
 8007008:	f000 fa36 	bl	8007478 <__multadd>
 800700c:	9b00      	ldr	r3, [sp, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	4605      	mov	r5, r0
 8007012:	dc67      	bgt.n	80070e4 <_dtoa_r+0x94c>
 8007014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007016:	2b02      	cmp	r3, #2
 8007018:	dc41      	bgt.n	800709e <_dtoa_r+0x906>
 800701a:	e063      	b.n	80070e4 <_dtoa_r+0x94c>
 800701c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800701e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007022:	e746      	b.n	8006eb2 <_dtoa_r+0x71a>
 8007024:	9b07      	ldr	r3, [sp, #28]
 8007026:	1e5c      	subs	r4, r3, #1
 8007028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800702a:	42a3      	cmp	r3, r4
 800702c:	bfbf      	itttt	lt
 800702e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007030:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007032:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007034:	1ae3      	sublt	r3, r4, r3
 8007036:	bfb4      	ite	lt
 8007038:	18d2      	addlt	r2, r2, r3
 800703a:	1b1c      	subge	r4, r3, r4
 800703c:	9b07      	ldr	r3, [sp, #28]
 800703e:	bfbc      	itt	lt
 8007040:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007042:	2400      	movlt	r4, #0
 8007044:	2b00      	cmp	r3, #0
 8007046:	bfb5      	itete	lt
 8007048:	eba8 0603 	sublt.w	r6, r8, r3
 800704c:	9b07      	ldrge	r3, [sp, #28]
 800704e:	2300      	movlt	r3, #0
 8007050:	4646      	movge	r6, r8
 8007052:	e730      	b.n	8006eb6 <_dtoa_r+0x71e>
 8007054:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007056:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007058:	4646      	mov	r6, r8
 800705a:	e735      	b.n	8006ec8 <_dtoa_r+0x730>
 800705c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800705e:	e75c      	b.n	8006f1a <_dtoa_r+0x782>
 8007060:	2300      	movs	r3, #0
 8007062:	e788      	b.n	8006f76 <_dtoa_r+0x7de>
 8007064:	3fe00000 	.word	0x3fe00000
 8007068:	40240000 	.word	0x40240000
 800706c:	40140000 	.word	0x40140000
 8007070:	9b02      	ldr	r3, [sp, #8]
 8007072:	e780      	b.n	8006f76 <_dtoa_r+0x7de>
 8007074:	2300      	movs	r3, #0
 8007076:	930a      	str	r3, [sp, #40]	@ 0x28
 8007078:	e782      	b.n	8006f80 <_dtoa_r+0x7e8>
 800707a:	d099      	beq.n	8006fb0 <_dtoa_r+0x818>
 800707c:	9a08      	ldr	r2, [sp, #32]
 800707e:	331c      	adds	r3, #28
 8007080:	441a      	add	r2, r3
 8007082:	4498      	add	r8, r3
 8007084:	441e      	add	r6, r3
 8007086:	9208      	str	r2, [sp, #32]
 8007088:	e792      	b.n	8006fb0 <_dtoa_r+0x818>
 800708a:	4603      	mov	r3, r0
 800708c:	e7f6      	b.n	800707c <_dtoa_r+0x8e4>
 800708e:	9b07      	ldr	r3, [sp, #28]
 8007090:	9704      	str	r7, [sp, #16]
 8007092:	2b00      	cmp	r3, #0
 8007094:	dc20      	bgt.n	80070d8 <_dtoa_r+0x940>
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800709a:	2b02      	cmp	r3, #2
 800709c:	dd1e      	ble.n	80070dc <_dtoa_r+0x944>
 800709e:	9b00      	ldr	r3, [sp, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f47f aec0 	bne.w	8006e26 <_dtoa_r+0x68e>
 80070a6:	4621      	mov	r1, r4
 80070a8:	2205      	movs	r2, #5
 80070aa:	4658      	mov	r0, fp
 80070ac:	f000 f9e4 	bl	8007478 <__multadd>
 80070b0:	4601      	mov	r1, r0
 80070b2:	4604      	mov	r4, r0
 80070b4:	4648      	mov	r0, r9
 80070b6:	f000 fbf7 	bl	80078a8 <__mcmp>
 80070ba:	2800      	cmp	r0, #0
 80070bc:	f77f aeb3 	ble.w	8006e26 <_dtoa_r+0x68e>
 80070c0:	4656      	mov	r6, sl
 80070c2:	2331      	movs	r3, #49	@ 0x31
 80070c4:	f806 3b01 	strb.w	r3, [r6], #1
 80070c8:	9b04      	ldr	r3, [sp, #16]
 80070ca:	3301      	adds	r3, #1
 80070cc:	9304      	str	r3, [sp, #16]
 80070ce:	e6ae      	b.n	8006e2e <_dtoa_r+0x696>
 80070d0:	9c07      	ldr	r4, [sp, #28]
 80070d2:	9704      	str	r7, [sp, #16]
 80070d4:	4625      	mov	r5, r4
 80070d6:	e7f3      	b.n	80070c0 <_dtoa_r+0x928>
 80070d8:	9b07      	ldr	r3, [sp, #28]
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 8104 	beq.w	80072ec <_dtoa_r+0xb54>
 80070e4:	2e00      	cmp	r6, #0
 80070e6:	dd05      	ble.n	80070f4 <_dtoa_r+0x95c>
 80070e8:	4629      	mov	r1, r5
 80070ea:	4632      	mov	r2, r6
 80070ec:	4658      	mov	r0, fp
 80070ee:	f000 fb6f 	bl	80077d0 <__lshift>
 80070f2:	4605      	mov	r5, r0
 80070f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d05a      	beq.n	80071b0 <_dtoa_r+0xa18>
 80070fa:	6869      	ldr	r1, [r5, #4]
 80070fc:	4658      	mov	r0, fp
 80070fe:	f000 f959 	bl	80073b4 <_Balloc>
 8007102:	4606      	mov	r6, r0
 8007104:	b928      	cbnz	r0, 8007112 <_dtoa_r+0x97a>
 8007106:	4b84      	ldr	r3, [pc, #528]	@ (8007318 <_dtoa_r+0xb80>)
 8007108:	4602      	mov	r2, r0
 800710a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800710e:	f7ff bb5a 	b.w	80067c6 <_dtoa_r+0x2e>
 8007112:	692a      	ldr	r2, [r5, #16]
 8007114:	3202      	adds	r2, #2
 8007116:	0092      	lsls	r2, r2, #2
 8007118:	f105 010c 	add.w	r1, r5, #12
 800711c:	300c      	adds	r0, #12
 800711e:	f000 fee9 	bl	8007ef4 <memcpy>
 8007122:	2201      	movs	r2, #1
 8007124:	4631      	mov	r1, r6
 8007126:	4658      	mov	r0, fp
 8007128:	f000 fb52 	bl	80077d0 <__lshift>
 800712c:	f10a 0301 	add.w	r3, sl, #1
 8007130:	9307      	str	r3, [sp, #28]
 8007132:	9b00      	ldr	r3, [sp, #0]
 8007134:	4453      	add	r3, sl
 8007136:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007138:	9b02      	ldr	r3, [sp, #8]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	462f      	mov	r7, r5
 8007140:	930a      	str	r3, [sp, #40]	@ 0x28
 8007142:	4605      	mov	r5, r0
 8007144:	9b07      	ldr	r3, [sp, #28]
 8007146:	4621      	mov	r1, r4
 8007148:	3b01      	subs	r3, #1
 800714a:	4648      	mov	r0, r9
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	f7ff fa98 	bl	8006682 <quorem>
 8007152:	4639      	mov	r1, r7
 8007154:	9002      	str	r0, [sp, #8]
 8007156:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800715a:	4648      	mov	r0, r9
 800715c:	f000 fba4 	bl	80078a8 <__mcmp>
 8007160:	462a      	mov	r2, r5
 8007162:	9008      	str	r0, [sp, #32]
 8007164:	4621      	mov	r1, r4
 8007166:	4658      	mov	r0, fp
 8007168:	f000 fbba 	bl	80078e0 <__mdiff>
 800716c:	68c2      	ldr	r2, [r0, #12]
 800716e:	4606      	mov	r6, r0
 8007170:	bb02      	cbnz	r2, 80071b4 <_dtoa_r+0xa1c>
 8007172:	4601      	mov	r1, r0
 8007174:	4648      	mov	r0, r9
 8007176:	f000 fb97 	bl	80078a8 <__mcmp>
 800717a:	4602      	mov	r2, r0
 800717c:	4631      	mov	r1, r6
 800717e:	4658      	mov	r0, fp
 8007180:	920e      	str	r2, [sp, #56]	@ 0x38
 8007182:	f000 f957 	bl	8007434 <_Bfree>
 8007186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800718a:	9e07      	ldr	r6, [sp, #28]
 800718c:	ea43 0102 	orr.w	r1, r3, r2
 8007190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007192:	4319      	orrs	r1, r3
 8007194:	d110      	bne.n	80071b8 <_dtoa_r+0xa20>
 8007196:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800719a:	d029      	beq.n	80071f0 <_dtoa_r+0xa58>
 800719c:	9b08      	ldr	r3, [sp, #32]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	dd02      	ble.n	80071a8 <_dtoa_r+0xa10>
 80071a2:	9b02      	ldr	r3, [sp, #8]
 80071a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80071a8:	9b00      	ldr	r3, [sp, #0]
 80071aa:	f883 8000 	strb.w	r8, [r3]
 80071ae:	e63f      	b.n	8006e30 <_dtoa_r+0x698>
 80071b0:	4628      	mov	r0, r5
 80071b2:	e7bb      	b.n	800712c <_dtoa_r+0x994>
 80071b4:	2201      	movs	r2, #1
 80071b6:	e7e1      	b.n	800717c <_dtoa_r+0x9e4>
 80071b8:	9b08      	ldr	r3, [sp, #32]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	db04      	blt.n	80071c8 <_dtoa_r+0xa30>
 80071be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80071c0:	430b      	orrs	r3, r1
 80071c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80071c4:	430b      	orrs	r3, r1
 80071c6:	d120      	bne.n	800720a <_dtoa_r+0xa72>
 80071c8:	2a00      	cmp	r2, #0
 80071ca:	dded      	ble.n	80071a8 <_dtoa_r+0xa10>
 80071cc:	4649      	mov	r1, r9
 80071ce:	2201      	movs	r2, #1
 80071d0:	4658      	mov	r0, fp
 80071d2:	f000 fafd 	bl	80077d0 <__lshift>
 80071d6:	4621      	mov	r1, r4
 80071d8:	4681      	mov	r9, r0
 80071da:	f000 fb65 	bl	80078a8 <__mcmp>
 80071de:	2800      	cmp	r0, #0
 80071e0:	dc03      	bgt.n	80071ea <_dtoa_r+0xa52>
 80071e2:	d1e1      	bne.n	80071a8 <_dtoa_r+0xa10>
 80071e4:	f018 0f01 	tst.w	r8, #1
 80071e8:	d0de      	beq.n	80071a8 <_dtoa_r+0xa10>
 80071ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071ee:	d1d8      	bne.n	80071a2 <_dtoa_r+0xa0a>
 80071f0:	9a00      	ldr	r2, [sp, #0]
 80071f2:	2339      	movs	r3, #57	@ 0x39
 80071f4:	7013      	strb	r3, [r2, #0]
 80071f6:	4633      	mov	r3, r6
 80071f8:	461e      	mov	r6, r3
 80071fa:	3b01      	subs	r3, #1
 80071fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007200:	2a39      	cmp	r2, #57	@ 0x39
 8007202:	d052      	beq.n	80072aa <_dtoa_r+0xb12>
 8007204:	3201      	adds	r2, #1
 8007206:	701a      	strb	r2, [r3, #0]
 8007208:	e612      	b.n	8006e30 <_dtoa_r+0x698>
 800720a:	2a00      	cmp	r2, #0
 800720c:	dd07      	ble.n	800721e <_dtoa_r+0xa86>
 800720e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007212:	d0ed      	beq.n	80071f0 <_dtoa_r+0xa58>
 8007214:	9a00      	ldr	r2, [sp, #0]
 8007216:	f108 0301 	add.w	r3, r8, #1
 800721a:	7013      	strb	r3, [r2, #0]
 800721c:	e608      	b.n	8006e30 <_dtoa_r+0x698>
 800721e:	9b07      	ldr	r3, [sp, #28]
 8007220:	9a07      	ldr	r2, [sp, #28]
 8007222:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007228:	4293      	cmp	r3, r2
 800722a:	d028      	beq.n	800727e <_dtoa_r+0xae6>
 800722c:	4649      	mov	r1, r9
 800722e:	2300      	movs	r3, #0
 8007230:	220a      	movs	r2, #10
 8007232:	4658      	mov	r0, fp
 8007234:	f000 f920 	bl	8007478 <__multadd>
 8007238:	42af      	cmp	r7, r5
 800723a:	4681      	mov	r9, r0
 800723c:	f04f 0300 	mov.w	r3, #0
 8007240:	f04f 020a 	mov.w	r2, #10
 8007244:	4639      	mov	r1, r7
 8007246:	4658      	mov	r0, fp
 8007248:	d107      	bne.n	800725a <_dtoa_r+0xac2>
 800724a:	f000 f915 	bl	8007478 <__multadd>
 800724e:	4607      	mov	r7, r0
 8007250:	4605      	mov	r5, r0
 8007252:	9b07      	ldr	r3, [sp, #28]
 8007254:	3301      	adds	r3, #1
 8007256:	9307      	str	r3, [sp, #28]
 8007258:	e774      	b.n	8007144 <_dtoa_r+0x9ac>
 800725a:	f000 f90d 	bl	8007478 <__multadd>
 800725e:	4629      	mov	r1, r5
 8007260:	4607      	mov	r7, r0
 8007262:	2300      	movs	r3, #0
 8007264:	220a      	movs	r2, #10
 8007266:	4658      	mov	r0, fp
 8007268:	f000 f906 	bl	8007478 <__multadd>
 800726c:	4605      	mov	r5, r0
 800726e:	e7f0      	b.n	8007252 <_dtoa_r+0xaba>
 8007270:	9b00      	ldr	r3, [sp, #0]
 8007272:	2b00      	cmp	r3, #0
 8007274:	bfcc      	ite	gt
 8007276:	461e      	movgt	r6, r3
 8007278:	2601      	movle	r6, #1
 800727a:	4456      	add	r6, sl
 800727c:	2700      	movs	r7, #0
 800727e:	4649      	mov	r1, r9
 8007280:	2201      	movs	r2, #1
 8007282:	4658      	mov	r0, fp
 8007284:	f000 faa4 	bl	80077d0 <__lshift>
 8007288:	4621      	mov	r1, r4
 800728a:	4681      	mov	r9, r0
 800728c:	f000 fb0c 	bl	80078a8 <__mcmp>
 8007290:	2800      	cmp	r0, #0
 8007292:	dcb0      	bgt.n	80071f6 <_dtoa_r+0xa5e>
 8007294:	d102      	bne.n	800729c <_dtoa_r+0xb04>
 8007296:	f018 0f01 	tst.w	r8, #1
 800729a:	d1ac      	bne.n	80071f6 <_dtoa_r+0xa5e>
 800729c:	4633      	mov	r3, r6
 800729e:	461e      	mov	r6, r3
 80072a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072a4:	2a30      	cmp	r2, #48	@ 0x30
 80072a6:	d0fa      	beq.n	800729e <_dtoa_r+0xb06>
 80072a8:	e5c2      	b.n	8006e30 <_dtoa_r+0x698>
 80072aa:	459a      	cmp	sl, r3
 80072ac:	d1a4      	bne.n	80071f8 <_dtoa_r+0xa60>
 80072ae:	9b04      	ldr	r3, [sp, #16]
 80072b0:	3301      	adds	r3, #1
 80072b2:	9304      	str	r3, [sp, #16]
 80072b4:	2331      	movs	r3, #49	@ 0x31
 80072b6:	f88a 3000 	strb.w	r3, [sl]
 80072ba:	e5b9      	b.n	8006e30 <_dtoa_r+0x698>
 80072bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80072be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800731c <_dtoa_r+0xb84>
 80072c2:	b11b      	cbz	r3, 80072cc <_dtoa_r+0xb34>
 80072c4:	f10a 0308 	add.w	r3, sl, #8
 80072c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80072ca:	6013      	str	r3, [r2, #0]
 80072cc:	4650      	mov	r0, sl
 80072ce:	b019      	add	sp, #100	@ 0x64
 80072d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d6:	2b01      	cmp	r3, #1
 80072d8:	f77f ae37 	ble.w	8006f4a <_dtoa_r+0x7b2>
 80072dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072de:	930a      	str	r3, [sp, #40]	@ 0x28
 80072e0:	2001      	movs	r0, #1
 80072e2:	e655      	b.n	8006f90 <_dtoa_r+0x7f8>
 80072e4:	9b00      	ldr	r3, [sp, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f77f aed6 	ble.w	8007098 <_dtoa_r+0x900>
 80072ec:	4656      	mov	r6, sl
 80072ee:	4621      	mov	r1, r4
 80072f0:	4648      	mov	r0, r9
 80072f2:	f7ff f9c6 	bl	8006682 <quorem>
 80072f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80072fa:	f806 8b01 	strb.w	r8, [r6], #1
 80072fe:	9b00      	ldr	r3, [sp, #0]
 8007300:	eba6 020a 	sub.w	r2, r6, sl
 8007304:	4293      	cmp	r3, r2
 8007306:	ddb3      	ble.n	8007270 <_dtoa_r+0xad8>
 8007308:	4649      	mov	r1, r9
 800730a:	2300      	movs	r3, #0
 800730c:	220a      	movs	r2, #10
 800730e:	4658      	mov	r0, fp
 8007310:	f000 f8b2 	bl	8007478 <__multadd>
 8007314:	4681      	mov	r9, r0
 8007316:	e7ea      	b.n	80072ee <_dtoa_r+0xb56>
 8007318:	08008670 	.word	0x08008670
 800731c:	080085f4 	.word	0x080085f4

08007320 <_free_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4605      	mov	r5, r0
 8007324:	2900      	cmp	r1, #0
 8007326:	d041      	beq.n	80073ac <_free_r+0x8c>
 8007328:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800732c:	1f0c      	subs	r4, r1, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	bfb8      	it	lt
 8007332:	18e4      	addlt	r4, r4, r3
 8007334:	f7fe fb14 	bl	8005960 <__malloc_lock>
 8007338:	4a1d      	ldr	r2, [pc, #116]	@ (80073b0 <_free_r+0x90>)
 800733a:	6813      	ldr	r3, [r2, #0]
 800733c:	b933      	cbnz	r3, 800734c <_free_r+0x2c>
 800733e:	6063      	str	r3, [r4, #4]
 8007340:	6014      	str	r4, [r2, #0]
 8007342:	4628      	mov	r0, r5
 8007344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007348:	f7fe bb10 	b.w	800596c <__malloc_unlock>
 800734c:	42a3      	cmp	r3, r4
 800734e:	d908      	bls.n	8007362 <_free_r+0x42>
 8007350:	6820      	ldr	r0, [r4, #0]
 8007352:	1821      	adds	r1, r4, r0
 8007354:	428b      	cmp	r3, r1
 8007356:	bf01      	itttt	eq
 8007358:	6819      	ldreq	r1, [r3, #0]
 800735a:	685b      	ldreq	r3, [r3, #4]
 800735c:	1809      	addeq	r1, r1, r0
 800735e:	6021      	streq	r1, [r4, #0]
 8007360:	e7ed      	b.n	800733e <_free_r+0x1e>
 8007362:	461a      	mov	r2, r3
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	b10b      	cbz	r3, 800736c <_free_r+0x4c>
 8007368:	42a3      	cmp	r3, r4
 800736a:	d9fa      	bls.n	8007362 <_free_r+0x42>
 800736c:	6811      	ldr	r1, [r2, #0]
 800736e:	1850      	adds	r0, r2, r1
 8007370:	42a0      	cmp	r0, r4
 8007372:	d10b      	bne.n	800738c <_free_r+0x6c>
 8007374:	6820      	ldr	r0, [r4, #0]
 8007376:	4401      	add	r1, r0
 8007378:	1850      	adds	r0, r2, r1
 800737a:	4283      	cmp	r3, r0
 800737c:	6011      	str	r1, [r2, #0]
 800737e:	d1e0      	bne.n	8007342 <_free_r+0x22>
 8007380:	6818      	ldr	r0, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	6053      	str	r3, [r2, #4]
 8007386:	4408      	add	r0, r1
 8007388:	6010      	str	r0, [r2, #0]
 800738a:	e7da      	b.n	8007342 <_free_r+0x22>
 800738c:	d902      	bls.n	8007394 <_free_r+0x74>
 800738e:	230c      	movs	r3, #12
 8007390:	602b      	str	r3, [r5, #0]
 8007392:	e7d6      	b.n	8007342 <_free_r+0x22>
 8007394:	6820      	ldr	r0, [r4, #0]
 8007396:	1821      	adds	r1, r4, r0
 8007398:	428b      	cmp	r3, r1
 800739a:	bf04      	itt	eq
 800739c:	6819      	ldreq	r1, [r3, #0]
 800739e:	685b      	ldreq	r3, [r3, #4]
 80073a0:	6063      	str	r3, [r4, #4]
 80073a2:	bf04      	itt	eq
 80073a4:	1809      	addeq	r1, r1, r0
 80073a6:	6021      	streq	r1, [r4, #0]
 80073a8:	6054      	str	r4, [r2, #4]
 80073aa:	e7ca      	b.n	8007342 <_free_r+0x22>
 80073ac:	bd38      	pop	{r3, r4, r5, pc}
 80073ae:	bf00      	nop
 80073b0:	200003a0 	.word	0x200003a0

080073b4 <_Balloc>:
 80073b4:	b570      	push	{r4, r5, r6, lr}
 80073b6:	69c6      	ldr	r6, [r0, #28]
 80073b8:	4604      	mov	r4, r0
 80073ba:	460d      	mov	r5, r1
 80073bc:	b976      	cbnz	r6, 80073dc <_Balloc+0x28>
 80073be:	2010      	movs	r0, #16
 80073c0:	f7fe fa1c 	bl	80057fc <malloc>
 80073c4:	4602      	mov	r2, r0
 80073c6:	61e0      	str	r0, [r4, #28]
 80073c8:	b920      	cbnz	r0, 80073d4 <_Balloc+0x20>
 80073ca:	4b18      	ldr	r3, [pc, #96]	@ (800742c <_Balloc+0x78>)
 80073cc:	4818      	ldr	r0, [pc, #96]	@ (8007430 <_Balloc+0x7c>)
 80073ce:	216b      	movs	r1, #107	@ 0x6b
 80073d0:	f000 fd9e 	bl	8007f10 <__assert_func>
 80073d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073d8:	6006      	str	r6, [r0, #0]
 80073da:	60c6      	str	r6, [r0, #12]
 80073dc:	69e6      	ldr	r6, [r4, #28]
 80073de:	68f3      	ldr	r3, [r6, #12]
 80073e0:	b183      	cbz	r3, 8007404 <_Balloc+0x50>
 80073e2:	69e3      	ldr	r3, [r4, #28]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073ea:	b9b8      	cbnz	r0, 800741c <_Balloc+0x68>
 80073ec:	2101      	movs	r1, #1
 80073ee:	fa01 f605 	lsl.w	r6, r1, r5
 80073f2:	1d72      	adds	r2, r6, #5
 80073f4:	0092      	lsls	r2, r2, #2
 80073f6:	4620      	mov	r0, r4
 80073f8:	f000 fda8 	bl	8007f4c <_calloc_r>
 80073fc:	b160      	cbz	r0, 8007418 <_Balloc+0x64>
 80073fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007402:	e00e      	b.n	8007422 <_Balloc+0x6e>
 8007404:	2221      	movs	r2, #33	@ 0x21
 8007406:	2104      	movs	r1, #4
 8007408:	4620      	mov	r0, r4
 800740a:	f000 fd9f 	bl	8007f4c <_calloc_r>
 800740e:	69e3      	ldr	r3, [r4, #28]
 8007410:	60f0      	str	r0, [r6, #12]
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1e4      	bne.n	80073e2 <_Balloc+0x2e>
 8007418:	2000      	movs	r0, #0
 800741a:	bd70      	pop	{r4, r5, r6, pc}
 800741c:	6802      	ldr	r2, [r0, #0]
 800741e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007422:	2300      	movs	r3, #0
 8007424:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007428:	e7f7      	b.n	800741a <_Balloc+0x66>
 800742a:	bf00      	nop
 800742c:	08008601 	.word	0x08008601
 8007430:	08008681 	.word	0x08008681

08007434 <_Bfree>:
 8007434:	b570      	push	{r4, r5, r6, lr}
 8007436:	69c6      	ldr	r6, [r0, #28]
 8007438:	4605      	mov	r5, r0
 800743a:	460c      	mov	r4, r1
 800743c:	b976      	cbnz	r6, 800745c <_Bfree+0x28>
 800743e:	2010      	movs	r0, #16
 8007440:	f7fe f9dc 	bl	80057fc <malloc>
 8007444:	4602      	mov	r2, r0
 8007446:	61e8      	str	r0, [r5, #28]
 8007448:	b920      	cbnz	r0, 8007454 <_Bfree+0x20>
 800744a:	4b09      	ldr	r3, [pc, #36]	@ (8007470 <_Bfree+0x3c>)
 800744c:	4809      	ldr	r0, [pc, #36]	@ (8007474 <_Bfree+0x40>)
 800744e:	218f      	movs	r1, #143	@ 0x8f
 8007450:	f000 fd5e 	bl	8007f10 <__assert_func>
 8007454:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007458:	6006      	str	r6, [r0, #0]
 800745a:	60c6      	str	r6, [r0, #12]
 800745c:	b13c      	cbz	r4, 800746e <_Bfree+0x3a>
 800745e:	69eb      	ldr	r3, [r5, #28]
 8007460:	6862      	ldr	r2, [r4, #4]
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007468:	6021      	str	r1, [r4, #0]
 800746a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800746e:	bd70      	pop	{r4, r5, r6, pc}
 8007470:	08008601 	.word	0x08008601
 8007474:	08008681 	.word	0x08008681

08007478 <__multadd>:
 8007478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800747c:	690d      	ldr	r5, [r1, #16]
 800747e:	4607      	mov	r7, r0
 8007480:	460c      	mov	r4, r1
 8007482:	461e      	mov	r6, r3
 8007484:	f101 0c14 	add.w	ip, r1, #20
 8007488:	2000      	movs	r0, #0
 800748a:	f8dc 3000 	ldr.w	r3, [ip]
 800748e:	b299      	uxth	r1, r3
 8007490:	fb02 6101 	mla	r1, r2, r1, r6
 8007494:	0c1e      	lsrs	r6, r3, #16
 8007496:	0c0b      	lsrs	r3, r1, #16
 8007498:	fb02 3306 	mla	r3, r2, r6, r3
 800749c:	b289      	uxth	r1, r1
 800749e:	3001      	adds	r0, #1
 80074a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074a4:	4285      	cmp	r5, r0
 80074a6:	f84c 1b04 	str.w	r1, [ip], #4
 80074aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074ae:	dcec      	bgt.n	800748a <__multadd+0x12>
 80074b0:	b30e      	cbz	r6, 80074f6 <__multadd+0x7e>
 80074b2:	68a3      	ldr	r3, [r4, #8]
 80074b4:	42ab      	cmp	r3, r5
 80074b6:	dc19      	bgt.n	80074ec <__multadd+0x74>
 80074b8:	6861      	ldr	r1, [r4, #4]
 80074ba:	4638      	mov	r0, r7
 80074bc:	3101      	adds	r1, #1
 80074be:	f7ff ff79 	bl	80073b4 <_Balloc>
 80074c2:	4680      	mov	r8, r0
 80074c4:	b928      	cbnz	r0, 80074d2 <__multadd+0x5a>
 80074c6:	4602      	mov	r2, r0
 80074c8:	4b0c      	ldr	r3, [pc, #48]	@ (80074fc <__multadd+0x84>)
 80074ca:	480d      	ldr	r0, [pc, #52]	@ (8007500 <__multadd+0x88>)
 80074cc:	21ba      	movs	r1, #186	@ 0xba
 80074ce:	f000 fd1f 	bl	8007f10 <__assert_func>
 80074d2:	6922      	ldr	r2, [r4, #16]
 80074d4:	3202      	adds	r2, #2
 80074d6:	f104 010c 	add.w	r1, r4, #12
 80074da:	0092      	lsls	r2, r2, #2
 80074dc:	300c      	adds	r0, #12
 80074de:	f000 fd09 	bl	8007ef4 <memcpy>
 80074e2:	4621      	mov	r1, r4
 80074e4:	4638      	mov	r0, r7
 80074e6:	f7ff ffa5 	bl	8007434 <_Bfree>
 80074ea:	4644      	mov	r4, r8
 80074ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074f0:	3501      	adds	r5, #1
 80074f2:	615e      	str	r6, [r3, #20]
 80074f4:	6125      	str	r5, [r4, #16]
 80074f6:	4620      	mov	r0, r4
 80074f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074fc:	08008670 	.word	0x08008670
 8007500:	08008681 	.word	0x08008681

08007504 <__hi0bits>:
 8007504:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007508:	4603      	mov	r3, r0
 800750a:	bf36      	itet	cc
 800750c:	0403      	lslcc	r3, r0, #16
 800750e:	2000      	movcs	r0, #0
 8007510:	2010      	movcc	r0, #16
 8007512:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007516:	bf3c      	itt	cc
 8007518:	021b      	lslcc	r3, r3, #8
 800751a:	3008      	addcc	r0, #8
 800751c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007520:	bf3c      	itt	cc
 8007522:	011b      	lslcc	r3, r3, #4
 8007524:	3004      	addcc	r0, #4
 8007526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800752a:	bf3c      	itt	cc
 800752c:	009b      	lslcc	r3, r3, #2
 800752e:	3002      	addcc	r0, #2
 8007530:	2b00      	cmp	r3, #0
 8007532:	db05      	blt.n	8007540 <__hi0bits+0x3c>
 8007534:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007538:	f100 0001 	add.w	r0, r0, #1
 800753c:	bf08      	it	eq
 800753e:	2020      	moveq	r0, #32
 8007540:	4770      	bx	lr

08007542 <__lo0bits>:
 8007542:	6803      	ldr	r3, [r0, #0]
 8007544:	4602      	mov	r2, r0
 8007546:	f013 0007 	ands.w	r0, r3, #7
 800754a:	d00b      	beq.n	8007564 <__lo0bits+0x22>
 800754c:	07d9      	lsls	r1, r3, #31
 800754e:	d421      	bmi.n	8007594 <__lo0bits+0x52>
 8007550:	0798      	lsls	r0, r3, #30
 8007552:	bf49      	itett	mi
 8007554:	085b      	lsrmi	r3, r3, #1
 8007556:	089b      	lsrpl	r3, r3, #2
 8007558:	2001      	movmi	r0, #1
 800755a:	6013      	strmi	r3, [r2, #0]
 800755c:	bf5c      	itt	pl
 800755e:	6013      	strpl	r3, [r2, #0]
 8007560:	2002      	movpl	r0, #2
 8007562:	4770      	bx	lr
 8007564:	b299      	uxth	r1, r3
 8007566:	b909      	cbnz	r1, 800756c <__lo0bits+0x2a>
 8007568:	0c1b      	lsrs	r3, r3, #16
 800756a:	2010      	movs	r0, #16
 800756c:	b2d9      	uxtb	r1, r3
 800756e:	b909      	cbnz	r1, 8007574 <__lo0bits+0x32>
 8007570:	3008      	adds	r0, #8
 8007572:	0a1b      	lsrs	r3, r3, #8
 8007574:	0719      	lsls	r1, r3, #28
 8007576:	bf04      	itt	eq
 8007578:	091b      	lsreq	r3, r3, #4
 800757a:	3004      	addeq	r0, #4
 800757c:	0799      	lsls	r1, r3, #30
 800757e:	bf04      	itt	eq
 8007580:	089b      	lsreq	r3, r3, #2
 8007582:	3002      	addeq	r0, #2
 8007584:	07d9      	lsls	r1, r3, #31
 8007586:	d403      	bmi.n	8007590 <__lo0bits+0x4e>
 8007588:	085b      	lsrs	r3, r3, #1
 800758a:	f100 0001 	add.w	r0, r0, #1
 800758e:	d003      	beq.n	8007598 <__lo0bits+0x56>
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	4770      	bx	lr
 8007594:	2000      	movs	r0, #0
 8007596:	4770      	bx	lr
 8007598:	2020      	movs	r0, #32
 800759a:	4770      	bx	lr

0800759c <__i2b>:
 800759c:	b510      	push	{r4, lr}
 800759e:	460c      	mov	r4, r1
 80075a0:	2101      	movs	r1, #1
 80075a2:	f7ff ff07 	bl	80073b4 <_Balloc>
 80075a6:	4602      	mov	r2, r0
 80075a8:	b928      	cbnz	r0, 80075b6 <__i2b+0x1a>
 80075aa:	4b05      	ldr	r3, [pc, #20]	@ (80075c0 <__i2b+0x24>)
 80075ac:	4805      	ldr	r0, [pc, #20]	@ (80075c4 <__i2b+0x28>)
 80075ae:	f240 1145 	movw	r1, #325	@ 0x145
 80075b2:	f000 fcad 	bl	8007f10 <__assert_func>
 80075b6:	2301      	movs	r3, #1
 80075b8:	6144      	str	r4, [r0, #20]
 80075ba:	6103      	str	r3, [r0, #16]
 80075bc:	bd10      	pop	{r4, pc}
 80075be:	bf00      	nop
 80075c0:	08008670 	.word	0x08008670
 80075c4:	08008681 	.word	0x08008681

080075c8 <__multiply>:
 80075c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075cc:	4614      	mov	r4, r2
 80075ce:	690a      	ldr	r2, [r1, #16]
 80075d0:	6923      	ldr	r3, [r4, #16]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	bfa8      	it	ge
 80075d6:	4623      	movge	r3, r4
 80075d8:	460f      	mov	r7, r1
 80075da:	bfa4      	itt	ge
 80075dc:	460c      	movge	r4, r1
 80075de:	461f      	movge	r7, r3
 80075e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80075e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80075e8:	68a3      	ldr	r3, [r4, #8]
 80075ea:	6861      	ldr	r1, [r4, #4]
 80075ec:	eb0a 0609 	add.w	r6, sl, r9
 80075f0:	42b3      	cmp	r3, r6
 80075f2:	b085      	sub	sp, #20
 80075f4:	bfb8      	it	lt
 80075f6:	3101      	addlt	r1, #1
 80075f8:	f7ff fedc 	bl	80073b4 <_Balloc>
 80075fc:	b930      	cbnz	r0, 800760c <__multiply+0x44>
 80075fe:	4602      	mov	r2, r0
 8007600:	4b44      	ldr	r3, [pc, #272]	@ (8007714 <__multiply+0x14c>)
 8007602:	4845      	ldr	r0, [pc, #276]	@ (8007718 <__multiply+0x150>)
 8007604:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007608:	f000 fc82 	bl	8007f10 <__assert_func>
 800760c:	f100 0514 	add.w	r5, r0, #20
 8007610:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007614:	462b      	mov	r3, r5
 8007616:	2200      	movs	r2, #0
 8007618:	4543      	cmp	r3, r8
 800761a:	d321      	bcc.n	8007660 <__multiply+0x98>
 800761c:	f107 0114 	add.w	r1, r7, #20
 8007620:	f104 0214 	add.w	r2, r4, #20
 8007624:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007628:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800762c:	9302      	str	r3, [sp, #8]
 800762e:	1b13      	subs	r3, r2, r4
 8007630:	3b15      	subs	r3, #21
 8007632:	f023 0303 	bic.w	r3, r3, #3
 8007636:	3304      	adds	r3, #4
 8007638:	f104 0715 	add.w	r7, r4, #21
 800763c:	42ba      	cmp	r2, r7
 800763e:	bf38      	it	cc
 8007640:	2304      	movcc	r3, #4
 8007642:	9301      	str	r3, [sp, #4]
 8007644:	9b02      	ldr	r3, [sp, #8]
 8007646:	9103      	str	r1, [sp, #12]
 8007648:	428b      	cmp	r3, r1
 800764a:	d80c      	bhi.n	8007666 <__multiply+0x9e>
 800764c:	2e00      	cmp	r6, #0
 800764e:	dd03      	ble.n	8007658 <__multiply+0x90>
 8007650:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007654:	2b00      	cmp	r3, #0
 8007656:	d05b      	beq.n	8007710 <__multiply+0x148>
 8007658:	6106      	str	r6, [r0, #16]
 800765a:	b005      	add	sp, #20
 800765c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007660:	f843 2b04 	str.w	r2, [r3], #4
 8007664:	e7d8      	b.n	8007618 <__multiply+0x50>
 8007666:	f8b1 a000 	ldrh.w	sl, [r1]
 800766a:	f1ba 0f00 	cmp.w	sl, #0
 800766e:	d024      	beq.n	80076ba <__multiply+0xf2>
 8007670:	f104 0e14 	add.w	lr, r4, #20
 8007674:	46a9      	mov	r9, r5
 8007676:	f04f 0c00 	mov.w	ip, #0
 800767a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800767e:	f8d9 3000 	ldr.w	r3, [r9]
 8007682:	fa1f fb87 	uxth.w	fp, r7
 8007686:	b29b      	uxth	r3, r3
 8007688:	fb0a 330b 	mla	r3, sl, fp, r3
 800768c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007690:	f8d9 7000 	ldr.w	r7, [r9]
 8007694:	4463      	add	r3, ip
 8007696:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800769a:	fb0a c70b 	mla	r7, sl, fp, ip
 800769e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80076a8:	4572      	cmp	r2, lr
 80076aa:	f849 3b04 	str.w	r3, [r9], #4
 80076ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80076b2:	d8e2      	bhi.n	800767a <__multiply+0xb2>
 80076b4:	9b01      	ldr	r3, [sp, #4]
 80076b6:	f845 c003 	str.w	ip, [r5, r3]
 80076ba:	9b03      	ldr	r3, [sp, #12]
 80076bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80076c0:	3104      	adds	r1, #4
 80076c2:	f1b9 0f00 	cmp.w	r9, #0
 80076c6:	d021      	beq.n	800770c <__multiply+0x144>
 80076c8:	682b      	ldr	r3, [r5, #0]
 80076ca:	f104 0c14 	add.w	ip, r4, #20
 80076ce:	46ae      	mov	lr, r5
 80076d0:	f04f 0a00 	mov.w	sl, #0
 80076d4:	f8bc b000 	ldrh.w	fp, [ip]
 80076d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80076dc:	fb09 770b 	mla	r7, r9, fp, r7
 80076e0:	4457      	add	r7, sl
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80076e8:	f84e 3b04 	str.w	r3, [lr], #4
 80076ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076f4:	f8be 3000 	ldrh.w	r3, [lr]
 80076f8:	fb09 330a 	mla	r3, r9, sl, r3
 80076fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007700:	4562      	cmp	r2, ip
 8007702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007706:	d8e5      	bhi.n	80076d4 <__multiply+0x10c>
 8007708:	9f01      	ldr	r7, [sp, #4]
 800770a:	51eb      	str	r3, [r5, r7]
 800770c:	3504      	adds	r5, #4
 800770e:	e799      	b.n	8007644 <__multiply+0x7c>
 8007710:	3e01      	subs	r6, #1
 8007712:	e79b      	b.n	800764c <__multiply+0x84>
 8007714:	08008670 	.word	0x08008670
 8007718:	08008681 	.word	0x08008681

0800771c <__pow5mult>:
 800771c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007720:	4615      	mov	r5, r2
 8007722:	f012 0203 	ands.w	r2, r2, #3
 8007726:	4607      	mov	r7, r0
 8007728:	460e      	mov	r6, r1
 800772a:	d007      	beq.n	800773c <__pow5mult+0x20>
 800772c:	4c25      	ldr	r4, [pc, #148]	@ (80077c4 <__pow5mult+0xa8>)
 800772e:	3a01      	subs	r2, #1
 8007730:	2300      	movs	r3, #0
 8007732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007736:	f7ff fe9f 	bl	8007478 <__multadd>
 800773a:	4606      	mov	r6, r0
 800773c:	10ad      	asrs	r5, r5, #2
 800773e:	d03d      	beq.n	80077bc <__pow5mult+0xa0>
 8007740:	69fc      	ldr	r4, [r7, #28]
 8007742:	b97c      	cbnz	r4, 8007764 <__pow5mult+0x48>
 8007744:	2010      	movs	r0, #16
 8007746:	f7fe f859 	bl	80057fc <malloc>
 800774a:	4602      	mov	r2, r0
 800774c:	61f8      	str	r0, [r7, #28]
 800774e:	b928      	cbnz	r0, 800775c <__pow5mult+0x40>
 8007750:	4b1d      	ldr	r3, [pc, #116]	@ (80077c8 <__pow5mult+0xac>)
 8007752:	481e      	ldr	r0, [pc, #120]	@ (80077cc <__pow5mult+0xb0>)
 8007754:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007758:	f000 fbda 	bl	8007f10 <__assert_func>
 800775c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007760:	6004      	str	r4, [r0, #0]
 8007762:	60c4      	str	r4, [r0, #12]
 8007764:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800776c:	b94c      	cbnz	r4, 8007782 <__pow5mult+0x66>
 800776e:	f240 2171 	movw	r1, #625	@ 0x271
 8007772:	4638      	mov	r0, r7
 8007774:	f7ff ff12 	bl	800759c <__i2b>
 8007778:	2300      	movs	r3, #0
 800777a:	f8c8 0008 	str.w	r0, [r8, #8]
 800777e:	4604      	mov	r4, r0
 8007780:	6003      	str	r3, [r0, #0]
 8007782:	f04f 0900 	mov.w	r9, #0
 8007786:	07eb      	lsls	r3, r5, #31
 8007788:	d50a      	bpl.n	80077a0 <__pow5mult+0x84>
 800778a:	4631      	mov	r1, r6
 800778c:	4622      	mov	r2, r4
 800778e:	4638      	mov	r0, r7
 8007790:	f7ff ff1a 	bl	80075c8 <__multiply>
 8007794:	4631      	mov	r1, r6
 8007796:	4680      	mov	r8, r0
 8007798:	4638      	mov	r0, r7
 800779a:	f7ff fe4b 	bl	8007434 <_Bfree>
 800779e:	4646      	mov	r6, r8
 80077a0:	106d      	asrs	r5, r5, #1
 80077a2:	d00b      	beq.n	80077bc <__pow5mult+0xa0>
 80077a4:	6820      	ldr	r0, [r4, #0]
 80077a6:	b938      	cbnz	r0, 80077b8 <__pow5mult+0x9c>
 80077a8:	4622      	mov	r2, r4
 80077aa:	4621      	mov	r1, r4
 80077ac:	4638      	mov	r0, r7
 80077ae:	f7ff ff0b 	bl	80075c8 <__multiply>
 80077b2:	6020      	str	r0, [r4, #0]
 80077b4:	f8c0 9000 	str.w	r9, [r0]
 80077b8:	4604      	mov	r4, r0
 80077ba:	e7e4      	b.n	8007786 <__pow5mult+0x6a>
 80077bc:	4630      	mov	r0, r6
 80077be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c2:	bf00      	nop
 80077c4:	080086dc 	.word	0x080086dc
 80077c8:	08008601 	.word	0x08008601
 80077cc:	08008681 	.word	0x08008681

080077d0 <__lshift>:
 80077d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077d4:	460c      	mov	r4, r1
 80077d6:	6849      	ldr	r1, [r1, #4]
 80077d8:	6923      	ldr	r3, [r4, #16]
 80077da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077de:	68a3      	ldr	r3, [r4, #8]
 80077e0:	4607      	mov	r7, r0
 80077e2:	4691      	mov	r9, r2
 80077e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077e8:	f108 0601 	add.w	r6, r8, #1
 80077ec:	42b3      	cmp	r3, r6
 80077ee:	db0b      	blt.n	8007808 <__lshift+0x38>
 80077f0:	4638      	mov	r0, r7
 80077f2:	f7ff fddf 	bl	80073b4 <_Balloc>
 80077f6:	4605      	mov	r5, r0
 80077f8:	b948      	cbnz	r0, 800780e <__lshift+0x3e>
 80077fa:	4602      	mov	r2, r0
 80077fc:	4b28      	ldr	r3, [pc, #160]	@ (80078a0 <__lshift+0xd0>)
 80077fe:	4829      	ldr	r0, [pc, #164]	@ (80078a4 <__lshift+0xd4>)
 8007800:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007804:	f000 fb84 	bl	8007f10 <__assert_func>
 8007808:	3101      	adds	r1, #1
 800780a:	005b      	lsls	r3, r3, #1
 800780c:	e7ee      	b.n	80077ec <__lshift+0x1c>
 800780e:	2300      	movs	r3, #0
 8007810:	f100 0114 	add.w	r1, r0, #20
 8007814:	f100 0210 	add.w	r2, r0, #16
 8007818:	4618      	mov	r0, r3
 800781a:	4553      	cmp	r3, sl
 800781c:	db33      	blt.n	8007886 <__lshift+0xb6>
 800781e:	6920      	ldr	r0, [r4, #16]
 8007820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007824:	f104 0314 	add.w	r3, r4, #20
 8007828:	f019 091f 	ands.w	r9, r9, #31
 800782c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007834:	d02b      	beq.n	800788e <__lshift+0xbe>
 8007836:	f1c9 0e20 	rsb	lr, r9, #32
 800783a:	468a      	mov	sl, r1
 800783c:	2200      	movs	r2, #0
 800783e:	6818      	ldr	r0, [r3, #0]
 8007840:	fa00 f009 	lsl.w	r0, r0, r9
 8007844:	4310      	orrs	r0, r2
 8007846:	f84a 0b04 	str.w	r0, [sl], #4
 800784a:	f853 2b04 	ldr.w	r2, [r3], #4
 800784e:	459c      	cmp	ip, r3
 8007850:	fa22 f20e 	lsr.w	r2, r2, lr
 8007854:	d8f3      	bhi.n	800783e <__lshift+0x6e>
 8007856:	ebac 0304 	sub.w	r3, ip, r4
 800785a:	3b15      	subs	r3, #21
 800785c:	f023 0303 	bic.w	r3, r3, #3
 8007860:	3304      	adds	r3, #4
 8007862:	f104 0015 	add.w	r0, r4, #21
 8007866:	4584      	cmp	ip, r0
 8007868:	bf38      	it	cc
 800786a:	2304      	movcc	r3, #4
 800786c:	50ca      	str	r2, [r1, r3]
 800786e:	b10a      	cbz	r2, 8007874 <__lshift+0xa4>
 8007870:	f108 0602 	add.w	r6, r8, #2
 8007874:	3e01      	subs	r6, #1
 8007876:	4638      	mov	r0, r7
 8007878:	612e      	str	r6, [r5, #16]
 800787a:	4621      	mov	r1, r4
 800787c:	f7ff fdda 	bl	8007434 <_Bfree>
 8007880:	4628      	mov	r0, r5
 8007882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007886:	f842 0f04 	str.w	r0, [r2, #4]!
 800788a:	3301      	adds	r3, #1
 800788c:	e7c5      	b.n	800781a <__lshift+0x4a>
 800788e:	3904      	subs	r1, #4
 8007890:	f853 2b04 	ldr.w	r2, [r3], #4
 8007894:	f841 2f04 	str.w	r2, [r1, #4]!
 8007898:	459c      	cmp	ip, r3
 800789a:	d8f9      	bhi.n	8007890 <__lshift+0xc0>
 800789c:	e7ea      	b.n	8007874 <__lshift+0xa4>
 800789e:	bf00      	nop
 80078a0:	08008670 	.word	0x08008670
 80078a4:	08008681 	.word	0x08008681

080078a8 <__mcmp>:
 80078a8:	690a      	ldr	r2, [r1, #16]
 80078aa:	4603      	mov	r3, r0
 80078ac:	6900      	ldr	r0, [r0, #16]
 80078ae:	1a80      	subs	r0, r0, r2
 80078b0:	b530      	push	{r4, r5, lr}
 80078b2:	d10e      	bne.n	80078d2 <__mcmp+0x2a>
 80078b4:	3314      	adds	r3, #20
 80078b6:	3114      	adds	r1, #20
 80078b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80078bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80078c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078c8:	4295      	cmp	r5, r2
 80078ca:	d003      	beq.n	80078d4 <__mcmp+0x2c>
 80078cc:	d205      	bcs.n	80078da <__mcmp+0x32>
 80078ce:	f04f 30ff 	mov.w	r0, #4294967295
 80078d2:	bd30      	pop	{r4, r5, pc}
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	d3f3      	bcc.n	80078c0 <__mcmp+0x18>
 80078d8:	e7fb      	b.n	80078d2 <__mcmp+0x2a>
 80078da:	2001      	movs	r0, #1
 80078dc:	e7f9      	b.n	80078d2 <__mcmp+0x2a>
	...

080078e0 <__mdiff>:
 80078e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e4:	4689      	mov	r9, r1
 80078e6:	4606      	mov	r6, r0
 80078e8:	4611      	mov	r1, r2
 80078ea:	4648      	mov	r0, r9
 80078ec:	4614      	mov	r4, r2
 80078ee:	f7ff ffdb 	bl	80078a8 <__mcmp>
 80078f2:	1e05      	subs	r5, r0, #0
 80078f4:	d112      	bne.n	800791c <__mdiff+0x3c>
 80078f6:	4629      	mov	r1, r5
 80078f8:	4630      	mov	r0, r6
 80078fa:	f7ff fd5b 	bl	80073b4 <_Balloc>
 80078fe:	4602      	mov	r2, r0
 8007900:	b928      	cbnz	r0, 800790e <__mdiff+0x2e>
 8007902:	4b3f      	ldr	r3, [pc, #252]	@ (8007a00 <__mdiff+0x120>)
 8007904:	f240 2137 	movw	r1, #567	@ 0x237
 8007908:	483e      	ldr	r0, [pc, #248]	@ (8007a04 <__mdiff+0x124>)
 800790a:	f000 fb01 	bl	8007f10 <__assert_func>
 800790e:	2301      	movs	r3, #1
 8007910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007914:	4610      	mov	r0, r2
 8007916:	b003      	add	sp, #12
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	bfbc      	itt	lt
 800791e:	464b      	movlt	r3, r9
 8007920:	46a1      	movlt	r9, r4
 8007922:	4630      	mov	r0, r6
 8007924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007928:	bfba      	itte	lt
 800792a:	461c      	movlt	r4, r3
 800792c:	2501      	movlt	r5, #1
 800792e:	2500      	movge	r5, #0
 8007930:	f7ff fd40 	bl	80073b4 <_Balloc>
 8007934:	4602      	mov	r2, r0
 8007936:	b918      	cbnz	r0, 8007940 <__mdiff+0x60>
 8007938:	4b31      	ldr	r3, [pc, #196]	@ (8007a00 <__mdiff+0x120>)
 800793a:	f240 2145 	movw	r1, #581	@ 0x245
 800793e:	e7e3      	b.n	8007908 <__mdiff+0x28>
 8007940:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007944:	6926      	ldr	r6, [r4, #16]
 8007946:	60c5      	str	r5, [r0, #12]
 8007948:	f109 0310 	add.w	r3, r9, #16
 800794c:	f109 0514 	add.w	r5, r9, #20
 8007950:	f104 0e14 	add.w	lr, r4, #20
 8007954:	f100 0b14 	add.w	fp, r0, #20
 8007958:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800795c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	46d9      	mov	r9, fp
 8007964:	f04f 0c00 	mov.w	ip, #0
 8007968:	9b01      	ldr	r3, [sp, #4]
 800796a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800796e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007972:	9301      	str	r3, [sp, #4]
 8007974:	fa1f f38a 	uxth.w	r3, sl
 8007978:	4619      	mov	r1, r3
 800797a:	b283      	uxth	r3, r0
 800797c:	1acb      	subs	r3, r1, r3
 800797e:	0c00      	lsrs	r0, r0, #16
 8007980:	4463      	add	r3, ip
 8007982:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007986:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800798a:	b29b      	uxth	r3, r3
 800798c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007990:	4576      	cmp	r6, lr
 8007992:	f849 3b04 	str.w	r3, [r9], #4
 8007996:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800799a:	d8e5      	bhi.n	8007968 <__mdiff+0x88>
 800799c:	1b33      	subs	r3, r6, r4
 800799e:	3b15      	subs	r3, #21
 80079a0:	f023 0303 	bic.w	r3, r3, #3
 80079a4:	3415      	adds	r4, #21
 80079a6:	3304      	adds	r3, #4
 80079a8:	42a6      	cmp	r6, r4
 80079aa:	bf38      	it	cc
 80079ac:	2304      	movcc	r3, #4
 80079ae:	441d      	add	r5, r3
 80079b0:	445b      	add	r3, fp
 80079b2:	461e      	mov	r6, r3
 80079b4:	462c      	mov	r4, r5
 80079b6:	4544      	cmp	r4, r8
 80079b8:	d30e      	bcc.n	80079d8 <__mdiff+0xf8>
 80079ba:	f108 0103 	add.w	r1, r8, #3
 80079be:	1b49      	subs	r1, r1, r5
 80079c0:	f021 0103 	bic.w	r1, r1, #3
 80079c4:	3d03      	subs	r5, #3
 80079c6:	45a8      	cmp	r8, r5
 80079c8:	bf38      	it	cc
 80079ca:	2100      	movcc	r1, #0
 80079cc:	440b      	add	r3, r1
 80079ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079d2:	b191      	cbz	r1, 80079fa <__mdiff+0x11a>
 80079d4:	6117      	str	r7, [r2, #16]
 80079d6:	e79d      	b.n	8007914 <__mdiff+0x34>
 80079d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80079dc:	46e6      	mov	lr, ip
 80079de:	0c08      	lsrs	r0, r1, #16
 80079e0:	fa1c fc81 	uxtah	ip, ip, r1
 80079e4:	4471      	add	r1, lr
 80079e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80079ea:	b289      	uxth	r1, r1
 80079ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80079f0:	f846 1b04 	str.w	r1, [r6], #4
 80079f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079f8:	e7dd      	b.n	80079b6 <__mdiff+0xd6>
 80079fa:	3f01      	subs	r7, #1
 80079fc:	e7e7      	b.n	80079ce <__mdiff+0xee>
 80079fe:	bf00      	nop
 8007a00:	08008670 	.word	0x08008670
 8007a04:	08008681 	.word	0x08008681

08007a08 <__d2b>:
 8007a08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a0c:	460f      	mov	r7, r1
 8007a0e:	2101      	movs	r1, #1
 8007a10:	ec59 8b10 	vmov	r8, r9, d0
 8007a14:	4616      	mov	r6, r2
 8007a16:	f7ff fccd 	bl	80073b4 <_Balloc>
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	b930      	cbnz	r0, 8007a2c <__d2b+0x24>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	4b23      	ldr	r3, [pc, #140]	@ (8007ab0 <__d2b+0xa8>)
 8007a22:	4824      	ldr	r0, [pc, #144]	@ (8007ab4 <__d2b+0xac>)
 8007a24:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a28:	f000 fa72 	bl	8007f10 <__assert_func>
 8007a2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a34:	b10d      	cbz	r5, 8007a3a <__d2b+0x32>
 8007a36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	f1b8 0300 	subs.w	r3, r8, #0
 8007a40:	d023      	beq.n	8007a8a <__d2b+0x82>
 8007a42:	4668      	mov	r0, sp
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	f7ff fd7c 	bl	8007542 <__lo0bits>
 8007a4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a4e:	b1d0      	cbz	r0, 8007a86 <__d2b+0x7e>
 8007a50:	f1c0 0320 	rsb	r3, r0, #32
 8007a54:	fa02 f303 	lsl.w	r3, r2, r3
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	40c2      	lsrs	r2, r0
 8007a5c:	6163      	str	r3, [r4, #20]
 8007a5e:	9201      	str	r2, [sp, #4]
 8007a60:	9b01      	ldr	r3, [sp, #4]
 8007a62:	61a3      	str	r3, [r4, #24]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	bf0c      	ite	eq
 8007a68:	2201      	moveq	r2, #1
 8007a6a:	2202      	movne	r2, #2
 8007a6c:	6122      	str	r2, [r4, #16]
 8007a6e:	b1a5      	cbz	r5, 8007a9a <__d2b+0x92>
 8007a70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a74:	4405      	add	r5, r0
 8007a76:	603d      	str	r5, [r7, #0]
 8007a78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a7c:	6030      	str	r0, [r6, #0]
 8007a7e:	4620      	mov	r0, r4
 8007a80:	b003      	add	sp, #12
 8007a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a86:	6161      	str	r1, [r4, #20]
 8007a88:	e7ea      	b.n	8007a60 <__d2b+0x58>
 8007a8a:	a801      	add	r0, sp, #4
 8007a8c:	f7ff fd59 	bl	8007542 <__lo0bits>
 8007a90:	9b01      	ldr	r3, [sp, #4]
 8007a92:	6163      	str	r3, [r4, #20]
 8007a94:	3020      	adds	r0, #32
 8007a96:	2201      	movs	r2, #1
 8007a98:	e7e8      	b.n	8007a6c <__d2b+0x64>
 8007a9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007aa2:	6038      	str	r0, [r7, #0]
 8007aa4:	6918      	ldr	r0, [r3, #16]
 8007aa6:	f7ff fd2d 	bl	8007504 <__hi0bits>
 8007aaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007aae:	e7e5      	b.n	8007a7c <__d2b+0x74>
 8007ab0:	08008670 	.word	0x08008670
 8007ab4:	08008681 	.word	0x08008681

08007ab8 <__ssputs_r>:
 8007ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007abc:	688e      	ldr	r6, [r1, #8]
 8007abe:	461f      	mov	r7, r3
 8007ac0:	42be      	cmp	r6, r7
 8007ac2:	680b      	ldr	r3, [r1, #0]
 8007ac4:	4682      	mov	sl, r0
 8007ac6:	460c      	mov	r4, r1
 8007ac8:	4690      	mov	r8, r2
 8007aca:	d82d      	bhi.n	8007b28 <__ssputs_r+0x70>
 8007acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ad4:	d026      	beq.n	8007b24 <__ssputs_r+0x6c>
 8007ad6:	6965      	ldr	r5, [r4, #20]
 8007ad8:	6909      	ldr	r1, [r1, #16]
 8007ada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ade:	eba3 0901 	sub.w	r9, r3, r1
 8007ae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ae6:	1c7b      	adds	r3, r7, #1
 8007ae8:	444b      	add	r3, r9
 8007aea:	106d      	asrs	r5, r5, #1
 8007aec:	429d      	cmp	r5, r3
 8007aee:	bf38      	it	cc
 8007af0:	461d      	movcc	r5, r3
 8007af2:	0553      	lsls	r3, r2, #21
 8007af4:	d527      	bpl.n	8007b46 <__ssputs_r+0x8e>
 8007af6:	4629      	mov	r1, r5
 8007af8:	f7fd feb2 	bl	8005860 <_malloc_r>
 8007afc:	4606      	mov	r6, r0
 8007afe:	b360      	cbz	r0, 8007b5a <__ssputs_r+0xa2>
 8007b00:	6921      	ldr	r1, [r4, #16]
 8007b02:	464a      	mov	r2, r9
 8007b04:	f000 f9f6 	bl	8007ef4 <memcpy>
 8007b08:	89a3      	ldrh	r3, [r4, #12]
 8007b0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b12:	81a3      	strh	r3, [r4, #12]
 8007b14:	6126      	str	r6, [r4, #16]
 8007b16:	6165      	str	r5, [r4, #20]
 8007b18:	444e      	add	r6, r9
 8007b1a:	eba5 0509 	sub.w	r5, r5, r9
 8007b1e:	6026      	str	r6, [r4, #0]
 8007b20:	60a5      	str	r5, [r4, #8]
 8007b22:	463e      	mov	r6, r7
 8007b24:	42be      	cmp	r6, r7
 8007b26:	d900      	bls.n	8007b2a <__ssputs_r+0x72>
 8007b28:	463e      	mov	r6, r7
 8007b2a:	6820      	ldr	r0, [r4, #0]
 8007b2c:	4632      	mov	r2, r6
 8007b2e:	4641      	mov	r1, r8
 8007b30:	f000 f9c6 	bl	8007ec0 <memmove>
 8007b34:	68a3      	ldr	r3, [r4, #8]
 8007b36:	1b9b      	subs	r3, r3, r6
 8007b38:	60a3      	str	r3, [r4, #8]
 8007b3a:	6823      	ldr	r3, [r4, #0]
 8007b3c:	4433      	add	r3, r6
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	2000      	movs	r0, #0
 8007b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b46:	462a      	mov	r2, r5
 8007b48:	f000 fa26 	bl	8007f98 <_realloc_r>
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	d1e0      	bne.n	8007b14 <__ssputs_r+0x5c>
 8007b52:	6921      	ldr	r1, [r4, #16]
 8007b54:	4650      	mov	r0, sl
 8007b56:	f7ff fbe3 	bl	8007320 <_free_r>
 8007b5a:	230c      	movs	r3, #12
 8007b5c:	f8ca 3000 	str.w	r3, [sl]
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b66:	81a3      	strh	r3, [r4, #12]
 8007b68:	f04f 30ff 	mov.w	r0, #4294967295
 8007b6c:	e7e9      	b.n	8007b42 <__ssputs_r+0x8a>
	...

08007b70 <_svfiprintf_r>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	4698      	mov	r8, r3
 8007b76:	898b      	ldrh	r3, [r1, #12]
 8007b78:	061b      	lsls	r3, r3, #24
 8007b7a:	b09d      	sub	sp, #116	@ 0x74
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460d      	mov	r5, r1
 8007b80:	4614      	mov	r4, r2
 8007b82:	d510      	bpl.n	8007ba6 <_svfiprintf_r+0x36>
 8007b84:	690b      	ldr	r3, [r1, #16]
 8007b86:	b973      	cbnz	r3, 8007ba6 <_svfiprintf_r+0x36>
 8007b88:	2140      	movs	r1, #64	@ 0x40
 8007b8a:	f7fd fe69 	bl	8005860 <_malloc_r>
 8007b8e:	6028      	str	r0, [r5, #0]
 8007b90:	6128      	str	r0, [r5, #16]
 8007b92:	b930      	cbnz	r0, 8007ba2 <_svfiprintf_r+0x32>
 8007b94:	230c      	movs	r3, #12
 8007b96:	603b      	str	r3, [r7, #0]
 8007b98:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9c:	b01d      	add	sp, #116	@ 0x74
 8007b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba2:	2340      	movs	r3, #64	@ 0x40
 8007ba4:	616b      	str	r3, [r5, #20]
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007baa:	2320      	movs	r3, #32
 8007bac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007bb0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bb4:	2330      	movs	r3, #48	@ 0x30
 8007bb6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007d54 <_svfiprintf_r+0x1e4>
 8007bba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007bbe:	f04f 0901 	mov.w	r9, #1
 8007bc2:	4623      	mov	r3, r4
 8007bc4:	469a      	mov	sl, r3
 8007bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bca:	b10a      	cbz	r2, 8007bd0 <_svfiprintf_r+0x60>
 8007bcc:	2a25      	cmp	r2, #37	@ 0x25
 8007bce:	d1f9      	bne.n	8007bc4 <_svfiprintf_r+0x54>
 8007bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8007bd4:	d00b      	beq.n	8007bee <_svfiprintf_r+0x7e>
 8007bd6:	465b      	mov	r3, fp
 8007bd8:	4622      	mov	r2, r4
 8007bda:	4629      	mov	r1, r5
 8007bdc:	4638      	mov	r0, r7
 8007bde:	f7ff ff6b 	bl	8007ab8 <__ssputs_r>
 8007be2:	3001      	adds	r0, #1
 8007be4:	f000 80a7 	beq.w	8007d36 <_svfiprintf_r+0x1c6>
 8007be8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bea:	445a      	add	r2, fp
 8007bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bee:	f89a 3000 	ldrb.w	r3, [sl]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	f000 809f 	beq.w	8007d36 <_svfiprintf_r+0x1c6>
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8007bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c02:	f10a 0a01 	add.w	sl, sl, #1
 8007c06:	9304      	str	r3, [sp, #16]
 8007c08:	9307      	str	r3, [sp, #28]
 8007c0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c10:	4654      	mov	r4, sl
 8007c12:	2205      	movs	r2, #5
 8007c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c18:	484e      	ldr	r0, [pc, #312]	@ (8007d54 <_svfiprintf_r+0x1e4>)
 8007c1a:	f7f8 fae1 	bl	80001e0 <memchr>
 8007c1e:	9a04      	ldr	r2, [sp, #16]
 8007c20:	b9d8      	cbnz	r0, 8007c5a <_svfiprintf_r+0xea>
 8007c22:	06d0      	lsls	r0, r2, #27
 8007c24:	bf44      	itt	mi
 8007c26:	2320      	movmi	r3, #32
 8007c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c2c:	0711      	lsls	r1, r2, #28
 8007c2e:	bf44      	itt	mi
 8007c30:	232b      	movmi	r3, #43	@ 0x2b
 8007c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c36:	f89a 3000 	ldrb.w	r3, [sl]
 8007c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c3c:	d015      	beq.n	8007c6a <_svfiprintf_r+0xfa>
 8007c3e:	9a07      	ldr	r2, [sp, #28]
 8007c40:	4654      	mov	r4, sl
 8007c42:	2000      	movs	r0, #0
 8007c44:	f04f 0c0a 	mov.w	ip, #10
 8007c48:	4621      	mov	r1, r4
 8007c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c4e:	3b30      	subs	r3, #48	@ 0x30
 8007c50:	2b09      	cmp	r3, #9
 8007c52:	d94b      	bls.n	8007cec <_svfiprintf_r+0x17c>
 8007c54:	b1b0      	cbz	r0, 8007c84 <_svfiprintf_r+0x114>
 8007c56:	9207      	str	r2, [sp, #28]
 8007c58:	e014      	b.n	8007c84 <_svfiprintf_r+0x114>
 8007c5a:	eba0 0308 	sub.w	r3, r0, r8
 8007c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8007c62:	4313      	orrs	r3, r2
 8007c64:	9304      	str	r3, [sp, #16]
 8007c66:	46a2      	mov	sl, r4
 8007c68:	e7d2      	b.n	8007c10 <_svfiprintf_r+0xa0>
 8007c6a:	9b03      	ldr	r3, [sp, #12]
 8007c6c:	1d19      	adds	r1, r3, #4
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	9103      	str	r1, [sp, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	bfbb      	ittet	lt
 8007c76:	425b      	neglt	r3, r3
 8007c78:	f042 0202 	orrlt.w	r2, r2, #2
 8007c7c:	9307      	strge	r3, [sp, #28]
 8007c7e:	9307      	strlt	r3, [sp, #28]
 8007c80:	bfb8      	it	lt
 8007c82:	9204      	strlt	r2, [sp, #16]
 8007c84:	7823      	ldrb	r3, [r4, #0]
 8007c86:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c88:	d10a      	bne.n	8007ca0 <_svfiprintf_r+0x130>
 8007c8a:	7863      	ldrb	r3, [r4, #1]
 8007c8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c8e:	d132      	bne.n	8007cf6 <_svfiprintf_r+0x186>
 8007c90:	9b03      	ldr	r3, [sp, #12]
 8007c92:	1d1a      	adds	r2, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	9203      	str	r2, [sp, #12]
 8007c98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c9c:	3402      	adds	r4, #2
 8007c9e:	9305      	str	r3, [sp, #20]
 8007ca0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007d64 <_svfiprintf_r+0x1f4>
 8007ca4:	7821      	ldrb	r1, [r4, #0]
 8007ca6:	2203      	movs	r2, #3
 8007ca8:	4650      	mov	r0, sl
 8007caa:	f7f8 fa99 	bl	80001e0 <memchr>
 8007cae:	b138      	cbz	r0, 8007cc0 <_svfiprintf_r+0x150>
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	eba0 000a 	sub.w	r0, r0, sl
 8007cb6:	2240      	movs	r2, #64	@ 0x40
 8007cb8:	4082      	lsls	r2, r0
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	3401      	adds	r4, #1
 8007cbe:	9304      	str	r3, [sp, #16]
 8007cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cc4:	4824      	ldr	r0, [pc, #144]	@ (8007d58 <_svfiprintf_r+0x1e8>)
 8007cc6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cca:	2206      	movs	r2, #6
 8007ccc:	f7f8 fa88 	bl	80001e0 <memchr>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	d036      	beq.n	8007d42 <_svfiprintf_r+0x1d2>
 8007cd4:	4b21      	ldr	r3, [pc, #132]	@ (8007d5c <_svfiprintf_r+0x1ec>)
 8007cd6:	bb1b      	cbnz	r3, 8007d20 <_svfiprintf_r+0x1b0>
 8007cd8:	9b03      	ldr	r3, [sp, #12]
 8007cda:	3307      	adds	r3, #7
 8007cdc:	f023 0307 	bic.w	r3, r3, #7
 8007ce0:	3308      	adds	r3, #8
 8007ce2:	9303      	str	r3, [sp, #12]
 8007ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce6:	4433      	add	r3, r6
 8007ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cea:	e76a      	b.n	8007bc2 <_svfiprintf_r+0x52>
 8007cec:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	2001      	movs	r0, #1
 8007cf4:	e7a8      	b.n	8007c48 <_svfiprintf_r+0xd8>
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	3401      	adds	r4, #1
 8007cfa:	9305      	str	r3, [sp, #20]
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	f04f 0c0a 	mov.w	ip, #10
 8007d02:	4620      	mov	r0, r4
 8007d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d08:	3a30      	subs	r2, #48	@ 0x30
 8007d0a:	2a09      	cmp	r2, #9
 8007d0c:	d903      	bls.n	8007d16 <_svfiprintf_r+0x1a6>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0c6      	beq.n	8007ca0 <_svfiprintf_r+0x130>
 8007d12:	9105      	str	r1, [sp, #20]
 8007d14:	e7c4      	b.n	8007ca0 <_svfiprintf_r+0x130>
 8007d16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d1a:	4604      	mov	r4, r0
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e7f0      	b.n	8007d02 <_svfiprintf_r+0x192>
 8007d20:	ab03      	add	r3, sp, #12
 8007d22:	9300      	str	r3, [sp, #0]
 8007d24:	462a      	mov	r2, r5
 8007d26:	4b0e      	ldr	r3, [pc, #56]	@ (8007d60 <_svfiprintf_r+0x1f0>)
 8007d28:	a904      	add	r1, sp, #16
 8007d2a:	4638      	mov	r0, r7
 8007d2c:	f7fd fec4 	bl	8005ab8 <_printf_float>
 8007d30:	1c42      	adds	r2, r0, #1
 8007d32:	4606      	mov	r6, r0
 8007d34:	d1d6      	bne.n	8007ce4 <_svfiprintf_r+0x174>
 8007d36:	89ab      	ldrh	r3, [r5, #12]
 8007d38:	065b      	lsls	r3, r3, #25
 8007d3a:	f53f af2d 	bmi.w	8007b98 <_svfiprintf_r+0x28>
 8007d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d40:	e72c      	b.n	8007b9c <_svfiprintf_r+0x2c>
 8007d42:	ab03      	add	r3, sp, #12
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	462a      	mov	r2, r5
 8007d48:	4b05      	ldr	r3, [pc, #20]	@ (8007d60 <_svfiprintf_r+0x1f0>)
 8007d4a:	a904      	add	r1, sp, #16
 8007d4c:	4638      	mov	r0, r7
 8007d4e:	f7fe f94b 	bl	8005fe8 <_printf_i>
 8007d52:	e7ed      	b.n	8007d30 <_svfiprintf_r+0x1c0>
 8007d54:	080087d8 	.word	0x080087d8
 8007d58:	080087e2 	.word	0x080087e2
 8007d5c:	08005ab9 	.word	0x08005ab9
 8007d60:	08007ab9 	.word	0x08007ab9
 8007d64:	080087de 	.word	0x080087de

08007d68 <__sflush_r>:
 8007d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d70:	0716      	lsls	r6, r2, #28
 8007d72:	4605      	mov	r5, r0
 8007d74:	460c      	mov	r4, r1
 8007d76:	d454      	bmi.n	8007e22 <__sflush_r+0xba>
 8007d78:	684b      	ldr	r3, [r1, #4]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	dc02      	bgt.n	8007d84 <__sflush_r+0x1c>
 8007d7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	dd48      	ble.n	8007e16 <__sflush_r+0xae>
 8007d84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d86:	2e00      	cmp	r6, #0
 8007d88:	d045      	beq.n	8007e16 <__sflush_r+0xae>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d90:	682f      	ldr	r7, [r5, #0]
 8007d92:	6a21      	ldr	r1, [r4, #32]
 8007d94:	602b      	str	r3, [r5, #0]
 8007d96:	d030      	beq.n	8007dfa <__sflush_r+0x92>
 8007d98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	0759      	lsls	r1, r3, #29
 8007d9e:	d505      	bpl.n	8007dac <__sflush_r+0x44>
 8007da0:	6863      	ldr	r3, [r4, #4]
 8007da2:	1ad2      	subs	r2, r2, r3
 8007da4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007da6:	b10b      	cbz	r3, 8007dac <__sflush_r+0x44>
 8007da8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007daa:	1ad2      	subs	r2, r2, r3
 8007dac:	2300      	movs	r3, #0
 8007dae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007db0:	6a21      	ldr	r1, [r4, #32]
 8007db2:	4628      	mov	r0, r5
 8007db4:	47b0      	blx	r6
 8007db6:	1c43      	adds	r3, r0, #1
 8007db8:	89a3      	ldrh	r3, [r4, #12]
 8007dba:	d106      	bne.n	8007dca <__sflush_r+0x62>
 8007dbc:	6829      	ldr	r1, [r5, #0]
 8007dbe:	291d      	cmp	r1, #29
 8007dc0:	d82b      	bhi.n	8007e1a <__sflush_r+0xb2>
 8007dc2:	4a2a      	ldr	r2, [pc, #168]	@ (8007e6c <__sflush_r+0x104>)
 8007dc4:	410a      	asrs	r2, r1
 8007dc6:	07d6      	lsls	r6, r2, #31
 8007dc8:	d427      	bmi.n	8007e1a <__sflush_r+0xb2>
 8007dca:	2200      	movs	r2, #0
 8007dcc:	6062      	str	r2, [r4, #4]
 8007dce:	04d9      	lsls	r1, r3, #19
 8007dd0:	6922      	ldr	r2, [r4, #16]
 8007dd2:	6022      	str	r2, [r4, #0]
 8007dd4:	d504      	bpl.n	8007de0 <__sflush_r+0x78>
 8007dd6:	1c42      	adds	r2, r0, #1
 8007dd8:	d101      	bne.n	8007dde <__sflush_r+0x76>
 8007dda:	682b      	ldr	r3, [r5, #0]
 8007ddc:	b903      	cbnz	r3, 8007de0 <__sflush_r+0x78>
 8007dde:	6560      	str	r0, [r4, #84]	@ 0x54
 8007de0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007de2:	602f      	str	r7, [r5, #0]
 8007de4:	b1b9      	cbz	r1, 8007e16 <__sflush_r+0xae>
 8007de6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007dea:	4299      	cmp	r1, r3
 8007dec:	d002      	beq.n	8007df4 <__sflush_r+0x8c>
 8007dee:	4628      	mov	r0, r5
 8007df0:	f7ff fa96 	bl	8007320 <_free_r>
 8007df4:	2300      	movs	r3, #0
 8007df6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007df8:	e00d      	b.n	8007e16 <__sflush_r+0xae>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	47b0      	blx	r6
 8007e00:	4602      	mov	r2, r0
 8007e02:	1c50      	adds	r0, r2, #1
 8007e04:	d1c9      	bne.n	8007d9a <__sflush_r+0x32>
 8007e06:	682b      	ldr	r3, [r5, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d0c6      	beq.n	8007d9a <__sflush_r+0x32>
 8007e0c:	2b1d      	cmp	r3, #29
 8007e0e:	d001      	beq.n	8007e14 <__sflush_r+0xac>
 8007e10:	2b16      	cmp	r3, #22
 8007e12:	d11e      	bne.n	8007e52 <__sflush_r+0xea>
 8007e14:	602f      	str	r7, [r5, #0]
 8007e16:	2000      	movs	r0, #0
 8007e18:	e022      	b.n	8007e60 <__sflush_r+0xf8>
 8007e1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e1e:	b21b      	sxth	r3, r3
 8007e20:	e01b      	b.n	8007e5a <__sflush_r+0xf2>
 8007e22:	690f      	ldr	r7, [r1, #16]
 8007e24:	2f00      	cmp	r7, #0
 8007e26:	d0f6      	beq.n	8007e16 <__sflush_r+0xae>
 8007e28:	0793      	lsls	r3, r2, #30
 8007e2a:	680e      	ldr	r6, [r1, #0]
 8007e2c:	bf08      	it	eq
 8007e2e:	694b      	ldreq	r3, [r1, #20]
 8007e30:	600f      	str	r7, [r1, #0]
 8007e32:	bf18      	it	ne
 8007e34:	2300      	movne	r3, #0
 8007e36:	eba6 0807 	sub.w	r8, r6, r7
 8007e3a:	608b      	str	r3, [r1, #8]
 8007e3c:	f1b8 0f00 	cmp.w	r8, #0
 8007e40:	dde9      	ble.n	8007e16 <__sflush_r+0xae>
 8007e42:	6a21      	ldr	r1, [r4, #32]
 8007e44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e46:	4643      	mov	r3, r8
 8007e48:	463a      	mov	r2, r7
 8007e4a:	4628      	mov	r0, r5
 8007e4c:	47b0      	blx	r6
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	dc08      	bgt.n	8007e64 <__sflush_r+0xfc>
 8007e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e5a:	81a3      	strh	r3, [r4, #12]
 8007e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e64:	4407      	add	r7, r0
 8007e66:	eba8 0800 	sub.w	r8, r8, r0
 8007e6a:	e7e7      	b.n	8007e3c <__sflush_r+0xd4>
 8007e6c:	dfbffffe 	.word	0xdfbffffe

08007e70 <_fflush_r>:
 8007e70:	b538      	push	{r3, r4, r5, lr}
 8007e72:	690b      	ldr	r3, [r1, #16]
 8007e74:	4605      	mov	r5, r0
 8007e76:	460c      	mov	r4, r1
 8007e78:	b913      	cbnz	r3, 8007e80 <_fflush_r+0x10>
 8007e7a:	2500      	movs	r5, #0
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	b118      	cbz	r0, 8007e8a <_fflush_r+0x1a>
 8007e82:	6a03      	ldr	r3, [r0, #32]
 8007e84:	b90b      	cbnz	r3, 8007e8a <_fflush_r+0x1a>
 8007e86:	f7fe fa5b 	bl	8006340 <__sinit>
 8007e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d0f3      	beq.n	8007e7a <_fflush_r+0xa>
 8007e92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e94:	07d0      	lsls	r0, r2, #31
 8007e96:	d404      	bmi.n	8007ea2 <_fflush_r+0x32>
 8007e98:	0599      	lsls	r1, r3, #22
 8007e9a:	d402      	bmi.n	8007ea2 <_fflush_r+0x32>
 8007e9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e9e:	f7fe fbee 	bl	800667e <__retarget_lock_acquire_recursive>
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	4621      	mov	r1, r4
 8007ea6:	f7ff ff5f 	bl	8007d68 <__sflush_r>
 8007eaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007eac:	07da      	lsls	r2, r3, #31
 8007eae:	4605      	mov	r5, r0
 8007eb0:	d4e4      	bmi.n	8007e7c <_fflush_r+0xc>
 8007eb2:	89a3      	ldrh	r3, [r4, #12]
 8007eb4:	059b      	lsls	r3, r3, #22
 8007eb6:	d4e1      	bmi.n	8007e7c <_fflush_r+0xc>
 8007eb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007eba:	f7fe fbe1 	bl	8006680 <__retarget_lock_release_recursive>
 8007ebe:	e7dd      	b.n	8007e7c <_fflush_r+0xc>

08007ec0 <memmove>:
 8007ec0:	4288      	cmp	r0, r1
 8007ec2:	b510      	push	{r4, lr}
 8007ec4:	eb01 0402 	add.w	r4, r1, r2
 8007ec8:	d902      	bls.n	8007ed0 <memmove+0x10>
 8007eca:	4284      	cmp	r4, r0
 8007ecc:	4623      	mov	r3, r4
 8007ece:	d807      	bhi.n	8007ee0 <memmove+0x20>
 8007ed0:	1e43      	subs	r3, r0, #1
 8007ed2:	42a1      	cmp	r1, r4
 8007ed4:	d008      	beq.n	8007ee8 <memmove+0x28>
 8007ed6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ede:	e7f8      	b.n	8007ed2 <memmove+0x12>
 8007ee0:	4402      	add	r2, r0
 8007ee2:	4601      	mov	r1, r0
 8007ee4:	428a      	cmp	r2, r1
 8007ee6:	d100      	bne.n	8007eea <memmove+0x2a>
 8007ee8:	bd10      	pop	{r4, pc}
 8007eea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ef2:	e7f7      	b.n	8007ee4 <memmove+0x24>

08007ef4 <memcpy>:
 8007ef4:	440a      	add	r2, r1
 8007ef6:	4291      	cmp	r1, r2
 8007ef8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007efc:	d100      	bne.n	8007f00 <memcpy+0xc>
 8007efe:	4770      	bx	lr
 8007f00:	b510      	push	{r4, lr}
 8007f02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f0a:	4291      	cmp	r1, r2
 8007f0c:	d1f9      	bne.n	8007f02 <memcpy+0xe>
 8007f0e:	bd10      	pop	{r4, pc}

08007f10 <__assert_func>:
 8007f10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f12:	4614      	mov	r4, r2
 8007f14:	461a      	mov	r2, r3
 8007f16:	4b09      	ldr	r3, [pc, #36]	@ (8007f3c <__assert_func+0x2c>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	68d8      	ldr	r0, [r3, #12]
 8007f1e:	b954      	cbnz	r4, 8007f36 <__assert_func+0x26>
 8007f20:	4b07      	ldr	r3, [pc, #28]	@ (8007f40 <__assert_func+0x30>)
 8007f22:	461c      	mov	r4, r3
 8007f24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f28:	9100      	str	r1, [sp, #0]
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	4905      	ldr	r1, [pc, #20]	@ (8007f44 <__assert_func+0x34>)
 8007f2e:	f000 f86f 	bl	8008010 <fiprintf>
 8007f32:	f7fd fc5b 	bl	80057ec <abort>
 8007f36:	4b04      	ldr	r3, [pc, #16]	@ (8007f48 <__assert_func+0x38>)
 8007f38:	e7f4      	b.n	8007f24 <__assert_func+0x14>
 8007f3a:	bf00      	nop
 8007f3c:	2000001c 	.word	0x2000001c
 8007f40:	0800882e 	.word	0x0800882e
 8007f44:	08008800 	.word	0x08008800
 8007f48:	080087f3 	.word	0x080087f3

08007f4c <_calloc_r>:
 8007f4c:	b570      	push	{r4, r5, r6, lr}
 8007f4e:	fba1 5402 	umull	r5, r4, r1, r2
 8007f52:	b93c      	cbnz	r4, 8007f64 <_calloc_r+0x18>
 8007f54:	4629      	mov	r1, r5
 8007f56:	f7fd fc83 	bl	8005860 <_malloc_r>
 8007f5a:	4606      	mov	r6, r0
 8007f5c:	b928      	cbnz	r0, 8007f6a <_calloc_r+0x1e>
 8007f5e:	2600      	movs	r6, #0
 8007f60:	4630      	mov	r0, r6
 8007f62:	bd70      	pop	{r4, r5, r6, pc}
 8007f64:	220c      	movs	r2, #12
 8007f66:	6002      	str	r2, [r0, #0]
 8007f68:	e7f9      	b.n	8007f5e <_calloc_r+0x12>
 8007f6a:	462a      	mov	r2, r5
 8007f6c:	4621      	mov	r1, r4
 8007f6e:	f7fe fab4 	bl	80064da <memset>
 8007f72:	e7f5      	b.n	8007f60 <_calloc_r+0x14>

08007f74 <__ascii_mbtowc>:
 8007f74:	b082      	sub	sp, #8
 8007f76:	b901      	cbnz	r1, 8007f7a <__ascii_mbtowc+0x6>
 8007f78:	a901      	add	r1, sp, #4
 8007f7a:	b142      	cbz	r2, 8007f8e <__ascii_mbtowc+0x1a>
 8007f7c:	b14b      	cbz	r3, 8007f92 <__ascii_mbtowc+0x1e>
 8007f7e:	7813      	ldrb	r3, [r2, #0]
 8007f80:	600b      	str	r3, [r1, #0]
 8007f82:	7812      	ldrb	r2, [r2, #0]
 8007f84:	1e10      	subs	r0, r2, #0
 8007f86:	bf18      	it	ne
 8007f88:	2001      	movne	r0, #1
 8007f8a:	b002      	add	sp, #8
 8007f8c:	4770      	bx	lr
 8007f8e:	4610      	mov	r0, r2
 8007f90:	e7fb      	b.n	8007f8a <__ascii_mbtowc+0x16>
 8007f92:	f06f 0001 	mvn.w	r0, #1
 8007f96:	e7f8      	b.n	8007f8a <__ascii_mbtowc+0x16>

08007f98 <_realloc_r>:
 8007f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9c:	4680      	mov	r8, r0
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	460c      	mov	r4, r1
 8007fa2:	b921      	cbnz	r1, 8007fae <_realloc_r+0x16>
 8007fa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa8:	4611      	mov	r1, r2
 8007faa:	f7fd bc59 	b.w	8005860 <_malloc_r>
 8007fae:	b92a      	cbnz	r2, 8007fbc <_realloc_r+0x24>
 8007fb0:	f7ff f9b6 	bl	8007320 <_free_r>
 8007fb4:	2400      	movs	r4, #0
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fbc:	f000 f83a 	bl	8008034 <_malloc_usable_size_r>
 8007fc0:	4285      	cmp	r5, r0
 8007fc2:	4606      	mov	r6, r0
 8007fc4:	d802      	bhi.n	8007fcc <_realloc_r+0x34>
 8007fc6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007fca:	d8f4      	bhi.n	8007fb6 <_realloc_r+0x1e>
 8007fcc:	4629      	mov	r1, r5
 8007fce:	4640      	mov	r0, r8
 8007fd0:	f7fd fc46 	bl	8005860 <_malloc_r>
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d0ec      	beq.n	8007fb4 <_realloc_r+0x1c>
 8007fda:	42b5      	cmp	r5, r6
 8007fdc:	462a      	mov	r2, r5
 8007fde:	4621      	mov	r1, r4
 8007fe0:	bf28      	it	cs
 8007fe2:	4632      	movcs	r2, r6
 8007fe4:	f7ff ff86 	bl	8007ef4 <memcpy>
 8007fe8:	4621      	mov	r1, r4
 8007fea:	4640      	mov	r0, r8
 8007fec:	f7ff f998 	bl	8007320 <_free_r>
 8007ff0:	463c      	mov	r4, r7
 8007ff2:	e7e0      	b.n	8007fb6 <_realloc_r+0x1e>

08007ff4 <__ascii_wctomb>:
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	4608      	mov	r0, r1
 8007ff8:	b141      	cbz	r1, 800800c <__ascii_wctomb+0x18>
 8007ffa:	2aff      	cmp	r2, #255	@ 0xff
 8007ffc:	d904      	bls.n	8008008 <__ascii_wctomb+0x14>
 8007ffe:	228a      	movs	r2, #138	@ 0x8a
 8008000:	601a      	str	r2, [r3, #0]
 8008002:	f04f 30ff 	mov.w	r0, #4294967295
 8008006:	4770      	bx	lr
 8008008:	700a      	strb	r2, [r1, #0]
 800800a:	2001      	movs	r0, #1
 800800c:	4770      	bx	lr
	...

08008010 <fiprintf>:
 8008010:	b40e      	push	{r1, r2, r3}
 8008012:	b503      	push	{r0, r1, lr}
 8008014:	4601      	mov	r1, r0
 8008016:	ab03      	add	r3, sp, #12
 8008018:	4805      	ldr	r0, [pc, #20]	@ (8008030 <fiprintf+0x20>)
 800801a:	f853 2b04 	ldr.w	r2, [r3], #4
 800801e:	6800      	ldr	r0, [r0, #0]
 8008020:	9301      	str	r3, [sp, #4]
 8008022:	f000 f839 	bl	8008098 <_vfiprintf_r>
 8008026:	b002      	add	sp, #8
 8008028:	f85d eb04 	ldr.w	lr, [sp], #4
 800802c:	b003      	add	sp, #12
 800802e:	4770      	bx	lr
 8008030:	2000001c 	.word	0x2000001c

08008034 <_malloc_usable_size_r>:
 8008034:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008038:	1f18      	subs	r0, r3, #4
 800803a:	2b00      	cmp	r3, #0
 800803c:	bfbc      	itt	lt
 800803e:	580b      	ldrlt	r3, [r1, r0]
 8008040:	18c0      	addlt	r0, r0, r3
 8008042:	4770      	bx	lr

08008044 <__sfputc_r>:
 8008044:	6893      	ldr	r3, [r2, #8]
 8008046:	3b01      	subs	r3, #1
 8008048:	2b00      	cmp	r3, #0
 800804a:	b410      	push	{r4}
 800804c:	6093      	str	r3, [r2, #8]
 800804e:	da08      	bge.n	8008062 <__sfputc_r+0x1e>
 8008050:	6994      	ldr	r4, [r2, #24]
 8008052:	42a3      	cmp	r3, r4
 8008054:	db01      	blt.n	800805a <__sfputc_r+0x16>
 8008056:	290a      	cmp	r1, #10
 8008058:	d103      	bne.n	8008062 <__sfputc_r+0x1e>
 800805a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800805e:	f000 b933 	b.w	80082c8 <__swbuf_r>
 8008062:	6813      	ldr	r3, [r2, #0]
 8008064:	1c58      	adds	r0, r3, #1
 8008066:	6010      	str	r0, [r2, #0]
 8008068:	7019      	strb	r1, [r3, #0]
 800806a:	4608      	mov	r0, r1
 800806c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008070:	4770      	bx	lr

08008072 <__sfputs_r>:
 8008072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008074:	4606      	mov	r6, r0
 8008076:	460f      	mov	r7, r1
 8008078:	4614      	mov	r4, r2
 800807a:	18d5      	adds	r5, r2, r3
 800807c:	42ac      	cmp	r4, r5
 800807e:	d101      	bne.n	8008084 <__sfputs_r+0x12>
 8008080:	2000      	movs	r0, #0
 8008082:	e007      	b.n	8008094 <__sfputs_r+0x22>
 8008084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008088:	463a      	mov	r2, r7
 800808a:	4630      	mov	r0, r6
 800808c:	f7ff ffda 	bl	8008044 <__sfputc_r>
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	d1f3      	bne.n	800807c <__sfputs_r+0xa>
 8008094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008098 <_vfiprintf_r>:
 8008098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	460d      	mov	r5, r1
 800809e:	b09d      	sub	sp, #116	@ 0x74
 80080a0:	4614      	mov	r4, r2
 80080a2:	4698      	mov	r8, r3
 80080a4:	4606      	mov	r6, r0
 80080a6:	b118      	cbz	r0, 80080b0 <_vfiprintf_r+0x18>
 80080a8:	6a03      	ldr	r3, [r0, #32]
 80080aa:	b90b      	cbnz	r3, 80080b0 <_vfiprintf_r+0x18>
 80080ac:	f7fe f948 	bl	8006340 <__sinit>
 80080b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080b2:	07d9      	lsls	r1, r3, #31
 80080b4:	d405      	bmi.n	80080c2 <_vfiprintf_r+0x2a>
 80080b6:	89ab      	ldrh	r3, [r5, #12]
 80080b8:	059a      	lsls	r2, r3, #22
 80080ba:	d402      	bmi.n	80080c2 <_vfiprintf_r+0x2a>
 80080bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080be:	f7fe fade 	bl	800667e <__retarget_lock_acquire_recursive>
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	071b      	lsls	r3, r3, #28
 80080c6:	d501      	bpl.n	80080cc <_vfiprintf_r+0x34>
 80080c8:	692b      	ldr	r3, [r5, #16]
 80080ca:	b99b      	cbnz	r3, 80080f4 <_vfiprintf_r+0x5c>
 80080cc:	4629      	mov	r1, r5
 80080ce:	4630      	mov	r0, r6
 80080d0:	f000 f938 	bl	8008344 <__swsetup_r>
 80080d4:	b170      	cbz	r0, 80080f4 <_vfiprintf_r+0x5c>
 80080d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080d8:	07dc      	lsls	r4, r3, #31
 80080da:	d504      	bpl.n	80080e6 <_vfiprintf_r+0x4e>
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295
 80080e0:	b01d      	add	sp, #116	@ 0x74
 80080e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e6:	89ab      	ldrh	r3, [r5, #12]
 80080e8:	0598      	lsls	r0, r3, #22
 80080ea:	d4f7      	bmi.n	80080dc <_vfiprintf_r+0x44>
 80080ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080ee:	f7fe fac7 	bl	8006680 <__retarget_lock_release_recursive>
 80080f2:	e7f3      	b.n	80080dc <_vfiprintf_r+0x44>
 80080f4:	2300      	movs	r3, #0
 80080f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f8:	2320      	movs	r3, #32
 80080fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008102:	2330      	movs	r3, #48	@ 0x30
 8008104:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082b4 <_vfiprintf_r+0x21c>
 8008108:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800810c:	f04f 0901 	mov.w	r9, #1
 8008110:	4623      	mov	r3, r4
 8008112:	469a      	mov	sl, r3
 8008114:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008118:	b10a      	cbz	r2, 800811e <_vfiprintf_r+0x86>
 800811a:	2a25      	cmp	r2, #37	@ 0x25
 800811c:	d1f9      	bne.n	8008112 <_vfiprintf_r+0x7a>
 800811e:	ebba 0b04 	subs.w	fp, sl, r4
 8008122:	d00b      	beq.n	800813c <_vfiprintf_r+0xa4>
 8008124:	465b      	mov	r3, fp
 8008126:	4622      	mov	r2, r4
 8008128:	4629      	mov	r1, r5
 800812a:	4630      	mov	r0, r6
 800812c:	f7ff ffa1 	bl	8008072 <__sfputs_r>
 8008130:	3001      	adds	r0, #1
 8008132:	f000 80a7 	beq.w	8008284 <_vfiprintf_r+0x1ec>
 8008136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008138:	445a      	add	r2, fp
 800813a:	9209      	str	r2, [sp, #36]	@ 0x24
 800813c:	f89a 3000 	ldrb.w	r3, [sl]
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 809f 	beq.w	8008284 <_vfiprintf_r+0x1ec>
 8008146:	2300      	movs	r3, #0
 8008148:	f04f 32ff 	mov.w	r2, #4294967295
 800814c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008150:	f10a 0a01 	add.w	sl, sl, #1
 8008154:	9304      	str	r3, [sp, #16]
 8008156:	9307      	str	r3, [sp, #28]
 8008158:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800815c:	931a      	str	r3, [sp, #104]	@ 0x68
 800815e:	4654      	mov	r4, sl
 8008160:	2205      	movs	r2, #5
 8008162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008166:	4853      	ldr	r0, [pc, #332]	@ (80082b4 <_vfiprintf_r+0x21c>)
 8008168:	f7f8 f83a 	bl	80001e0 <memchr>
 800816c:	9a04      	ldr	r2, [sp, #16]
 800816e:	b9d8      	cbnz	r0, 80081a8 <_vfiprintf_r+0x110>
 8008170:	06d1      	lsls	r1, r2, #27
 8008172:	bf44      	itt	mi
 8008174:	2320      	movmi	r3, #32
 8008176:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800817a:	0713      	lsls	r3, r2, #28
 800817c:	bf44      	itt	mi
 800817e:	232b      	movmi	r3, #43	@ 0x2b
 8008180:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008184:	f89a 3000 	ldrb.w	r3, [sl]
 8008188:	2b2a      	cmp	r3, #42	@ 0x2a
 800818a:	d015      	beq.n	80081b8 <_vfiprintf_r+0x120>
 800818c:	9a07      	ldr	r2, [sp, #28]
 800818e:	4654      	mov	r4, sl
 8008190:	2000      	movs	r0, #0
 8008192:	f04f 0c0a 	mov.w	ip, #10
 8008196:	4621      	mov	r1, r4
 8008198:	f811 3b01 	ldrb.w	r3, [r1], #1
 800819c:	3b30      	subs	r3, #48	@ 0x30
 800819e:	2b09      	cmp	r3, #9
 80081a0:	d94b      	bls.n	800823a <_vfiprintf_r+0x1a2>
 80081a2:	b1b0      	cbz	r0, 80081d2 <_vfiprintf_r+0x13a>
 80081a4:	9207      	str	r2, [sp, #28]
 80081a6:	e014      	b.n	80081d2 <_vfiprintf_r+0x13a>
 80081a8:	eba0 0308 	sub.w	r3, r0, r8
 80081ac:	fa09 f303 	lsl.w	r3, r9, r3
 80081b0:	4313      	orrs	r3, r2
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	46a2      	mov	sl, r4
 80081b6:	e7d2      	b.n	800815e <_vfiprintf_r+0xc6>
 80081b8:	9b03      	ldr	r3, [sp, #12]
 80081ba:	1d19      	adds	r1, r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	9103      	str	r1, [sp, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	bfbb      	ittet	lt
 80081c4:	425b      	neglt	r3, r3
 80081c6:	f042 0202 	orrlt.w	r2, r2, #2
 80081ca:	9307      	strge	r3, [sp, #28]
 80081cc:	9307      	strlt	r3, [sp, #28]
 80081ce:	bfb8      	it	lt
 80081d0:	9204      	strlt	r2, [sp, #16]
 80081d2:	7823      	ldrb	r3, [r4, #0]
 80081d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80081d6:	d10a      	bne.n	80081ee <_vfiprintf_r+0x156>
 80081d8:	7863      	ldrb	r3, [r4, #1]
 80081da:	2b2a      	cmp	r3, #42	@ 0x2a
 80081dc:	d132      	bne.n	8008244 <_vfiprintf_r+0x1ac>
 80081de:	9b03      	ldr	r3, [sp, #12]
 80081e0:	1d1a      	adds	r2, r3, #4
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	9203      	str	r2, [sp, #12]
 80081e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081ea:	3402      	adds	r4, #2
 80081ec:	9305      	str	r3, [sp, #20]
 80081ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082c4 <_vfiprintf_r+0x22c>
 80081f2:	7821      	ldrb	r1, [r4, #0]
 80081f4:	2203      	movs	r2, #3
 80081f6:	4650      	mov	r0, sl
 80081f8:	f7f7 fff2 	bl	80001e0 <memchr>
 80081fc:	b138      	cbz	r0, 800820e <_vfiprintf_r+0x176>
 80081fe:	9b04      	ldr	r3, [sp, #16]
 8008200:	eba0 000a 	sub.w	r0, r0, sl
 8008204:	2240      	movs	r2, #64	@ 0x40
 8008206:	4082      	lsls	r2, r0
 8008208:	4313      	orrs	r3, r2
 800820a:	3401      	adds	r4, #1
 800820c:	9304      	str	r3, [sp, #16]
 800820e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008212:	4829      	ldr	r0, [pc, #164]	@ (80082b8 <_vfiprintf_r+0x220>)
 8008214:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008218:	2206      	movs	r2, #6
 800821a:	f7f7 ffe1 	bl	80001e0 <memchr>
 800821e:	2800      	cmp	r0, #0
 8008220:	d03f      	beq.n	80082a2 <_vfiprintf_r+0x20a>
 8008222:	4b26      	ldr	r3, [pc, #152]	@ (80082bc <_vfiprintf_r+0x224>)
 8008224:	bb1b      	cbnz	r3, 800826e <_vfiprintf_r+0x1d6>
 8008226:	9b03      	ldr	r3, [sp, #12]
 8008228:	3307      	adds	r3, #7
 800822a:	f023 0307 	bic.w	r3, r3, #7
 800822e:	3308      	adds	r3, #8
 8008230:	9303      	str	r3, [sp, #12]
 8008232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008234:	443b      	add	r3, r7
 8008236:	9309      	str	r3, [sp, #36]	@ 0x24
 8008238:	e76a      	b.n	8008110 <_vfiprintf_r+0x78>
 800823a:	fb0c 3202 	mla	r2, ip, r2, r3
 800823e:	460c      	mov	r4, r1
 8008240:	2001      	movs	r0, #1
 8008242:	e7a8      	b.n	8008196 <_vfiprintf_r+0xfe>
 8008244:	2300      	movs	r3, #0
 8008246:	3401      	adds	r4, #1
 8008248:	9305      	str	r3, [sp, #20]
 800824a:	4619      	mov	r1, r3
 800824c:	f04f 0c0a 	mov.w	ip, #10
 8008250:	4620      	mov	r0, r4
 8008252:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008256:	3a30      	subs	r2, #48	@ 0x30
 8008258:	2a09      	cmp	r2, #9
 800825a:	d903      	bls.n	8008264 <_vfiprintf_r+0x1cc>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d0c6      	beq.n	80081ee <_vfiprintf_r+0x156>
 8008260:	9105      	str	r1, [sp, #20]
 8008262:	e7c4      	b.n	80081ee <_vfiprintf_r+0x156>
 8008264:	fb0c 2101 	mla	r1, ip, r1, r2
 8008268:	4604      	mov	r4, r0
 800826a:	2301      	movs	r3, #1
 800826c:	e7f0      	b.n	8008250 <_vfiprintf_r+0x1b8>
 800826e:	ab03      	add	r3, sp, #12
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	462a      	mov	r2, r5
 8008274:	4b12      	ldr	r3, [pc, #72]	@ (80082c0 <_vfiprintf_r+0x228>)
 8008276:	a904      	add	r1, sp, #16
 8008278:	4630      	mov	r0, r6
 800827a:	f7fd fc1d 	bl	8005ab8 <_printf_float>
 800827e:	4607      	mov	r7, r0
 8008280:	1c78      	adds	r0, r7, #1
 8008282:	d1d6      	bne.n	8008232 <_vfiprintf_r+0x19a>
 8008284:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008286:	07d9      	lsls	r1, r3, #31
 8008288:	d405      	bmi.n	8008296 <_vfiprintf_r+0x1fe>
 800828a:	89ab      	ldrh	r3, [r5, #12]
 800828c:	059a      	lsls	r2, r3, #22
 800828e:	d402      	bmi.n	8008296 <_vfiprintf_r+0x1fe>
 8008290:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008292:	f7fe f9f5 	bl	8006680 <__retarget_lock_release_recursive>
 8008296:	89ab      	ldrh	r3, [r5, #12]
 8008298:	065b      	lsls	r3, r3, #25
 800829a:	f53f af1f 	bmi.w	80080dc <_vfiprintf_r+0x44>
 800829e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082a0:	e71e      	b.n	80080e0 <_vfiprintf_r+0x48>
 80082a2:	ab03      	add	r3, sp, #12
 80082a4:	9300      	str	r3, [sp, #0]
 80082a6:	462a      	mov	r2, r5
 80082a8:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <_vfiprintf_r+0x228>)
 80082aa:	a904      	add	r1, sp, #16
 80082ac:	4630      	mov	r0, r6
 80082ae:	f7fd fe9b 	bl	8005fe8 <_printf_i>
 80082b2:	e7e4      	b.n	800827e <_vfiprintf_r+0x1e6>
 80082b4:	080087d8 	.word	0x080087d8
 80082b8:	080087e2 	.word	0x080087e2
 80082bc:	08005ab9 	.word	0x08005ab9
 80082c0:	08008073 	.word	0x08008073
 80082c4:	080087de 	.word	0x080087de

080082c8 <__swbuf_r>:
 80082c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ca:	460e      	mov	r6, r1
 80082cc:	4614      	mov	r4, r2
 80082ce:	4605      	mov	r5, r0
 80082d0:	b118      	cbz	r0, 80082da <__swbuf_r+0x12>
 80082d2:	6a03      	ldr	r3, [r0, #32]
 80082d4:	b90b      	cbnz	r3, 80082da <__swbuf_r+0x12>
 80082d6:	f7fe f833 	bl	8006340 <__sinit>
 80082da:	69a3      	ldr	r3, [r4, #24]
 80082dc:	60a3      	str	r3, [r4, #8]
 80082de:	89a3      	ldrh	r3, [r4, #12]
 80082e0:	071a      	lsls	r2, r3, #28
 80082e2:	d501      	bpl.n	80082e8 <__swbuf_r+0x20>
 80082e4:	6923      	ldr	r3, [r4, #16]
 80082e6:	b943      	cbnz	r3, 80082fa <__swbuf_r+0x32>
 80082e8:	4621      	mov	r1, r4
 80082ea:	4628      	mov	r0, r5
 80082ec:	f000 f82a 	bl	8008344 <__swsetup_r>
 80082f0:	b118      	cbz	r0, 80082fa <__swbuf_r+0x32>
 80082f2:	f04f 37ff 	mov.w	r7, #4294967295
 80082f6:	4638      	mov	r0, r7
 80082f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	6922      	ldr	r2, [r4, #16]
 80082fe:	1a98      	subs	r0, r3, r2
 8008300:	6963      	ldr	r3, [r4, #20]
 8008302:	b2f6      	uxtb	r6, r6
 8008304:	4283      	cmp	r3, r0
 8008306:	4637      	mov	r7, r6
 8008308:	dc05      	bgt.n	8008316 <__swbuf_r+0x4e>
 800830a:	4621      	mov	r1, r4
 800830c:	4628      	mov	r0, r5
 800830e:	f7ff fdaf 	bl	8007e70 <_fflush_r>
 8008312:	2800      	cmp	r0, #0
 8008314:	d1ed      	bne.n	80082f2 <__swbuf_r+0x2a>
 8008316:	68a3      	ldr	r3, [r4, #8]
 8008318:	3b01      	subs	r3, #1
 800831a:	60a3      	str	r3, [r4, #8]
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	1c5a      	adds	r2, r3, #1
 8008320:	6022      	str	r2, [r4, #0]
 8008322:	701e      	strb	r6, [r3, #0]
 8008324:	6962      	ldr	r2, [r4, #20]
 8008326:	1c43      	adds	r3, r0, #1
 8008328:	429a      	cmp	r2, r3
 800832a:	d004      	beq.n	8008336 <__swbuf_r+0x6e>
 800832c:	89a3      	ldrh	r3, [r4, #12]
 800832e:	07db      	lsls	r3, r3, #31
 8008330:	d5e1      	bpl.n	80082f6 <__swbuf_r+0x2e>
 8008332:	2e0a      	cmp	r6, #10
 8008334:	d1df      	bne.n	80082f6 <__swbuf_r+0x2e>
 8008336:	4621      	mov	r1, r4
 8008338:	4628      	mov	r0, r5
 800833a:	f7ff fd99 	bl	8007e70 <_fflush_r>
 800833e:	2800      	cmp	r0, #0
 8008340:	d0d9      	beq.n	80082f6 <__swbuf_r+0x2e>
 8008342:	e7d6      	b.n	80082f2 <__swbuf_r+0x2a>

08008344 <__swsetup_r>:
 8008344:	b538      	push	{r3, r4, r5, lr}
 8008346:	4b29      	ldr	r3, [pc, #164]	@ (80083ec <__swsetup_r+0xa8>)
 8008348:	4605      	mov	r5, r0
 800834a:	6818      	ldr	r0, [r3, #0]
 800834c:	460c      	mov	r4, r1
 800834e:	b118      	cbz	r0, 8008358 <__swsetup_r+0x14>
 8008350:	6a03      	ldr	r3, [r0, #32]
 8008352:	b90b      	cbnz	r3, 8008358 <__swsetup_r+0x14>
 8008354:	f7fd fff4 	bl	8006340 <__sinit>
 8008358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835c:	0719      	lsls	r1, r3, #28
 800835e:	d422      	bmi.n	80083a6 <__swsetup_r+0x62>
 8008360:	06da      	lsls	r2, r3, #27
 8008362:	d407      	bmi.n	8008374 <__swsetup_r+0x30>
 8008364:	2209      	movs	r2, #9
 8008366:	602a      	str	r2, [r5, #0]
 8008368:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800836c:	81a3      	strh	r3, [r4, #12]
 800836e:	f04f 30ff 	mov.w	r0, #4294967295
 8008372:	e033      	b.n	80083dc <__swsetup_r+0x98>
 8008374:	0758      	lsls	r0, r3, #29
 8008376:	d512      	bpl.n	800839e <__swsetup_r+0x5a>
 8008378:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800837a:	b141      	cbz	r1, 800838e <__swsetup_r+0x4a>
 800837c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008380:	4299      	cmp	r1, r3
 8008382:	d002      	beq.n	800838a <__swsetup_r+0x46>
 8008384:	4628      	mov	r0, r5
 8008386:	f7fe ffcb 	bl	8007320 <_free_r>
 800838a:	2300      	movs	r3, #0
 800838c:	6363      	str	r3, [r4, #52]	@ 0x34
 800838e:	89a3      	ldrh	r3, [r4, #12]
 8008390:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008394:	81a3      	strh	r3, [r4, #12]
 8008396:	2300      	movs	r3, #0
 8008398:	6063      	str	r3, [r4, #4]
 800839a:	6923      	ldr	r3, [r4, #16]
 800839c:	6023      	str	r3, [r4, #0]
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	f043 0308 	orr.w	r3, r3, #8
 80083a4:	81a3      	strh	r3, [r4, #12]
 80083a6:	6923      	ldr	r3, [r4, #16]
 80083a8:	b94b      	cbnz	r3, 80083be <__swsetup_r+0x7a>
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083b4:	d003      	beq.n	80083be <__swsetup_r+0x7a>
 80083b6:	4621      	mov	r1, r4
 80083b8:	4628      	mov	r0, r5
 80083ba:	f000 f83f 	bl	800843c <__smakebuf_r>
 80083be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083c2:	f013 0201 	ands.w	r2, r3, #1
 80083c6:	d00a      	beq.n	80083de <__swsetup_r+0x9a>
 80083c8:	2200      	movs	r2, #0
 80083ca:	60a2      	str	r2, [r4, #8]
 80083cc:	6962      	ldr	r2, [r4, #20]
 80083ce:	4252      	negs	r2, r2
 80083d0:	61a2      	str	r2, [r4, #24]
 80083d2:	6922      	ldr	r2, [r4, #16]
 80083d4:	b942      	cbnz	r2, 80083e8 <__swsetup_r+0xa4>
 80083d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80083da:	d1c5      	bne.n	8008368 <__swsetup_r+0x24>
 80083dc:	bd38      	pop	{r3, r4, r5, pc}
 80083de:	0799      	lsls	r1, r3, #30
 80083e0:	bf58      	it	pl
 80083e2:	6962      	ldrpl	r2, [r4, #20]
 80083e4:	60a2      	str	r2, [r4, #8]
 80083e6:	e7f4      	b.n	80083d2 <__swsetup_r+0x8e>
 80083e8:	2000      	movs	r0, #0
 80083ea:	e7f7      	b.n	80083dc <__swsetup_r+0x98>
 80083ec:	2000001c 	.word	0x2000001c

080083f0 <__swhatbuf_r>:
 80083f0:	b570      	push	{r4, r5, r6, lr}
 80083f2:	460c      	mov	r4, r1
 80083f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083f8:	2900      	cmp	r1, #0
 80083fa:	b096      	sub	sp, #88	@ 0x58
 80083fc:	4615      	mov	r5, r2
 80083fe:	461e      	mov	r6, r3
 8008400:	da0d      	bge.n	800841e <__swhatbuf_r+0x2e>
 8008402:	89a3      	ldrh	r3, [r4, #12]
 8008404:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008408:	f04f 0100 	mov.w	r1, #0
 800840c:	bf14      	ite	ne
 800840e:	2340      	movne	r3, #64	@ 0x40
 8008410:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008414:	2000      	movs	r0, #0
 8008416:	6031      	str	r1, [r6, #0]
 8008418:	602b      	str	r3, [r5, #0]
 800841a:	b016      	add	sp, #88	@ 0x58
 800841c:	bd70      	pop	{r4, r5, r6, pc}
 800841e:	466a      	mov	r2, sp
 8008420:	f000 f848 	bl	80084b4 <_fstat_r>
 8008424:	2800      	cmp	r0, #0
 8008426:	dbec      	blt.n	8008402 <__swhatbuf_r+0x12>
 8008428:	9901      	ldr	r1, [sp, #4]
 800842a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800842e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008432:	4259      	negs	r1, r3
 8008434:	4159      	adcs	r1, r3
 8008436:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800843a:	e7eb      	b.n	8008414 <__swhatbuf_r+0x24>

0800843c <__smakebuf_r>:
 800843c:	898b      	ldrh	r3, [r1, #12]
 800843e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008440:	079d      	lsls	r5, r3, #30
 8008442:	4606      	mov	r6, r0
 8008444:	460c      	mov	r4, r1
 8008446:	d507      	bpl.n	8008458 <__smakebuf_r+0x1c>
 8008448:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800844c:	6023      	str	r3, [r4, #0]
 800844e:	6123      	str	r3, [r4, #16]
 8008450:	2301      	movs	r3, #1
 8008452:	6163      	str	r3, [r4, #20]
 8008454:	b003      	add	sp, #12
 8008456:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008458:	ab01      	add	r3, sp, #4
 800845a:	466a      	mov	r2, sp
 800845c:	f7ff ffc8 	bl	80083f0 <__swhatbuf_r>
 8008460:	9f00      	ldr	r7, [sp, #0]
 8008462:	4605      	mov	r5, r0
 8008464:	4639      	mov	r1, r7
 8008466:	4630      	mov	r0, r6
 8008468:	f7fd f9fa 	bl	8005860 <_malloc_r>
 800846c:	b948      	cbnz	r0, 8008482 <__smakebuf_r+0x46>
 800846e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008472:	059a      	lsls	r2, r3, #22
 8008474:	d4ee      	bmi.n	8008454 <__smakebuf_r+0x18>
 8008476:	f023 0303 	bic.w	r3, r3, #3
 800847a:	f043 0302 	orr.w	r3, r3, #2
 800847e:	81a3      	strh	r3, [r4, #12]
 8008480:	e7e2      	b.n	8008448 <__smakebuf_r+0xc>
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	6020      	str	r0, [r4, #0]
 8008486:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800848a:	81a3      	strh	r3, [r4, #12]
 800848c:	9b01      	ldr	r3, [sp, #4]
 800848e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008492:	b15b      	cbz	r3, 80084ac <__smakebuf_r+0x70>
 8008494:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008498:	4630      	mov	r0, r6
 800849a:	f000 f81d 	bl	80084d8 <_isatty_r>
 800849e:	b128      	cbz	r0, 80084ac <__smakebuf_r+0x70>
 80084a0:	89a3      	ldrh	r3, [r4, #12]
 80084a2:	f023 0303 	bic.w	r3, r3, #3
 80084a6:	f043 0301 	orr.w	r3, r3, #1
 80084aa:	81a3      	strh	r3, [r4, #12]
 80084ac:	89a3      	ldrh	r3, [r4, #12]
 80084ae:	431d      	orrs	r5, r3
 80084b0:	81a5      	strh	r5, [r4, #12]
 80084b2:	e7cf      	b.n	8008454 <__smakebuf_r+0x18>

080084b4 <_fstat_r>:
 80084b4:	b538      	push	{r3, r4, r5, lr}
 80084b6:	4d07      	ldr	r5, [pc, #28]	@ (80084d4 <_fstat_r+0x20>)
 80084b8:	2300      	movs	r3, #0
 80084ba:	4604      	mov	r4, r0
 80084bc:	4608      	mov	r0, r1
 80084be:	4611      	mov	r1, r2
 80084c0:	602b      	str	r3, [r5, #0]
 80084c2:	f7f9 ff37 	bl	8002334 <_fstat>
 80084c6:	1c43      	adds	r3, r0, #1
 80084c8:	d102      	bne.n	80084d0 <_fstat_r+0x1c>
 80084ca:	682b      	ldr	r3, [r5, #0]
 80084cc:	b103      	cbz	r3, 80084d0 <_fstat_r+0x1c>
 80084ce:	6023      	str	r3, [r4, #0]
 80084d0:	bd38      	pop	{r3, r4, r5, pc}
 80084d2:	bf00      	nop
 80084d4:	200004e0 	.word	0x200004e0

080084d8 <_isatty_r>:
 80084d8:	b538      	push	{r3, r4, r5, lr}
 80084da:	4d06      	ldr	r5, [pc, #24]	@ (80084f4 <_isatty_r+0x1c>)
 80084dc:	2300      	movs	r3, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	4608      	mov	r0, r1
 80084e2:	602b      	str	r3, [r5, #0]
 80084e4:	f7f9 ff36 	bl	8002354 <_isatty>
 80084e8:	1c43      	adds	r3, r0, #1
 80084ea:	d102      	bne.n	80084f2 <_isatty_r+0x1a>
 80084ec:	682b      	ldr	r3, [r5, #0]
 80084ee:	b103      	cbz	r3, 80084f2 <_isatty_r+0x1a>
 80084f0:	6023      	str	r3, [r4, #0]
 80084f2:	bd38      	pop	{r3, r4, r5, pc}
 80084f4:	200004e0 	.word	0x200004e0

080084f8 <_init>:
 80084f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084fa:	bf00      	nop
 80084fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084fe:	bc08      	pop	{r3}
 8008500:	469e      	mov	lr, r3
 8008502:	4770      	bx	lr

08008504 <_fini>:
 8008504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008506:	bf00      	nop
 8008508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800850a:	bc08      	pop	{r3}
 800850c:	469e      	mov	lr, r3
 800850e:	4770      	bx	lr
