\BOOKMARK [-1][-]{part.1}{I A Pleasant Preamble}{}% 1
\BOOKMARK [-1][-]{part.2}{II The Dealer Circuit}{}% 2
\BOOKMARK [0][-]{chapter*.2}{Introduction}{part.2}% 3
\BOOKMARK [0][-]{chapter*.3}{Circuit Description}{part.2}% 4
\BOOKMARK [1][-]{section*.4}{Description of ports}{chapter*.3}% 5
\BOOKMARK [1][-]{section*.10}{VHDL portrayal of the g07\137dealerFSM circuit}{chapter*.3}% 6
\BOOKMARK [0][-]{chapter*.11}{On the Testing of the Dealer Circuit}{part.2}% 7
\BOOKMARK [1][-]{section*.12}{The software circuit simulation: A poor man's analysis}{chapter*.11}% 8
\BOOKMARK [1][-]{section*.13}{The hardware circuit simulation: an Engineer's victory}{chapter*.11}% 9
\BOOKMARK [0][-]{appendix.A}{VHDL Testbench for the g07\137dealerFSM}{part.2}% 10
\BOOKMARK [0][-]{appendix.B}{Testbed for the g07\137dealerFSM}{part.2}% 11
