#Timing report of worst 28 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                             5.904    67.159
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                              1.462    68.621
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                           0.000    68.621
data arrival time                                                                                                                68.621

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                         10.468    10.468
clock uncertainty                                                                                                       0.000    10.468
cell setup time                                                                                                         0.105    10.573
data required time                                                                                                               10.573
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               10.573
data arrival time                                                                                                               -68.621
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -58.048


#Path 2
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                            5.351    66.605
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                             1.462    68.068
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                           0.000    68.068
data arrival time                                                                                                                68.068

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                         11.319    11.319
clock uncertainty                                                                                                       0.000    11.319
cell setup time                                                                                                         0.105    11.425
data required time                                                                                                               11.425
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               11.425
data arrival time                                                                                                               -68.068
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -56.643


#Path 3
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                            5.907    67.162
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                             1.462    68.624
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                           0.000    68.624
data arrival time                                                                                                                68.624

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                         12.040    12.040
clock uncertainty                                                                                                       0.000    12.040
cell setup time                                                                                                         0.105    12.146
data required time                                                                                                               12.146
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               12.146
data arrival time                                                                                                               -68.624
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -56.478


#Path 4
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                            5.852    67.107
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                             1.462    68.569
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                           0.000    68.569
data arrival time                                                                                                                68.569

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                         13.044    13.044
clock uncertainty                                                                                                       0.000    13.044
cell setup time                                                                                                         0.105    13.150
data required time                                                                                                               13.150
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.150
data arrival time                                                                                                               -68.569
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -55.419


#Path 5
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                            5.585    66.840
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                             1.462    68.302
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                           0.000    68.302
data arrival time                                                                                                                68.302

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                         13.146    13.146
clock uncertainty                                                                                                       0.000    13.146
cell setup time                                                                                                         0.105    13.251
data required time                                                                                                               13.251
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.251
data arrival time                                                                                                               -68.302
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -55.050


#Path 6
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                            4.408    65.663
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                             1.462    67.125
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                           0.000    67.125
data arrival time                                                                                                                67.125

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                         12.072    12.072
clock uncertainty                                                                                                       0.000    12.072
cell setup time                                                                                                         0.105    12.178
data required time                                                                                                               12.178
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               12.178
data arrival time                                                                                                               -67.125
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.947


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                            4.081    65.336
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                             1.462    66.798
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                           0.000    66.798
data arrival time                                                                                                                66.798

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                         12.161    12.161
clock uncertainty                                                                                                       0.000    12.161
cell setup time                                                                                                         0.105    12.267
data required time                                                                                                               12.267
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               12.267
data arrival time                                                                                                               -66.798
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.531


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                             4.407    65.662
led_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.406    67.068
led_dffe_Q.QEN[0] (Q_FRAG)                                                                                              2.898    69.966
data arrival time                                                                                                                69.966

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                                             16.068    16.068
clock uncertainty                                                                                                       0.000    16.068
cell setup time                                                                                                        -0.591    15.477
data required time                                                                                                               15.477
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               15.477
data arrival time                                                                                                               -69.966
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.489


#Path 9
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                             4.466    65.721
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                              1.462    67.183
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                            0.000    67.183
data arrival time                                                                                                                67.183

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                          12.845    12.845
clock uncertainty                                                                                                       0.000    12.845
cell setup time                                                                                                         0.105    12.950
data required time                                                                                                               12.950
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               12.950
data arrival time                                                                                                               -67.183
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.233


#Path 10
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                             5.351    66.606
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                              1.462    68.068
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                            0.000    68.068
data arrival time                                                                                                                68.068

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                          13.841    13.841
clock uncertainty                                                                                                       0.000    13.841
cell setup time                                                                                                         0.105    13.946
data required time                                                                                                               13.946
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.946
data arrival time                                                                                                               -68.068
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.122


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                             5.389    66.644
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                              1.462    68.106
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                            0.000    68.106
data arrival time                                                                                                                68.106

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                          13.886    13.886
clock uncertainty                                                                                                       0.000    13.886
cell setup time                                                                                                         0.105    13.992
data required time                                                                                                               13.992
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.992
data arrival time                                                                                                               -68.106
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.115


#Path 12
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                            5.404    66.659
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                             1.462    68.121
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                           0.000    68.121
data arrival time                                                                                                                68.121

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                         13.958    13.958
clock uncertainty                                                                                                       0.000    13.958
cell setup time                                                                                                         0.105    14.064
data required time                                                                                                               14.064
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               14.064
data arrival time                                                                                                               -68.121
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.057


#Path 13
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                            3.607    64.861
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                             1.462    66.323
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                           0.000    66.323
data arrival time                                                                                                                66.323

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                         12.189    12.189
clock uncertainty                                                                                                       0.000    12.189
cell setup time                                                                                                         0.105    12.294
data required time                                                                                                               12.294
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               12.294
data arrival time                                                                                                               -66.323
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -54.029


#Path 14
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                            3.886    65.140
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                             1.462    66.602
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                           0.000    66.602
data arrival time                                                                                                                66.602

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                         12.997    12.997
clock uncertainty                                                                                                       0.000    12.997
cell setup time                                                                                                         0.105    13.102
data required time                                                                                                               13.102
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.102
data arrival time                                                                                                               -66.602
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -53.500


#Path 15
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                            4.699    65.954
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                             1.462    67.416
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                           0.000    67.416
data arrival time                                                                                                                67.416

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                         13.963    13.963
clock uncertainty                                                                                                       0.000    13.963
cell setup time                                                                                                         0.105    14.068
data required time                                                                                                               14.068
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               14.068
data arrival time                                                                                                               -67.416
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -53.348


#Path 16
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                            3.620    64.875
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                             1.462    66.337
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                           0.000    66.337
data arrival time                                                                                                                66.337

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                         12.964    12.964
clock uncertainty                                                                                                       0.000    12.964
cell setup time                                                                                                         0.105    13.070
data required time                                                                                                               13.070
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.070
data arrival time                                                                                                               -66.337
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -53.268


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                            3.513    64.768
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                             1.462    66.230
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                           0.000    66.230
data arrival time                                                                                                                66.230

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                         12.902    12.902
clock uncertainty                                                                                                       0.000    12.902
cell setup time                                                                                                         0.105    13.008
data required time                                                                                                               13.008
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.008
data arrival time                                                                                                               -66.230
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -53.222


#Path 18
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               3.333    64.588
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    66.050
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                           0.000    66.050
data arrival time                                                                                                                66.050

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                         12.955    12.955
clock uncertainty                                                                                                       0.000    12.955
cell setup time                                                                                                         0.105    13.061
data required time                                                                                                               13.061
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.061
data arrival time                                                                                                               -66.050
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -52.989


#Path 19
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                            5.158    66.413
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                             1.462    67.875
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                           0.000    67.875
data arrival time                                                                                                                67.875

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                         14.844    14.844
clock uncertainty                                                                                                       0.000    14.844
cell setup time                                                                                                         0.105    14.950
data required time                                                                                                               14.950
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               14.950
data arrival time                                                                                                               -67.875
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -52.925


#Path 20
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                             4.103    65.358
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                              1.462    66.820
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                            0.000    66.820
data arrival time                                                                                                                66.820

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                          13.825    13.825
clock uncertainty                                                                                                       0.000    13.825
cell setup time                                                                                                         0.105    13.930
data required time                                                                                                               13.930
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.930
data arrival time                                                                                                               -66.820
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -52.890


#Path 21
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                   14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.991    33.619
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.615
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.606    39.221
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    40.216
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.549    44.765
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    45.761
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.786    48.547
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    49.852
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   2.398    52.250
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.501
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             4.571    58.072
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    59.068
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                       4.374    63.442
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.747
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                      0.000    64.747
data arrival time                                                                                                                          64.747

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                    12.068    12.068
clock uncertainty                                                                                                                 0.000    12.068
cell setup time                                                                                                                   0.105    12.174
data required time                                                                                                                         12.174
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         12.174
data arrival time                                                                                                                         -64.747
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -52.574


#Path 22
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                            4.468    65.723
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                             1.462    67.185
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                           0.000    67.185
data arrival time                                                                                                                67.185

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
clock uncertainty                                                                                                       0.000    14.623
cell setup time                                                                                                         0.105    14.728
data required time                                                                                                               14.728
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               14.728
data arrival time                                                                                                               -67.185
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -52.457


#Path 23
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                             2.486    63.741
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                              1.462    65.203
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                           0.000    65.203
data arrival time                                                                                                                65.203

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                         13.040    13.040
clock uncertainty                                                                                                       0.000    13.040
cell setup time                                                                                                         0.105    13.146
data required time                                                                                                               13.146
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               13.146
data arrival time                                                                                                               -65.203
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -52.058


#Path 24
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                         14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                        2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        4.858    34.487
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    35.738
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.TAB[0] (C_FRAG)                           3.387    39.125
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.437    40.562
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                                     4.339    44.901
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                      0.996    45.897
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                               5.194    51.091
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.305    52.396
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                         2.609    55.005
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                          0.996    56.001
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                   4.003    60.004
led_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    61.255
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                             3.224    64.479
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                              1.462    65.941
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                            0.000    65.941
data arrival time                                                                                                                65.941

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                          13.990    13.990
clock uncertainty                                                                                                       0.000    13.990
cell setup time                                                                                                         0.105    14.095
data required time                                                                                                               14.095
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               14.095
data arrival time                                                                                                               -65.941
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -51.846


#Path 25
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                   14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.991    33.619
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.615
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.606    39.221
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    40.216
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.549    44.765
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    45.761
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.786    48.547
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    49.852
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   2.398    52.250
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.501
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             4.571    58.072
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    59.068
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       3.980    63.048
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    64.353
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                      0.000    64.353
data arrival time                                                                                                                          64.353

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                    12.930    12.930
clock uncertainty                                                                                                                 0.000    12.930
cell setup time                                                                                                                   0.105    13.035
data required time                                                                                                                         13.035
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.035
data arrival time                                                                                                                         -64.353
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -51.318


#Path 26
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                   14.623    14.623
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701    16.324
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  2.596    18.920
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    20.472
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.109    24.581
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    25.577
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.056    28.633
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    29.628
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.991    33.619
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.615
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  4.606    39.221
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    40.216
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   4.549    44.765
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    45.761
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  2.786    48.547
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    49.852
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   2.398    52.250
led_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    53.501
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             4.571    58.072
led_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    59.068
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.490    62.558
led_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305    63.863
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                      0.000    63.863
data arrival time                                                                                                                          63.863

clock clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                    13.022    13.022
clock uncertainty                                                                                                                 0.000    13.022
cell setup time                                                                                                                   0.105    13.127
data required time                                                                                                                         13.127
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         13.127
data arrival time                                                                                                                         -63.863
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -50.736


#Path 27
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      16.068    16.068
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    17.770
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.235    26.004
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.813
out:redled.outpad[0] (.output)                                                   0.000    35.813
data arrival time                                                                         35.813

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -35.813
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -35.813


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      16.068    16.068
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    17.770
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.252    23.022
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    23.634
led_dffe_Q.QD[0] (Q_FRAG)                                        6.204    29.838
data arrival time                                                         29.838

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      16.068    16.068
clock uncertainty                                                0.000    16.068
cell setup time                                                  0.105    16.174
data required time                                                        16.174
--------------------------------------------------------------------------------
data required time                                                        16.174
data arrival time                                                        -29.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.664


#End of timing report
