library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity abss is
	generic(	width: positive );
	port(	input: in std_logic_vector(width-1 downto 0);
			output: out std_logic_vector(width-1 downto 0) );
end entity;

architecture absol of abss is
	signal a: std_logic_vector(width-1 downto 0)
begin
	a <= signed(input);
	if0: if (a(width-1) = '0') generate
		output <= input;
	end generate;
	if1: if (a(width-1) = '1') generate
		output <= input;
	end generate;
end architecture;