#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0279d890 .scope module, "StartBitDetect" "StartBitDetect" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "readingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_027abf38 .functor NOT 1, v0279aa28_0, C4<0>, C4<0>, C4<0>;
o027affbc .functor BUFZ 1, C4<z>; HiZ drive
v0279a768_0 .net "clock", 0 0, o027affbc;  0 drivers
v0279a7c0_0 .net "counter4", 3 0, v0279a6b8_0;  1 drivers
o027b004c .functor BUFZ 1, C4<z>; HiZ drive
v0279a870_0 .net "data", 0 0, o027b004c;  0 drivers
v0279aa28_0 .var "detectStartBit", 0 0;
v0279a818_0 .var "readingChar", 0 0;
o027b0094 .functor BUFZ 1, C4<z>; HiZ drive
v0279a8c8_0 .net "reset", 0 0, o027b0094;  0 drivers
E_027a12f8 .event posedge, v0279a660_0;
S_027ab048 .scope module, "c4" "Counter4" 2 8, 3 1 0, S_0279d890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0279a660_0 .net "clk", 0 0, o027affbc;  alias, 0 drivers
v0279a6b8_0 .var "q", 3 0;
v0279a710_0 .net "rst", 0 0, L_027abf38;  1 drivers
E_027a1398 .event posedge, v0279a710_0, v0279a660_0;
S_027aaf78 .scope module, "testBench" "testBench" 4 8;
 .timescale 0 0;
v027e4278_0 .net "charSent", 0 0, v027e2058_0;  1 drivers
v027e4748_0 .net "clock", 0 0, v027e2840_0;  1 drivers
v027e49b0_0 .net "data", 7 0, v027e29a0_0;  1 drivers
v027e4538_0 .net "load", 0 0, v027e22c0_0;  1 drivers
v027e4170_0 .net "serialOut", 0 0, L_027e48a8;  1 drivers
v027e41c8_0 .net "transmitEnable", 0 0, v027e29f8_0;  1 drivers
S_027a3fc0 .scope module, "aTester" "Tester" 4 17, 4 27 0, S_027aaf78;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serialOut"
    .port_info 1 /INPUT 1 "charSent"
    .port_info 2 /OUTPUT 8 "data"
    .port_info 3 /OUTPUT 1 "transmitEnable"
    .port_info 4 /OUTPUT 1 "load"
    .port_info 5 /OUTPUT 1 "clock"
P_027a1258 .param/l "stimDelay" 0 4 37, +C4<00000000000000000000000000000001>;
v0279a920_0 .net "charSent", 0 0, v027e2058_0;  alias, 1 drivers
v027e2840_0 .var "clock", 0 0;
v027e29a0_0 .var "data", 7 0;
v027e2478_0 .var/i "i", 31 0;
v027e22c0_0 .var "load", 0 0;
v027e2898_0 .net "serialOut", 0 0, L_027e48a8;  alias, 1 drivers
v027e29f8_0 .var "transmitEnable", 0 0;
S_027a4090 .scope module, "so" "SerialOutput" 4 16, 5 1 0, S_027aaf78;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /OUTPUT 1 "charSent"
    .port_info 2 /INPUT 8 "data"
    .port_info 3 /INPUT 1 "transmitEnable"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clock"
L_027abfc8 .functor NOT 1, v027e44e0_0, C4<0>, C4<0>, C4<0>;
L_027acb08 .functor OR 1, L_027abfc8, v027e4850_0, C4<0>, C4<0>;
L_027acac0 .functor OR 1, L_027acb08, v027e2058_0, C4<0>, C4<0>;
L_027acb50 .functor NOT 1, v027e44e0_0, C4<0>, C4<0>, C4<0>;
L_027ac958 .functor NOT 1, v027e4850_0, C4<0>, C4<0>, C4<0>;
L_027acd00 .functor OR 1, v027e29f8_0, L_027ac958, C4<0>, C4<0>;
L_027ac838 .functor NOT 1, v027e2058_0, C4<0>, C4<0>, C4<0>;
L_027acc28 .functor NOT 1, v027e4430_0, C4<0>, C4<0>, C4<0>;
L_027ac6d0 .functor OR 1, L_027ac838, L_027acc28, C4<0>, C4<0>;
v027e23c8_0 .net *"_s0", 0 0, L_027abfc8;  1 drivers
v027e24d0_0 .net *"_s12", 0 0, L_027ac838;  1 drivers
v027e2e18_0 .net *"_s14", 0 0, L_027acc28;  1 drivers
v027e2dc0_0 .net *"_s2", 0 0, L_027acb08;  1 drivers
v027e2f78_0 .net *"_s8", 0 0, L_027ac958;  1 drivers
v027e2b58_0 .net "bicClock", 0 0, v027e2688_0;  1 drivers
v027e2e70_0 .net "charSent", 0 0, v027e2058_0;  alias, 1 drivers
v027e2d10_0 .net "clock", 0 0, v027e2840_0;  alias, 1 drivers
v027e2bb0_0 .net "counter4StartBit", 3 0, v027e2738_0;  1 drivers
v027e2c08_0 .net "counter4StopBit", 3 0, v027e27e8_0;  1 drivers
v027e2fd0_0 .net "data", 7 0, v027e29a0_0;  alias, 1 drivers
v027e2ec8_0 .net "identifer", 3 0, v027e20b0_0;  1 drivers
v027e2f20_0 .net "load", 0 0, v027e22c0_0;  alias, 1 drivers
v027e2c60_0 .net "serialOut", 0 0, L_027e48a8;  alias, 1 drivers
v027e2cb8_0 .net "srClock", 0 0, v027e2630_0;  1 drivers
v027e2d68_0 .net "transmitEnable", 0 0, v027e29f8_0;  alias, 1 drivers
v027e44e0_0 .var "transmitting", 0 0;
v027e4850_0 .var "waitedABit", 0 0;
v027e4430_0 .var "waitedABitStop", 0 0;
E_027a1348 .event posedge, v027e2840_0;
S_009455d8 .scope module, "bic" "BitIdentifierCount" 5 24, 6 1 0, S_027a4090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v027e2268_0 .net "bscClock", 0 0, v027e2688_0;  alias, 1 drivers
v027e2058_0 .var "done", 0 0;
v027e20b0_0 .var "identifer", 3 0;
v027e28f0_0 .net "reset", 0 0, L_027acb50;  1 drivers
E_027a1208 .event posedge, v027e28f0_0, v027e2268_0;
S_009456a8 .scope module, "bsc" "BitSampleCount" 5 21, 7 1 0, S_027a4090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v027e2688_0 .var "bicClock", 0 0;
v027e2948_0 .net "clock", 0 0, v027e2840_0;  alias, 1 drivers
v027e2108_0 .net "counterOut", 3 0, v027e2210_0;  1 drivers
v027e2160_0 .net "resetBSC", 0 0, L_027acac0;  1 drivers
v027e2630_0 .var "srClock", 0 0;
S_027a66e8 .scope module, "counter" "Counter4" 7 8, 3 1 0, S_009456a8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027e26e0_0 .net "clk", 0 0, v027e2840_0;  alias, 1 drivers
v027e2210_0 .var "q", 3 0;
v027e25d8_0 .net "rst", 0 0, L_027acac0;  alias, 1 drivers
E_027a1280 .event posedge, v027e25d8_0, v027e2840_0;
S_027a67b8 .scope module, "c4Start" "Counter4" 5 26, 3 1 0, S_027a4090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027e2580_0 .net "clk", 0 0, v027e2840_0;  alias, 1 drivers
v027e2738_0 .var "q", 3 0;
v027e21b8_0 .net "rst", 0 0, L_027acd00;  1 drivers
E_027a13e8 .event posedge, v027e21b8_0, v027e2840_0;
S_00943a08 .scope module, "c4Stop" "Counter4" 5 27, 3 1 0, S_027a4090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v027e2790_0 .net "clk", 0 0, v027e2840_0;  alias, 1 drivers
v027e27e8_0 .var "q", 3 0;
v027e2b00_0 .net "rst", 0 0, L_027ac6d0;  1 drivers
E_027a1410 .event posedge, v027e2b00_0, v027e2840_0;
S_00943ad8 .scope module, "sbt" "shiftBufferTransmit" 5 23, 8 1 0, S_027a4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 8 "dataBus"
    .port_info 2 /INPUT 1 "SRclock"
    .port_info 3 /OUTPUT 1 "dataOut"
v027e2a50_0 .net "SRclock", 0 0, v027e2630_0;  alias, 1 drivers
v027e2318_0 .var "curBit", 2 0;
v027e2528_0 .net "dataBus", 7 0, v027e29a0_0;  alias, 1 drivers
v027e2420_0 .net "dataOut", 0 0, L_027e48a8;  alias, 1 drivers
v027e2aa8_0 .net "load", 0 0, v027e22c0_0;  alias, 1 drivers
v027e2370_0 .var "temp", 7 0;
E_027a1078 .event posedge, v027e22c0_0, v027e2630_0;
L_027e48a8 .part v027e2370_0, 0, 1;
    .scope S_027ab048;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0279a6b8_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_027ab048;
T_1 ;
    %wait E_027a1398;
    %load/vec4 v0279a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0279a6b8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0279a6b8_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0279a6b8_0;
    %addi 1, 0, 4;
    %assign/vec4 v0279a6b8_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0279a6b8_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0279d890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0279a818_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0279d890;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0279aa28_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0279d890;
T_4 ;
    %wait E_027a12f8;
    %load/vec4 v0279a8c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0279a818_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0279aa28_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0279a818_0;
    %inv;
    %load/vec4 v0279a870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0279aa28_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0279a7c0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0279a818_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0279aa28_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_027a66e8;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027e2210_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_027a66e8;
T_6 ;
    %wait E_027a1280;
    %load/vec4 v027e25d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e2210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v027e2210_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v027e2210_0;
    %addi 1, 0, 4;
    %assign/vec4 v027e2210_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e2210_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_009456a8;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2630_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_009456a8;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2688_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_009456a8;
T_9 ;
    %wait E_027a1280;
    %load/vec4 v027e2160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2688_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2630_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v027e2108_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e2688_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2630_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v027e2108_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2688_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e2630_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2688_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2630_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00943ad8;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v027e2370_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_00943ad8;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v027e2318_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_00943ad8;
T_12 ;
    %wait E_027a1078;
    %load/vec4 v027e2aa8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v027e2528_0;
    %assign/vec4 v027e2370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v027e2318_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v027e2370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v027e2370_0, 0, 8;
    %load/vec4 v027e2318_0;
    %addi 1, 0, 3;
    %assign/vec4 v027e2318_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_009455d8;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2058_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_009455d8;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027e20b0_0, 0, 4;
    %end;
    .thread T_14;
    .scope S_009455d8;
T_15 ;
    %wait E_027a1208;
    %load/vec4 v027e28f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e20b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2058_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v027e20b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v027e20b0_0, 0;
    %load/vec4 v027e20b0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e2058_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e2058_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_027a67b8;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027e2738_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_027a67b8;
T_17 ;
    %wait E_027a13e8;
    %load/vec4 v027e21b8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e2738_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v027e2738_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v027e2738_0;
    %addi 1, 0, 4;
    %assign/vec4 v027e2738_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e2738_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00943a08;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v027e27e8_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00943a08;
T_19 ;
    %wait E_027a1410;
    %load/vec4 v027e2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e27e8_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v027e27e8_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v027e27e8_0;
    %addi 1, 0, 4;
    %assign/vec4 v027e27e8_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v027e27e8_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_027a4090;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e44e0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_027a4090;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e4850_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_027a4090;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e4430_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_027a4090;
T_23 ;
    %wait E_027a1348;
    %load/vec4 v027e2d68_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e44e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e4850_0, 0;
T_23.0 ;
    %load/vec4 v027e2bb0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e4850_0, 0;
T_23.2 ;
    %load/vec4 v027e2c08_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e4430_0, 0;
T_23.4 ;
    %load/vec4 v027e2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e4430_0, 0;
T_23.6 ;
    %load/vec4 v027e2c08_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e44e0_0, 0;
T_23.8 ;
    %jmp T_23;
    .thread T_23;
    .scope S_027a3fc0;
T_24 ;
    %vpi_call 4 42 "$display", "\011\011 clock \011 data \011 enable \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 4 43 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b \011 %b", v027e2840_0, v027e29a0_0, v027e29f8_0, v0279a920_0, v027e2898_0, $time {0 0 0};
    %end;
    .thread T_24;
    .scope S_027a3fc0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %pushi/vec4 77, 0, 8;
    %store/vec4 v027e29a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e29f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e22c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027e2478_0, 0, 32;
T_25.0 ;
    %load/vec4 v027e2478_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_25.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %load/vec4 v027e2478_0;
    %addi 1, 0, 32;
    %store/vec4 v027e2478_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e22c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e22c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e29f8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e29f8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027e2478_0, 0, 32;
T_25.2 ;
    %load/vec4 v027e2478_0;
    %cmpi/s 176, 0, 32;
    %jmp/0xz T_25.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e2840_0, 0, 1;
    %load/vec4 v027e2478_0;
    %addi 1, 0, 32;
    %store/vec4 v027e2478_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %delay 5, 0;
    %vpi_call 4 69 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_027aaf78;
T_26 ;
    %vpi_call 4 22 "$dumpfile", "vvp/serialoutput.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars", 32'sb00000000000000000000000000000001, S_027a4090 {0 0 0};
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./../StartBitDetect.sv";
    "./../Counter4.sv";
    "SerialOutput_Test.v";
    "./../SerialOutput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../shiftBufferTransmit.sv";
