INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DSD-II/Exercise6/project_1/project_1.sim/sim_1/synth/timing/WriteBack_stagetb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_stagetb
INFO: [VRFC 10-311] analyzing module glbl
