{
    "$schema": "../architecture-schema.json",
    "name": "6502",
    "description": "",
    "year": 1975,
    "endian": "little",
    "bits": 8,
    "registers": [
        {
            "name": "A",
            "description": "This 8-bit register is the primary register for arithmetic and logic operations. It is also used for data manipulation."
        },
        {
            "name": "X",
            "description": "An 8-bit register, often used for indexing and addressing purposes in memory operations."
        },
        {
            "name": "Y",
            "description": "Similar to X, this 8-bit register is used for indexing and addressing memory locations."
        },
        {
            "name": "SR",
            "description": "This is a 8-bit register, often referred to as the Processor Status Register. It contains various status flags that reflect the outcomes of arithmetic operations, and other processor conditions."
        },
        {
            "name": "SP",
            "description": "A 8-bit register that keeps track of the current position on the stack."
        },
        {
            "name": "PC",
            "description": "A 16-bit register that holds the memory address of the next instruction to be executed."
        }
    ],
    "instructions": [
        {
            "type": "BREAK",
            "name": "BRK",
            "description": "",
            "mode": "implied",
            "bytes": 1,
            "opcode": "00",
            "cycles": 7,
            "inputs": [],
            "output": {}
        },
        {
            "type": "OR",
            "name": "ORA",
            "description": "",
            "mode": "(indirect,X)",
            "bytes": 2,
            "opcode": "01 %0",
            "cycles": 6,
            "inputs": [
                {
                    "type": "constant"
                },
                {
                    "type": "register",
                    "registerName": "A"
                },
                {
                    "type": "register",
                    "registerName": "X"
                }
            ],
            "output": {
                "type": "register",
                "registerName": "A"
            }
        },
        {
            "type": "OR",
            "name": "ORA",
            "description": "",
            "mode": "zeropage",
            "bytes": 2,
            "opcode": "05 %0",
            "cycles": 3,
            "inputs": [
                {
                    "type": "constant"
                },
                {
                    "type": "register",
                    "registerName": "A"
                }
            ],
            "output": {
                "type": "register",
                "registerName": "A"
            }
        },
        {
            "type": "1B_LEFT_SHIFT",
            "name": "ASL",
            "description": "",
            "mode": "zeropage",
            "bytes": 2,
            "opcode": "06 %0",
            "cycles": 5,
            "inputs": [
                {
                    "type": "constant"
                }
            ],
            "output": {
                "type": "register",
                "registerName": "A"
            }
        },
        {
            "type": "PUSH_SR",
            "name": "PHP",
            "description": "",
            "mode": "implied",
            "bytes": 1,
            "opcode": "08 %0",
            "cycles": 3,
            "inputs": [],
            "output": {
                "type": "register",
                "registerName": "SR"
            }
        }
    ]
}