dd_opcodes:
  # ADD IX, rr
  ADD_IX_BC:
    val: '0x09'
    template: alu_rr_rr
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_A_FROM_YL: SET_REG_TMP_FROM_C
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SET_REG_A_FROM_YH: SET_REG_TMP_FROM_B
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP
      XXX_ALU_OP_L: ALU_ADD
      XXX_ALU_OP_H: ALU_ADC
  ADD_IX_DE:
    val: '0x19'
    template: alu_rr_rr
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_A_FROM_YL: SET_REG_TMP_FROM_E
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SET_REG_A_FROM_YH: SET_REG_TMP_FROM_D
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP
      XXX_ALU_OP_L: ALU_ADD
      XXX_ALU_OP_H: ALU_ADC
  ADD_IX_IX:
    val: '0x29'
    template: alu_rr_rr
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_A_FROM_YL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SET_REG_A_FROM_YH: SET_REG_TMP_FROM_IXH
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP
      XXX_ALU_OP_L: ALU_ADD
      XXX_ALU_OP_H: ALU_ADC
  ADD_IX_SP:
    val: '0x39'
    template: alu_rr_rr
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_A_FROM_YL: SET_REG_TMP_FROM_SPL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SET_REG_A_FROM_YH: SET_REG_TMP_FROM_SPH
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP
      XXX_ALU_OP_L: ALU_ADD
      XXX_ALU_OP_H: ALU_ADC

  # LD IX, nn
  LD_IX_nn:
    val: '0x21'
    template: pop_template
    changes:
      XXX_ADDRESS_1: SET_ADDRESS_BUS_FROM_PC
      XXX_ADDRESS_2: SET_ADDRESS_BUS_FROM_PC
      XXX_SET_REG_FROM_ADDRESS_BUS_1: SET_REG_PC_FROM_ADDRESS_BUS_
      XXX_SET_REG_FROM_ADDRESS_BUS_2: SET_REG_PC_FROM_ADDRESS_BUS_
      XXX_SET_LOW_BYTE: SET_REG_IXL_FROM_TMP
      XXX_SET_HIGH_BYTE: SET_REG_IXH_FROM_TMP

  # LD (nn), IX
  LD_MEM_IX:
    val: '0x22'
    template: ld_mem_rr
    changes:
      XXX_SET_DATA_BUS_FROM_L: SET_DATA_BUS_FROM_IXL
      XXX_SET_DATA_BUS_FROM_H: SET_DATA_BUS_FROM_IXH
  
  # LD IX, (nn)
  LD_IX_MEM:
    val: '0x2A'
    template: ld_rr_mem
    changes:
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP

  # INC IX
  INC_IX:
    val: '0x23'
    template: inc_dec_ss
    changes:
      XXX_1: SET_ADDRESS_BUS_FROM_IX
      XXX_2: INC_ADDRESS_BUS
      XXX_ALU_OP: SET_REG_IX_FROM_ADDRESS_BUS_

  # DEC IX
  DEC_IX:
    val: '0x2B'
    template: inc_dec_ss
    changes:
      XXX_1: SET_ADDRESS_BUS_FROM_IX
      XXX_2: DEC_ADDRESS_BUS
      XXX_ALU_OP: SET_REG_IX_FROM_ADDRESS_BUS_

  # POP IX
  POP_IX:
    val: '0xE1'
    template: pop_template
    changes:
      XXX_ADDRESS_1: SET_ADDRESS_BUS_FROM_SP
      XXX_ADDRESS_2: SET_ADDRESS_BUS_FROM_SP
      XXX_SET_REG_FROM_ADDRESS_BUS_1: SET_REG_SP_FROM_ADDRESS_BUS_
      XXX_SET_REG_FROM_ADDRESS_BUS_2: SET_REG_SP_FROM_ADDRESS_BUS_
      XXX_SET_LOW_BYTE: SET_REG_IXL_FROM_TMP
      XXX_SET_HIGH_BYTE: SET_REG_IXH_FROM_TMP

  # EX (SP),IX
  EX_SP_IX:
    val: '0xE3'
    template: EX_SP_RR_template
    changes:
      XXX_SET_DATA_BUS_FROM_H: SET_DATA_BUS_FROM_IXH
      XXX_SET_DATA_BUS_FROM_L: SET_DATA_BUS_FROM_IXL
      XXX_SET_REG_H_FROM_TMP: SET_REG_IXH_FROM_TMP
      XXX_SET_REG_L_FROM_TMP: SET_REG_IXL_FROM_TMP

  # PUSH IX
  PUSH_IX:
    val: '0xE5'
    template: push_template
    changes:
      XXX_SET_TMP_REG_1: SET_REG_TMP_FROM_IXH
      XXX_SET_TMP_REG_2: SET_REG_TMP_FROM_IXL
  
  # JP (IX)
  JP_IX:
    val: '0xE9'
    template:  jp_template
    changes:
      XXX_SET_ADDRESS_BUS_FROM_X: SET_ADDRESS_BUS_FROM_IX

  # LD SP, IX
  LD_SP_IX:
    val: '0xF9'
    template:
    micro_code:
      - # T4_0
        - CANCEL_BUSREQ_CHECK
      - # T4_1
        - SET_MREQ_TO_HIGH
      - # T5_0
        - SET_REG_TMP_FROM_IXH
        - SET_RFSH_TO_HIGH
      - # T5_1
        - SET_REG_SPH_FROM_TMP
        - CHECK_FOR_BUSREQ
      - # T6_0
        - SET_REG_TMP_FROM_IXL
      - # T6_1
        - SET_REG_SPL_FROM_TMP
        - CHANGE_STATE_TO_STANDARD_FETCH
    next_fetch:

  # BIT opcodes
  DDCB:
    val: '0xCB'
    template:
    micro_code:
      - # T4_0
      - # T4_1
        - SET_MREQ_TO_HIGH
        # - CHANGE_STATE_TO_FETCH_DDCB
        - CHANGE_STATE_TO_FETCH_NO_NMI
    next_fetch:
      - # T1_0 MEMORY READ GET d
        - SET_ADDRESS_BUS_FROM_PC #or some orther 16 bit register
        - OUT_ADDRESS_BUS
        - SET_RFSH_TO_HIGH
      - # T1_1
        - SET_MREQ_TO_LOW
        - SET_RD_TO_LOW
      - # T2_0
        - INC_ADDRESS_BUS
      - # T2_1
        - CHECK_FOR_WAIT
        - SET_REG_PC_FROM_ADDRESS_BUS_
        - CHECK_FOR_BUSREQ
      - # T3_0
        - IN_DATA
        - SET_REG_TMP
      - # T3_1
        - SET_MREQ_TO_HIGH
        - SET_RD_TO_HIGH
        - SET_REG_A_FROM_TMP # SET_REG_TMP_FROM_X
      - # T1_0 IX + d
        - SET_ADDRESS_BUS_FROM_PC
        - OUT_ADDRESS_BUS
        - SET_REG_W_0
        - SET_REG_ACU
        - SET_REG_TMP_FROM_IXL
      - # T1_1
        - ALU_ADD
        - SET_MREQ_TO_LOW
        - SET_RD_TO_LOW
      - # T2_0
        - SET_REG_TMP_FROM_A
        - SET_RFSH_TO_HIGH
        - INC_ADDRESS_BUS
      - # T2_1
        - SET_REG_Z_FROM_TMP
        - CHECK_FOR_WAIT
        - SET_REG_PC_FROM_ADDRESS_BUS_
      - # T3_0
        - SET_REG_TMP_FROM_W
        - IN_DATA
        - SET_REG_INST
      - # T3_1
        - SET_REG_A_FROM_TMP
        - SET_MREQ_TO_HIGH
        - SET_RD_TO_HIGH
      - # T4_0
        - SET_REG_ACU
        - SET_REG_TMP_FROM_IXH
      - # T4_1
        - ALU_ADC
        - CHECK_FOR_BUSREQ
        - CHANGE_STATE_TO_OPCODE_DDCB
      # - # T5_0
      #   - SET_REG_TMP_FROM_A
      # - # T5_1
      #   - SET_REG_W_FROM_TMP



      # - # T1_0 MEMORY READ GET d
      #   - SET_ADDRESS_BUS_FROM_PC #or some orther 16 bit register
      #   - OUT_ADDRESS_BUS
      #   - SET_RFSH_TO_HIGH
      #   - SET_M1_TO_LOW
      # - # T1_1
      #   - SET_MREQ_TO_LOW
      #   - SET_RD_TO_LOW
      # - # T2_0
      #   - INC_ADDRESS_BUS
      # - # T2_1
      #   - CHECK_FOR_WAIT
      #   - SET_REG_PC_FROM_ADDRESS_BUS_
      # - # T3_0
      #   - IN_DATA
      #   - SET_M1_TO_HIGH
      #   - SET_MREQ_TO_HIGH
      #   - SET_RD_TO_HIGH
      #   - SET_RFSH_TO_LOW
      #   - SET_REG_TMP
      #   - SET_REG_INST
      #   - SET_ADDRESS_BUS_FROM_IR
      #   - OUT_ADDRESS_BUS
      # - # T3_1
      #   - SET_MREQ_TO_LOW
      #   - INC_REG_R
      #   - SET_RD_TO_HIGH
      #   - SET_REG_A_FROM_TMP # SET_REG_TMP_FROM_X
      # - # T1_0 IX + d
      #   - SET_REG_W_0
      #   - SET_REG_ACU
      #   - SET_REG_TMP_FROM_IXL
      # - # T1_1
      #   - ALU_ADD
      #   - SET_MREQ_TO_HIGH
      # - # T2_0  / T1_0 M1
      #   - SET_REG_TMP_FROM_A
      #   - SET_ADDRESS_BUS_FROM_PC
      #   - OUT_ADDRESS_BUS
      #   - SET_RFSH_TO_HIGH
      #   - SET_M1_TO_LOW
      # - # T2_1
      #   - SET_REG_Z_FROM_TMP
      #   - SET_MREQ_TO_LOW
      #   - SET_RD_TO_LOW
      # - # T3_0
      #   - SET_REG_TMP_FROM_W
      #   - INC_ADDRESS_BUS
      # - # T3_1
      #   - SET_REG_A_FROM_TMP
      #   - CHECK_FOR_WAIT
      #   - SET_REG_PC_FROM_ADDRESS_BUS_
      # - # T4_0
      #   - IN_DATA
      #   - SET_M1_TO_HIGH
      #   - SET_MREQ_TO_HIGH
      #   - SET_RD_TO_HIGH
      #   - SET_RFSH_TO_LOW
      #   - SET_REG_INST
      #   - SET_ADDRESS_BUS_FROM_IR
      #   - OUT_ADDRESS_BUS
      #   - SET_REG_ACU
      #   - SET_REG_TMP_FROM_IXH
      # - # T4_1 / T3_0 M1
      #   - ALU_ADC
      #   - SET_MREQ_TO_LOW
      #   - INC_REG_R
      #   - CHANGE_STATE_TO_OPCODE

  # LD r, (IX+d)
  LD_B_IX_d:
    val: '0x46'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_B_FROM_TMP
  LD_C_IX_d:
    val: '0x4E'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_C_FROM_TMP
  LD_D_IX_d:
    val: '0x56'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_D_FROM_TMP
  LD_E_IX_d:
    val: '0x5E'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_E_FROM_TMP
  LD_H_IX_d:
    val: '0x66'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_H_FROM_TMP
  LD_L_IX_d:
    val: '0x6E'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_L_FROM_TMP
  LD_A_IX_d:
    val: '0x7E'
    template: ld_r_rr_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_SAVE_SET_REG_X_FROM_TMP: SET_REG_A_FROM_TMP

  # LD (IX+d), r
  LD_IX_d_B:
    val: '0x70'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_B
  LD_IX_d_C:
    val: '0x71'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_C
  LD_IX_d_D:
    val: '0x72'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_D
  LD_IX_d_E:
    val: '0x73'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_E
  LD_IX_d_H:
    val: '0x74'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_H
  LD_IX_d_L:
    val: '0x75'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_L
  LD_IX_d_A:
    val: '0x77'
    template: ld_rr_r_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_DATA: SET_DATA_BUS_FROM_A

  # LD (IX+d), n
  LD_IX_d_n:
    val: '0x36'
    template: ld_rr_n_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
  
  # INC (IX+d)
  INC_IX_d:
    val: '0x34'
    template: dd_fd_alu_one_byte_memory_read_d_write
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_INC_TMP
  
  # DEC (IX+d)
  DEC_IX_d:
    val: '0x35'
    template: dd_fd_alu_one_byte_memory_read_d_write
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_DEC_TMP

  # ADD A, (IX+d)
  ADD_A_IX_d:
    val: '0x86'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_ADD
  
  # ADC A, (IX+d)
  ADC_A_IX_d:
    val: '0x8E'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_ADC

  # SUB (IX+d)
  SUB_IX_d:
    val: '0x96'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_SUB

  # SBC A, (IX+d)
  SBC_A_IX_d:
    val: '0x9E'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_SBC

  # AND (IX+d)
  AND_IX_d:
    val: '0xA6'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_AND

  # XOR (IX+d)
  XOR_IX_d:
    val: '0xAE'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_XOR

  # OR (IX+d)
  OR_IX_d:
    val: '0xB6'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_OR

  # CP (IX+d)
  CP_IX_d:
    val: '0xBE'
    template: alu_one_byte_reg_memory_read_d
    changes:
      XXX_SET_REG_TMP_FROM_XL: SET_REG_TMP_FROM_IXL
      XXX_SET_REG_TMP_FROM_XH: SET_REG_TMP_FROM_IXH
      XXX_ALU_OP: ALU_CP
