module Alu
(
	input [31:0]A, B,
	input [3:0]sel,
	output reg [31:0]res,
	output reg [31:0] dato
);

always @*
	begin
		case(sel)
				4'b0000:
					begin
						res <= A + B;
						dato <= A + B;
					end
					4'b0001:
					begin
						res <= A - B;
					end
				4'b0010:
					begin
						res <= A * B;
					end
				4'b0011:
					begin
						res <= A / B;
					end
				4'b0100:
					begin
						res <= A & B;
					end
				4'b0101:
					begin
						res <= A | B;
					end
				4'b0110:
					begin
						res <= ~(A & B);
					end
				default:
					begin
						res <= 32'd0;
					end
		endcase
	end

endmodule  	