<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cartec-MCU 2: include/S32K148.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cartec-MCU 2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">S32K148.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s32_k148_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processor:           S32K148_176</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**     Reference manual:    S32K14XRM Rev. 2, 02/2017</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**     Version:             rev. 3.1, 2017-09-25</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**     Build:               b170925</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**         Peripheral Access Layer for S32K148</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2016 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Copyright 2016-2017 NXP</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY NXP &quot;AS IS&quot; AND ANY EXPRESSED OR</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     IN NO EVENT SHALL NXP OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**     http:                 www.nxp.com</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     mail:                 support@nxp.com</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     - rev. 1.0 (2016-11-24) - Iulian Talpiga</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     - rev. 1.1 (2017-01-09) - Iulian Talpiga</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**         Fix interrupts</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     - rev. 2.0 (2017-02-23) - Iulian Talpiga</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**         Update header as per rev S32K14XRM Rev. 2, 02/2017</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Updated modules AIPS, CAN, LPI2C, LPSPI, MCM, MPU, SCG and SIM</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     - rev. 2.1 (2017-04-03) - Iulian Talpiga</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         Correct SAI registers: split TCR and RCR arrays.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     - rev. 3.0 (2017-08-04) - Mihai Volmer</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**         Update header as per rev S32K14XRM Rev. 4, 07/2017</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Updated modules CAN, MCM and PORTn</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     - rev. 3.1 (2017-09-25) - Andrei Bolojan</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Update NVIC Size of Registers Arrays</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !defined(S32K148_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define S32K148_H_</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MCU_S32K148</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #error S32K148 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  116</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0300u</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a548743cf2764e560797b15c2a8b82e59">  118</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0001u</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">   -- Generic macros</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">  134</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">  136</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">  137</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#if !defined(REG_READ32)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#a4038b77716b4d2bc90da626a362a9c10">  145</a></span>&#160;<span class="preprocessor">  #define REG_READ32(address)               (*(volatile uint32_t*)(address))</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#if !defined(REG_WRITE32)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#acb24a92762dea2af92d44758e943cd71">  152</a></span>&#160;<span class="preprocessor">  #define REG_WRITE32(address, value)       ((*(volatile uint32_t*)(address))= (uint32_t)(value))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_SET32)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#ab0d7c1492d2895434db471cbe6f20725">  159</a></span>&#160;<span class="preprocessor">  #define REG_BIT_SET32(address, mask)      ((*(volatile uint32_t*)(address))|= (uint32_t)(mask))</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#if !defined(REG_BIT_CLEAR32)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#ad9b4ac7ccff6b9e28de1054e5a296a34">  166</a></span>&#160;<span class="preprocessor">  #define REG_BIT_CLEAR32(address, mask)    ((*(volatile uint32_t*)(address))&amp;= ((uint32_t)~((uint32_t)(mask))))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if !defined(REG_RMW32)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="_s32_k148_8h.html#add96c00219fa4d152bda4a4af378aaf2">  174</a></span>&#160;<span class="preprocessor">  #define REG_RMW32(address, mask, value)   (REG_WRITE32((address), ((REG_READ32(address)&amp; ((uint32_t)~((uint32_t)(mask))))| ((uint32_t)(value)))))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">   -- Interrupt vector numbers for S32K148</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  188</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 163u               </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">  197</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Auxiliary constants */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">  200</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a>                = -128,             </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">  203</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">  204</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">  205</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>        = -12,              </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">  206</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                = -11,              </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">  207</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>              = -10,              </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">  208</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">  209</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>            = -4,               </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">  210</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">  211</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">  214</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0u,               </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1u,               </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">  216</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2u,               </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">  217</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3u,               </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a>                    = 4u,               </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a>                    = 5u,               </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a>                    = 6u,               </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">  221</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a>                    = 7u,               </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">  222</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a>                    = 8u,               </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">  223</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a>                    = 9u,               </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">  224</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a>                   = 10u,              </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">  225</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a>                   = 11u,              </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">  226</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a>                   = 12u,              </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">  227</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a>                   = 13u,              </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">  228</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a>                   = 14u,              </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">  229</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a>                   = 15u,              </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">  230</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a>               = 16u,              </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">  231</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a>                     = 17u,              </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">  232</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a>                    = 18u,              </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">  233</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a>          = 19u,              </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">  234</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 20u,              </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">  235</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a>              = 21u,              </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">  236</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a>                = 22u,              </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">  237</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a>                     = 23u,              </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">  238</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a>           = 24u,              </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">  239</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a>            = 25u,              </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">  240</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>                  = 26u,              </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">  241</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a>                  = 27u,              </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">  242</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a>                  = 28u,              </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">  243</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">LPI2C1_Master_IRQn</a>           = 29u,              </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">  244</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">LPI2C1_Slave_IRQn</a>            = 30u,              </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">  245</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a>            = 31u,              </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">  246</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a>            = 33u,              </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">  247</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a>            = 35u,              </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">  248</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 39u,              </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  249</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                    = 40u,              </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">  250</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 41u,              </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">  251</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a>        = 44u,              </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">  252</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a>        = 45u,              </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">  253</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 46u,              </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">  254</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 47u,              </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">  255</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a>               = 48u,              </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">  256</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a>               = 49u,              </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">  257</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a>               = 50u,              </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">  258</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a>               = 51u,              </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">  259</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a>                    = 52u,              </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">  260</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">SAI1_Tx_IRQn</a>                 = 55u,              </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">  261</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">SAI1_Rx_IRQn</a>                 = 56u,              </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">  262</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a>                     = 57u,              </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">  263</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 58u,              </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  264</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 59u,              </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">  265</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 60u,              </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">  266</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a>                   = 61u,              </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">  267</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a>                   = 62u,              </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">  268</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a>                   = 63u,              </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">  269</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a>                     = 64u,              </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">  270</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a>                    = 65u,              </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">  271</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a>                    = 68u,              </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">  272</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a>                  = 69u,              </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">  273</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">SAI0_Tx_IRQn</a>                 = 70u,              </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">  274</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">SAI0_Rx_IRQn</a>                 = 71u,              </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">  275</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">ENET_TIMER_IRQn</a>              = 72u,              </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">  276</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">ENET_TX_IRQn</a>                 = 73u,              </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">  277</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">ENET_RX_IRQn</a>                 = 74u,              </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">  278</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">ENET_ERR_IRQn</a>                = 75u,              </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">  279</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">ENET_STOP_IRQn</a>               = 76u,              </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">  280</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">ENET_WAKE_IRQn</a>               = 77u,              </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">  281</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a>               = 78u,              </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">  282</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a>              = 79u,              </div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">  283</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a>            = 80u,              </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">  284</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a>       = 81u,              </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">  285</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a>      = 82u,              </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">  286</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a>               = 85u,              </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">  287</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a>              = 86u,              </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">  288</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a>       = 88u,              </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">  289</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a>      = 89u,              </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">  290</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a>               = 92u,              </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">  291</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a>              = 93u,              </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">  292</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a>       = 95u,              </div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">  293</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a>      = 96u,              </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">  294</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a>            = 99u,              </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">  295</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a>            = 100u,             </div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">  296</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a>            = 101u,             </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">  297</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a>            = 102u,             </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">  298</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a>              = 103u,             </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">  299</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a>         = 104u,             </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">  300</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a>            = 105u,             </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">  301</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a>            = 106u,             </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">  302</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a>            = 107u,             </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">  303</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a>            = 108u,             </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">  304</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a>              = 109u,             </div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">  305</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a>         = 110u,             </div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">  306</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a>            = 111u,             </div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">  307</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a>            = 112u,             </div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">  308</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a>            = 113u,             </div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">  309</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a>            = 114u,             </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">  310</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a>              = 115u,             </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">  311</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a>         = 116u,             </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">  312</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a>            = 117u,             </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">  313</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a>            = 118u,             </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">  314</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a>            = 119u,             </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">  315</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a>            = 120u,             </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">  316</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a>              = 121u,             </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">  317</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a>         = 122u,             </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">  318</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a>            = 123u,             </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">  319</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a>            = 124u,             </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">  320</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a>            = 125u,             </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">  321</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a>            = 126u,             </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">  322</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a>              = 127u,             </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">  323</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a>         = 128u,             </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">  324</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a>            = 129u,             </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">  325</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a>            = 130u,             </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">  326</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a>            = 131u,             </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">  327</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a>            = 132u,             </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">  328</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a>              = 133u,             </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">  329</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a>         = 134u,             </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">  330</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a>            = 135u,             </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">  331</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a>            = 136u,             </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">  332</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a>            = 137u,             </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">  333</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a>            = 138u,             </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">  334</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a>              = 139u,             </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">  335</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a>         = 140u,             </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">  336</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a>            = 141u,             </div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">  337</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a>            = 142u,             </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">  338</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a>            = 143u,             </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">  339</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a>            = 144u,             </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">  340</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a>              = 145u,             </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">  341</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a>         = 146u              </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers_S32K148 */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">   -- Device Peripheral Access Layer for S32K148</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* @brief This module covers memory mapped registers available on SoC */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">  371</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            16u</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              16u</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CV_COUNT                             2u</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define ADC_aSC1_COUNT                           32u</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_aR_COUNT                             32u</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  378</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3b755f4a2a9f243d04f84110fd26d331">  379</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[<a class="code" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>];                </div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aeab2ebe420e6ae44c24f13f2761f00e3">  380</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aeab2ebe420e6ae44c24f13f2761f00e3">CFG1</a>;                              </div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7a03bed892bd14fae1feba9d95c92e0a">  381</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7a03bed892bd14fae1feba9d95c92e0a">CFG2</a>;                              </div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1d8205b57b35fd6756c31bc66a039d84">  382</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[ADC_R_COUNT];                    </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#afa9d887e6c4a57f14934728911819719">  383</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV[ADC_CV_COUNT];                  </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aa9b96ff03db525ef1b26dac4da906e78">  384</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aa9b96ff03db525ef1b26dac4da906e78">SC2</a>;                               </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a8bc6681caac46f941f2c5814908459dc">  385</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a8bc6681caac46f941f2c5814908459dc">SC3</a>;                               </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2e387e6b13cafeb1e91fb4df00300191">  386</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a2e387e6b13cafeb1e91fb4df00300191">BASE_OFS</a>;                          </div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3c2cfd45bce44fde56a7cf927fdfe133">  387</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3c2cfd45bce44fde56a7cf927fdfe133">OFS</a>;                               </div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6d3ce32f7cca7bf90424813d8515d220">  388</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6d3ce32f7cca7bf90424813d8515d220">USR_OFS</a>;                           </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a60fcf5c58d35061e0062db759e28eb2a">  389</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a60fcf5c58d35061e0062db759e28eb2a">XOFS</a>;                              </div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a832795ac169f030e61587141042cbfa8">  390</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a832795ac169f030e61587141042cbfa8">YOFS</a>;                              </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6447bc903b6b83e4863ac232741ae89a">  391</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6447bc903b6b83e4863ac232741ae89a">G</a>;                                 </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab9bd75bd5b2a2e0a8fbbbab7acc75450">  392</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab9bd75bd5b2a2e0a8fbbbab7acc75450">UG</a>;                                </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3ed6746af2966f903906c3f1f1649455">  393</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3ed6746af2966f903906c3f1f1649455">CLPS</a>;                              </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a74586ff94b625c3f317eb6c661870cb2">  394</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a74586ff94b625c3f317eb6c661870cb2">CLP3</a>;                              </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6eb03e0b2d966fcef208d990e48ae8a5">  395</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6eb03e0b2d966fcef208d990e48ae8a5">CLP2</a>;                              </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ade7d662672a71d0390212bdc00ff8697">  396</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ade7d662672a71d0390212bdc00ff8697">CLP1</a>;                              </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae5689cab71b959c34805b958228781b2">  397</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae5689cab71b959c34805b958228781b2">CLP0</a>;                              </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a6e74ea38a95b24977e5ad87253ece068">  398</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a6e74ea38a95b24977e5ad87253ece068">CLPX</a>;                              </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ae3443464b4df16d059bdd27c58f2aea0">  399</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ae3443464b4df16d059bdd27c58f2aea0">CLP9</a>;                              </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a52f8b39c9990b2fe4733205cb7faf589">  400</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a52f8b39c9990b2fe4733205cb7faf589">CLPS_OFS</a>;                          </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3e3d893c6c0d9a153dee2adc64adc848">  401</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3e3d893c6c0d9a153dee2adc64adc848">CLP3_OFS</a>;                          </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a54b8b5ce89c8c111e5cfaddc9aeebdb6">  402</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a54b8b5ce89c8c111e5cfaddc9aeebdb6">CLP2_OFS</a>;                          </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ab4300167b4e57d7a94b85900e3204a11">  403</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ab4300167b4e57d7a94b85900e3204a11">CLP1_OFS</a>;                          </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a280c6874393890b5cc3767165b4ccdeb">  404</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a280c6874393890b5cc3767165b4ccdeb">CLP0_OFS</a>;                          </div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a91cdb314973191beff1af62f01b1f258">  405</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a91cdb314973191beff1af62f01b1f258">CLPX_OFS</a>;                          </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a98a02e345150e65937d184387efd184e">  406</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a98a02e345150e65937d184387efd184e">CLP9_OFS</a>;                          </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a103064af8a79afa9ebea88006f15612c">  408</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t aSC1[ADC_aSC1_COUNT];              </div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a46923e222a6caf0ca9b4d6e08f0338e6">  409</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t aR[ADC_aR_COUNT];                  </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="struct_a_d_c___type.html">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaa099a8c9e68a5f4d2753def209f2e59a">  413</a></span>&#160;<span class="preprocessor">#define ADC_INSTANCE_COUNT                       (2u)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  418</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  420</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">  422</a></span>&#160;<span class="preprocessor">#define ADC1_BASE                                (0x40027000u)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">  424</a></span>&#160;<span class="preprocessor">#define ADC1                                     ((ADC_Type *)ADC1_BASE)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  426</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE, ADC1_BASE }</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  428</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0, ADC1 }</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf61035d9ec52f2f56792e159878255a1">  430</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d850b5bb6409c8f545e7578ba3da3e6">  432</a></span>&#160;<span class="preprocessor">#define ADC_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">  434</a></span>&#160;<span class="preprocessor">#define ADC_IRQS                                 { ADC0_IRQn, ADC1_IRQn }</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x3Fu</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0u</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       6u</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6u</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1u</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7u</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1u</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0u</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2u</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2u</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2u</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5u</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2u</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_MASK                    0x100u</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_SHIFT                   8u</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG_WIDTH                   1u</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define ADC_CFG1_CLRLTRG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_CLRLTRG_SHIFT))&amp;ADC_CFG1_CLRLTRG_MASK)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_MASK                     0xFFu</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_SHIFT                    0u</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS_WIDTH                    8u</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define ADC_CFG2_SMPLTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_SMPLTS_SHIFT))&amp;ADC_CFG2_SMPLTS_MASK)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFu</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0u</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            12u</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* CV Bit Fields */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define ADC_CV_CV_MASK                           0xFFFFu</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define ADC_CV_CV_SHIFT                          0u</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define ADC_CV_CV_WIDTH                          16u</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define ADC_CV_CV(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV_CV_SHIFT))&amp;ADC_CV_CV_MASK)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0u</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2u</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2u</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1u</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3u</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1u</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4u</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1u</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5u</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1u</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6u</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1u</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7u</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1u</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_MASK                    0x6000u</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_SHIFT                   13u</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM_WIDTH                   2u</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGPRNUM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGPRNUM_SHIFT))&amp;ADC_SC2_TRGPRNUM_MASK)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_MASK                    0xF0000u</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_SHIFT                   16u</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT_WIDTH                   4u</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTLAT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTLAT_SHIFT))&amp;ADC_SC2_TRGSTLAT_MASK)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_MASK                    0xF000000u</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_SHIFT                   24u</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR_WIDTH                   4u</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define ADC_SC2_TRGSTERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_TRGSTERR_SHIFT))&amp;ADC_SC2_TRGSTERR_MASK)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0u</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2u</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2u</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1u</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3u</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1u</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7u</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1u</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* BASE_OFS Bit Fields */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_MASK                 0xFFu</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_SHIFT                0u</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS_WIDTH                8u</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define ADC_BASE_OFS_BA_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_BASE_OFS_BA_OFS_SHIFT))&amp;ADC_BASE_OFS_BA_OFS_MASK)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0u</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16u</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/* USR_OFS Bit Fields */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_MASK                 0xFFu</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_SHIFT                0u</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS_WIDTH                8u</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define ADC_USR_OFS_USR_OFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_USR_OFS_USR_OFS_SHIFT))&amp;ADC_USR_OFS_USR_OFS_MASK)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* XOFS Bit Fields */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_MASK                       0x3Fu</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_SHIFT                      0u</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS_WIDTH                      6u</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define ADC_XOFS_XOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_XOFS_XOFS_SHIFT))&amp;ADC_XOFS_XOFS_MASK)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* YOFS Bit Fields */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_MASK                       0xFFu</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_SHIFT                      0u</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS_WIDTH                      8u</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define ADC_YOFS_YOFS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_YOFS_YOFS_SHIFT))&amp;ADC_YOFS_YOFS_MASK)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* G Bit Fields */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define ADC_G_G_MASK                             0x7FFu</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define ADC_G_G_SHIFT                            0u</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define ADC_G_G_WIDTH                            11u</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define ADC_G_G(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_G_G_SHIFT))&amp;ADC_G_G_MASK)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* UG Bit Fields */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define ADC_UG_UG_MASK                           0x3FFu</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define ADC_UG_UG_SHIFT                          0u</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define ADC_UG_UG_WIDTH                          10u</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define ADC_UG_UG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_UG_UG_SHIFT))&amp;ADC_UG_UG_MASK)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x7Fu</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0u</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      7u</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x3FFu</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0u</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      10u</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0x3FFu</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0u</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      10u</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x1FFu</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0u</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      9u</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0xFFu</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0u</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      8u</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* CLPX Bit Fields */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_MASK                       0x7Fu</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_SHIFT                      0u</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX_WIDTH                      7u</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define ADC_CLPX_CLPX(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_CLPX_SHIFT))&amp;ADC_CLPX_CLPX_MASK)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* CLP9 Bit Fields */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_MASK                       0x7Fu</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_SHIFT                      0u</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9_WIDTH                      7u</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define ADC_CLP9_CLP9(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_CLP9_SHIFT))&amp;ADC_CLP9_CLP9_MASK)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* CLPS_OFS Bit Fields */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_MASK               0xFu</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_SHIFT              0u</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS_WIDTH              4u</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define ADC_CLPS_OFS_CLPS_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_OFS_CLPS_OFS_SHIFT))&amp;ADC_CLPS_OFS_CLPS_OFS_MASK)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* CLP3_OFS Bit Fields */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_MASK               0xFu</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_SHIFT              0u</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS_WIDTH              4u</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define ADC_CLP3_OFS_CLP3_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_OFS_CLP3_OFS_SHIFT))&amp;ADC_CLP3_OFS_CLP3_OFS_MASK)</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* CLP2_OFS Bit Fields */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_MASK               0xFu</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_SHIFT              0u</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS_WIDTH              4u</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define ADC_CLP2_OFS_CLP2_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_OFS_CLP2_OFS_SHIFT))&amp;ADC_CLP2_OFS_CLP2_OFS_MASK)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* CLP1_OFS Bit Fields */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_MASK               0xFu</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_SHIFT              0u</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS_WIDTH              4u</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define ADC_CLP1_OFS_CLP1_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_OFS_CLP1_OFS_SHIFT))&amp;ADC_CLP1_OFS_CLP1_OFS_MASK)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/* CLP0_OFS Bit Fields */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_MASK               0xFu</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_SHIFT              0u</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS_WIDTH              4u</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define ADC_CLP0_OFS_CLP0_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_OFS_CLP0_OFS_SHIFT))&amp;ADC_CLP0_OFS_CLP0_OFS_MASK)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* CLPX_OFS Bit Fields */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_MASK               0xFFFu</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_SHIFT              0u</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS_WIDTH              12u</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ADC_CLPX_OFS_CLPX_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPX_OFS_CLPX_OFS_SHIFT))&amp;ADC_CLPX_OFS_CLPX_OFS_MASK)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/* CLP9_OFS Bit Fields */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_MASK               0xFFFu</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_SHIFT              0u</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS_WIDTH              12u</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define ADC_CLP9_OFS_CLP9_OFS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP9_OFS_CLP9_OFS_SHIFT))&amp;ADC_CLP9_OFS_CLP9_OFS_MASK)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* aSC1 Bit Fields */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_MASK                       0x3Fu</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_SHIFT                      0u</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH_WIDTH                      6u</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define ADC_aSC1_ADCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_ADCH_SHIFT))&amp;ADC_aSC1_ADCH_MASK)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_MASK                       0x40u</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_SHIFT                      6u</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN_WIDTH                      1u</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define ADC_aSC1_AIEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_AIEN_SHIFT))&amp;ADC_aSC1_AIEN_MASK)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_MASK                       0x80u</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_SHIFT                      7u</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO_WIDTH                      1u</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define ADC_aSC1_COCO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aSC1_COCO_SHIFT))&amp;ADC_aSC1_COCO_MASK)</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* aR Bit Fields */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC_aR_D_MASK                            0xFFFu</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define ADC_aR_D_SHIFT                           0u</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define ADC_aR_D_WIDTH                           12u</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_aR_D(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_aR_D_SHIFT))&amp;ADC_aR_D_MASK)</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">   -- AIPS Peripheral Access Layer</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">  693</a></span>&#160;<span class="preprocessor">#define AIPS_PACR_COUNT                          4u</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define AIPS_OPACR_COUNT                         12u</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html">  697</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#a71f81cad0a8a702a06bbc22379a76429">  698</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_i_p_s___type.html#a71f81cad0a8a702a06bbc22379a76429">MPRA</a>;                              </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#aa02551fbd6d94062f005299fbb37ea55">  700</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PACR[<a class="code" href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">AIPS_PACR_COUNT</a>];             </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_a_i_p_s___type.html#aa76706d6368149ada58d53e3c4e10fa9">  702</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPACR[AIPS_OPACR_COUNT];           </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;} <a class="code" href="struct_a_i_p_s___type.html">AIPS_Type</a>, *<a class="code" href="struct_a_i_p_s___type.html">AIPS_MemMapPtr</a>;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga1af92203d416b715de4b769a8c94cc98">  706</a></span>&#160;<span class="preprocessor">#define AIPS_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga098ceea9159bc6929c5bae3b5bb798a3">  711</a></span>&#160;<span class="preprocessor">#define AIPS_BASE                                (0x40000000u)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga783553fe0a5d01525540e0cae643bbbd">  713</a></span>&#160;<span class="preprocessor">#define AIPS                                     ((AIPS_Type *)AIPS_BASE)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#ga8aa4e4d4ece25fca4cf74a31f58951ec">  715</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_ADDRS                          { AIPS_BASE }</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral___access___layer.html#gacdda032ccd174e1d8c1a02b1e0f7a441">  717</a></span>&#160;<span class="preprocessor">#define AIPS_BASE_PTRS                           { AIPS }</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20u</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_WIDTH                     1u</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL2_SHIFT))&amp;AIPS_MPRA_MPL2_MASK)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21u</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_WIDTH                     1u</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW2_SHIFT))&amp;AIPS_MPRA_MTW2_MASK)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22u</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_WIDTH                     1u</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR2_SHIFT))&amp;AIPS_MPRA_MTR2_MASK)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24u</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_WIDTH                     1u</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL1_SHIFT))&amp;AIPS_MPRA_MPL1_MASK)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25u</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_WIDTH                     1u</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW1_SHIFT))&amp;AIPS_MPRA_MTW1_MASK)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26u</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_WIDTH                     1u</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR1_SHIFT))&amp;AIPS_MPRA_MTR1_MASK)</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28u</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_WIDTH                     1u</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MPL0_SHIFT))&amp;AIPS_MPRA_MPL0_MASK)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29u</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_WIDTH                     1u</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTW0_SHIFT))&amp;AIPS_MPRA_MTW0_MASK)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30u</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_WIDTH                     1u</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_MPRA_MTR0_SHIFT))&amp;AIPS_MPRA_MTR0_MASK)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* PACR Bit Fields */</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_MASK                       0x100u</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_SHIFT                      8u</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5_WIDTH                      1u</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP5_SHIFT))&amp;AIPS_PACR_TP5_MASK)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_MASK                       0x200u</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_SHIFT                      9u</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5_WIDTH                      1u</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP5_SHIFT))&amp;AIPS_PACR_WP5_MASK)</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_MASK                       0x400u</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_SHIFT                      10u</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5_WIDTH                      1u</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP5_SHIFT))&amp;AIPS_PACR_SP5_MASK)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_MASK                       0x1000000u</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_SHIFT                      24u</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1_WIDTH                      1u</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP1_SHIFT))&amp;AIPS_PACR_TP1_MASK)</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_MASK                       0x2000000u</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_SHIFT                      25u</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1_WIDTH                      1u</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP1_SHIFT))&amp;AIPS_PACR_WP1_MASK)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_MASK                       0x4000000u</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_SHIFT                      26u</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1_WIDTH                      1u</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP1_SHIFT))&amp;AIPS_PACR_SP1_MASK)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_MASK                       0x10000000u</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_SHIFT                      28u</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0_WIDTH                      1u</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define AIPS_PACR_TP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_TP0_SHIFT))&amp;AIPS_PACR_TP0_MASK)</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_MASK                       0x20000000u</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_SHIFT                      29u</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0_WIDTH                      1u</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define AIPS_PACR_WP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_WP0_SHIFT))&amp;AIPS_PACR_WP0_MASK)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_MASK                       0x40000000u</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_SHIFT                      30u</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0_WIDTH                      1u</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define AIPS_PACR_SP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_PACR_SP0_SHIFT))&amp;AIPS_PACR_SP0_MASK)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* OPACR Bit Fields */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_SHIFT                     0u</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7_WIDTH                     1u</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP7_SHIFT))&amp;AIPS_OPACR_TP7_MASK)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_SHIFT                     1u</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7_WIDTH                     1u</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP7_SHIFT))&amp;AIPS_OPACR_WP7_MASK)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_SHIFT                     2u</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7_WIDTH                     1u</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP7_SHIFT))&amp;AIPS_OPACR_SP7_MASK)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_SHIFT                     4u</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6_WIDTH                     1u</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP6_SHIFT))&amp;AIPS_OPACR_TP6_MASK)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_SHIFT                     5u</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6_WIDTH                     1u</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP6_SHIFT))&amp;AIPS_OPACR_WP6_MASK)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_SHIFT                     6u</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6_WIDTH                     1u</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP6_SHIFT))&amp;AIPS_OPACR_SP6_MASK)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_SHIFT                     8u</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5_WIDTH                     1u</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP5_SHIFT))&amp;AIPS_OPACR_TP5_MASK)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_SHIFT                     9u</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5_WIDTH                     1u</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP5_SHIFT))&amp;AIPS_OPACR_WP5_MASK)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_SHIFT                     10u</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5_WIDTH                     1u</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP5_SHIFT))&amp;AIPS_OPACR_SP5_MASK)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_SHIFT                     12u</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4_WIDTH                     1u</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP4_SHIFT))&amp;AIPS_OPACR_TP4_MASK)</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_SHIFT                     13u</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4_WIDTH                     1u</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP4_SHIFT))&amp;AIPS_OPACR_WP4_MASK)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_SHIFT                     14u</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4_WIDTH                     1u</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP4_SHIFT))&amp;AIPS_OPACR_SP4_MASK)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_SHIFT                     16u</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3_WIDTH                     1u</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP3_SHIFT))&amp;AIPS_OPACR_TP3_MASK)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_SHIFT                     17u</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3_WIDTH                     1u</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP3_SHIFT))&amp;AIPS_OPACR_WP3_MASK)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_SHIFT                     18u</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3_WIDTH                     1u</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP3_SHIFT))&amp;AIPS_OPACR_SP3_MASK)</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_SHIFT                     20u</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2_WIDTH                     1u</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP2_SHIFT))&amp;AIPS_OPACR_TP2_MASK)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_SHIFT                     21u</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2_WIDTH                     1u</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP2_SHIFT))&amp;AIPS_OPACR_WP2_MASK)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_SHIFT                     22u</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2_WIDTH                     1u</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP2_SHIFT))&amp;AIPS_OPACR_SP2_MASK)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_SHIFT                     24u</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1_WIDTH                     1u</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP1_SHIFT))&amp;AIPS_OPACR_TP1_MASK)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_SHIFT                     25u</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1_WIDTH                     1u</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP1_SHIFT))&amp;AIPS_OPACR_WP1_MASK)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_SHIFT                     26u</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1_WIDTH                     1u</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP1_SHIFT))&amp;AIPS_OPACR_SP1_MASK)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_SHIFT                     28u</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0_WIDTH                     1u</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define AIPS_OPACR_TP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_TP0_SHIFT))&amp;AIPS_OPACR_TP0_MASK)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_SHIFT                     29u</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0_WIDTH                     1u</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define AIPS_OPACR_WP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_WP0_SHIFT))&amp;AIPS_OPACR_WP0_MASK)</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_SHIFT                     30u</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0_WIDTH                     1u</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define AIPS_OPACR_SP0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;AIPS_OPACR_SP0_SHIFT))&amp;AIPS_OPACR_SP0_MASK)</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160; <span class="comment">/* end of group AIPS_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">   -- CAN Peripheral Access Layer</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">  921</a></span>&#160;<span class="preprocessor">#define CAN_RAMn_COUNT                           128u</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define CAN_RXIMR_COUNT                          32u</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define CAN_WMB_COUNT                            4u</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html">  926</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a57d0808be5bb546f1723f80e76454d83">  927</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a57d0808be5bb546f1723f80e76454d83">MCR</a>;                               </div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a34d8037f31413016eb6b102562fda3cb">  928</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a34d8037f31413016eb6b102562fda3cb">CTRL1</a>;                             </div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a1c44645bb1a9bdf0ca8fa23292721d68">  929</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a1c44645bb1a9bdf0ca8fa23292721d68">TIMER</a>;                             </div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ab791b2463fb3ae357701fa709becb375">  931</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ab791b2463fb3ae357701fa709becb375">RXMGMASK</a>;                          </div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a05fbc273982fe288e0effb1d41ab67d1">  932</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a05fbc273982fe288e0effb1d41ab67d1">RX14MASK</a>;                          </div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af8212fa6673cf99092fc9752ba6f6171">  933</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af8212fa6673cf99092fc9752ba6f6171">RX15MASK</a>;                          </div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a71cd940a44931206d529800694191b3d">  934</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a71cd940a44931206d529800694191b3d">ECR</a>;                               </div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#af06ab56ace612e7fc306145cf2a0a3ff">  935</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#af06ab56ace612e7fc306145cf2a0a3ff">ESR1</a>;                              </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a33b97d2f3251ee23e3e1dd7325912c0e">  937</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a33b97d2f3251ee23e3e1dd7325912c0e">IMASK1</a>;                            </div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aefc0028cd837cf5dfef365f1126e78ae">  939</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aefc0028cd837cf5dfef365f1126e78ae">IFLAG1</a>;                            </div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ac2cb5a88281cf8f9c3a0834681a2395e">  940</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ac2cb5a88281cf8f9c3a0834681a2395e">CTRL2</a>;                             </div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a5fc68c37458b897ac5cf73ab0786fb79">  941</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a5fc68c37458b897ac5cf73ab0786fb79">ESR2</a>;                              </div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a2f37f8b7b5d15d1d967925a01bbcb4be">  943</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a2f37f8b7b5d15d1d967925a01bbcb4be">CRCR</a>;                              </div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aa9a21a7b24d0b5001764d84099c76b96">  944</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aa9a21a7b24d0b5001764d84099c76b96">RXFGMASK</a>;                          </div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aacdf174d512c3f7e9b0ba31397d3dc40">  945</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#aacdf174d512c3f7e9b0ba31397d3dc40">RXFIR</a>;                             </div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a8e167cc968770405e3fdabf2a8d459cd">  946</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a8e167cc968770405e3fdabf2a8d459cd">CBT</a>;                               </div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;       uint8_t RESERVED_4[44];</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#adc5b3a82d2ff30e96916d68d02753d1f">  948</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RAMn[<a class="code" href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a>];              </div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;       uint8_t RESERVED_5[1536];</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a4a03d538bb7476bdd3d8ac56744f6226">  950</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXIMR[CAN_RXIMR_COUNT];            </div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;       uint8_t RESERVED_6[512];</div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a59ba06eb127cdbafb8ad71a782eba844">  952</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a59ba06eb127cdbafb8ad71a782eba844">CTRL1_PN</a>;                          </div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a13026a1f999a818c43d251a9ce4f7e36">  953</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a13026a1f999a818c43d251a9ce4f7e36">CTRL2_PN</a>;                          </div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a18d7ddfe0db379474c8cc1fb2d0f0bb8">  954</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a18d7ddfe0db379474c8cc1fb2d0f0bb8">WU_MTC</a>;                            </div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a8f516f7d9f98448ab22bb808f365eaaa">  955</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a8f516f7d9f98448ab22bb808f365eaaa">FLT_ID1</a>;                           </div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a3ed799d9c94cfa5259ebfdad7bd1336e">  956</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a3ed799d9c94cfa5259ebfdad7bd1336e">FLT_DLC</a>;                           </div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aaeab09ebbb5596dd93692703f18f6ab5">  957</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aaeab09ebbb5596dd93692703f18f6ab5">PL1_LO</a>;                            </div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#afa676e632fe43193c31f301019c26d61">  958</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#afa676e632fe43193c31f301019c26d61">PL1_HI</a>;                            </div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a149c92d4dee1d094d937c218ceaef7c3">  959</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a149c92d4dee1d094d937c218ceaef7c3">FLT_ID2_IDMASK</a>;                    </div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a71bb46ec1cf045dae01f39b37ed47b14">  960</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a71bb46ec1cf045dae01f39b37ed47b14">PL2_PLMASK_LO</a>;                     </div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a28a03b1ffcfb2217ff3eba89bb18bc4e">  961</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#a28a03b1ffcfb2217ff3eba89bb18bc4e">PL2_PLMASK_HI</a>;                     </div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;       uint8_t RESERVED_7[24];</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xB40, array step: 0x10 */</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#afbac5eeb9ff28cabc7a9181023b103d4">  964</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#afbac5eeb9ff28cabc7a9181023b103d4">WMBn_CS</a>;                           </div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aab71fd2f54bf6512b3b1c16d5320804b">  965</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#aab71fd2f54bf6512b3b1c16d5320804b">WMBn_ID</a>;                           </div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ae93c7e8a237a46543dbd592479ad674d">  966</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#ae93c7e8a237a46543dbd592479ad674d">WMBn_D03</a>;                          </div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#a20618968321d655c297ef484f506c7f3">  967</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#a20618968321d655c297ef484f506c7f3">WMBn_D47</a>;                          </div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  } WMB[CAN_WMB_COUNT];</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;       uint8_t RESERVED_8[128];</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#ad2692a93d19041d8301819925a950d9a">  970</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#ad2692a93d19041d8301819925a950d9a">FDCTRL</a>;                            </div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aec71e0a647e9b39bf063182527c9ab7d">  971</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type.html#aec71e0a647e9b39bf063182527c9ab7d">FDCBT</a>;                             </div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="struct_c_a_n___type.html#aff265667922f120a105d1586ed263f44">  972</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_c_a_n___type.html#aff265667922f120a105d1586ed263f44">FDCRC</a>;                             </div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;} <a class="code" href="struct_c_a_n___type.html">CAN_Type</a>, *<a class="code" href="struct_c_a_n___type.html">CAN_MemMapPtr</a>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gafd01fb85304b17e511f1f581b1eaffbd">  976</a></span>&#160;<span class="preprocessor">#define CAN_INSTANCE_COUNT                       (3u)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf28059909d16b304a2d26930aac760fd">  981</a></span>&#160;<span class="preprocessor">#define CAN0_BASE                                (0x40024000u)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga8882ee5d18ec64b8193396ec6bc66fe5">  983</a></span>&#160;<span class="preprocessor">#define CAN0                                     ((CAN_Type *)CAN0_BASE)</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">  985</a></span>&#160;<span class="preprocessor">#define CAN1_BASE                                (0x40025000u)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga4964ecb6a5c689aaf8ee2832b8093aac">  987</a></span>&#160;<span class="preprocessor">#define CAN1                                     ((CAN_Type *)CAN1_BASE)</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">  989</a></span>&#160;<span class="preprocessor">#define CAN2_BASE                                (0x4002B000u)</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac5e4c86ed487dc91418b156e24808033">  991</a></span>&#160;<span class="preprocessor">#define CAN2                                     ((CAN_Type *)CAN2_BASE)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gae13d94ba45c7672726f65ae76ba7242d">  993</a></span>&#160;<span class="preprocessor">#define CAN_BASE_ADDRS                           { CAN0_BASE, CAN1_BASE, CAN2_BASE }</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gaf9ce8b815aacb2022a8a7454f4028a6c">  995</a></span>&#160;<span class="preprocessor">#define CAN_BASE_PTRS                            { CAN0, CAN1, CAN2 }</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gab5a72fb92419fe266bdff06e123984e9">  997</a></span>&#160;<span class="preprocessor">#define CAN_IRQS_ARR_COUNT                       (7u)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga95cdfc13d13db45a4080bc2904c29587">  999</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS_CH_COUNT             (1u)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gacabd590b6272c02d8d36bbe6af34c706"> 1001</a></span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS_CH_COUNT             (1u)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1751bd225b350591178ba212ea1a247b"> 1003</a></span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS_CH_COUNT                (1u)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga659e068b0b952ea0d0c92e2962063027"> 1005</a></span>&#160;<span class="preprocessor">#define CAN_Error_IRQS_CH_COUNT                  (1u)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga1f74e60256af47f0222559bc1aa47e5c"> 1007</a></span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS_CH_COUNT                (1u)</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gad4a1681aaf0aac7ab2c6473a0de28292"> 1009</a></span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS_CH_COUNT           (1u)</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#gac91955c1bdcf7314db698b2c21a978bd"> 1011</a></span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS_CH_COUNT          (1u)</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral___access___layer.html#ga5609c3f62c9fe288c8362a6e1948375e"> 1013</a></span>&#160;<span class="preprocessor">#define CAN_Rx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define CAN_Tx_Warning_IRQS                      { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define CAN_Wake_Up_IRQS                         { CAN0_Wake_Up_IRQn, NotAvail_IRQn, NotAvail_IRQn }</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define CAN_Error_IRQS                           { CAN0_Error_IRQn, CAN1_Error_IRQn, CAN2_Error_IRQn }</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define CAN_Bus_Off_IRQS                         { CAN0_ORed_IRQn, CAN1_ORed_IRQn, CAN2_ORed_IRQn }</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define CAN_ORed_0_15_MB_IRQS                    { CAN0_ORed_0_15_MB_IRQn, CAN1_ORed_0_15_MB_IRQn, CAN2_ORed_0_15_MB_IRQn }</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define CAN_ORed_16_31_MB_IRQS                   { CAN0_ORed_16_31_MB_IRQn, CAN1_ORed_16_31_MB_IRQn, CAN2_ORed_16_31_MB_IRQn }</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">   -- CAN Register Masks</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0u</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_WIDTH                      7u</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8u</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_WIDTH                       2u</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_MASK                        0x800u</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_SHIFT                       11u</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN_WIDTH                       1u</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define CAN_MCR_FDEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FDEN_SHIFT))&amp;CAN_MCR_FDEN_MASK)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12u</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_WIDTH                        1u</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define CAN_MCR_AEN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_AEN_SHIFT))&amp;CAN_MCR_AEN_MASK)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13u</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_WIDTH                    1u</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPRIOEN_SHIFT))&amp;CAN_MCR_LPRIOEN_MASK)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_MASK                     0x4000u</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_SHIFT                    14u</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN_WIDTH                    1u</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define CAN_MCR_PNET_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_PNET_EN_SHIFT))&amp;CAN_MCR_PNET_EN_MASK)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_MASK                         0x8000u</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_SHIFT                        15u</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define CAN_MCR_DMA_WIDTH                        1u</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define CAN_MCR_DMA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_DMA_SHIFT))&amp;CAN_MCR_DMA_MASK)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16u</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_WIDTH                       1u</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IRMQ_SHIFT))&amp;CAN_MCR_IRMQ_MASK)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17u</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_WIDTH                     1u</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SRXDIS_SHIFT))&amp;CAN_MCR_SRXDIS_MASK)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20u</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_WIDTH                     1u</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_LPMACK_SHIFT))&amp;CAN_MCR_LPMACK_MASK)</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21u</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_WIDTH                      1u</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_WRNEN_SHIFT))&amp;CAN_MCR_WRNEN_MASK)</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23u</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_WIDTH                       1u</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SUPV_SHIFT))&amp;CAN_MCR_SUPV_MASK)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24u</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_WIDTH                     1u</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZACK_SHIFT))&amp;CAN_MCR_FRZACK_MASK)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25u</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_WIDTH                    1u</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_SOFTRST_SHIFT))&amp;CAN_MCR_SOFTRST_MASK)</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27u</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_WIDTH                     1u</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_NOTRDY_SHIFT))&amp;CAN_MCR_NOTRDY_MASK)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28u</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_WIDTH                       1u</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define CAN_MCR_HALT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_HALT_SHIFT))&amp;CAN_MCR_HALT_MASK)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29u</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_WIDTH                       1u</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_RFEN_SHIFT))&amp;CAN_MCR_RFEN_MASK)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30u</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_WIDTH                        1u</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_FRZ_SHIFT))&amp;CAN_MCR_FRZ_MASK)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31u</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_WIDTH                       1u</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MDIS_SHIFT))&amp;CAN_MCR_MDIS_MASK)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0u</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_WIDTH                  3u</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3u</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_WIDTH                      1u</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LOM_SHIFT))&amp;CAN_CTRL1_LOM_MASK)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4u</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_WIDTH                     1u</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LBUF_SHIFT))&amp;CAN_CTRL1_LBUF_MASK)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5u</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_WIDTH                     1u</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TSYN_SHIFT))&amp;CAN_CTRL1_TSYN_MASK)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6u</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_WIDTH                  1u</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFREC_SHIFT))&amp;CAN_CTRL1_BOFFREC_MASK)</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7u</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_WIDTH                      1u</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_SMP_SHIFT))&amp;CAN_CTRL1_SMP_MASK)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10u</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_WIDTH                  1u</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RWRNMSK_SHIFT))&amp;CAN_CTRL1_RWRNMSK_MASK)</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11u</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_WIDTH                  1u</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_TWRNMSK_SHIFT))&amp;CAN_CTRL1_TWRNMSK_MASK)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12u</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_WIDTH                      1u</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_LPB_SHIFT))&amp;CAN_CTRL1_LPB_MASK)</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13u</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_WIDTH                   1u</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_CLKSRC_SHIFT))&amp;CAN_CTRL1_CLKSRC_MASK)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14u</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_WIDTH                   1u</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_ERRMSK_SHIFT))&amp;CAN_CTRL1_ERRMSK_MASK)</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15u</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_WIDTH                  1u</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_BOFFMSK_SHIFT))&amp;CAN_CTRL1_BOFFMSK_MASK)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16u</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_WIDTH                    3u</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19u</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_WIDTH                    3u</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22u</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_WIDTH                      2u</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24u</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_WIDTH                  8u</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0u</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_WIDTH                    16u</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0u</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_WIDTH                    32u</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0u</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_WIDTH                 32u</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0u</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_WIDTH                 32u</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0u</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_WIDTH                   8u</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8u</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_WIDTH                   8u</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_MASK               0xFF0000u</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_SHIFT              16u</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST_WIDTH              8u</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_FAST_SHIFT))&amp;CAN_ECR_TXERRCNT_FAST_MASK)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_MASK               0xFF000000u</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_SHIFT              24u</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST_WIDTH              8u</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_FAST_SHIFT))&amp;CAN_ECR_RXERRCNT_FAST_MASK)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1u</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_WIDTH                    1u</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_SHIFT))&amp;CAN_ESR1_ERRINT_MASK)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2u</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_WIDTH                   1u</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFINT_SHIFT))&amp;CAN_ESR1_BOFFINT_MASK)</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3u</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_WIDTH                        1u</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define CAN_ESR1_RX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RX_SHIFT))&amp;CAN_ESR1_RX_MASK)</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4u</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_WIDTH                   2u</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6u</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_WIDTH                        1u</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define CAN_ESR1_TX(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TX_SHIFT))&amp;CAN_ESR1_TX_MASK)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7u</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_WIDTH                      1u</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_IDLE_SHIFT))&amp;CAN_ESR1_IDLE_MASK)</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8u</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_WIDTH                     1u</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RXWRN_SHIFT))&amp;CAN_ESR1_RXWRN_MASK)</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9u</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_WIDTH                     1u</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TXWRN_SHIFT))&amp;CAN_ESR1_TXWRN_MASK)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10u</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_WIDTH                    1u</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_SHIFT))&amp;CAN_ESR1_STFERR_MASK)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11u</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_WIDTH                    1u</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_SHIFT))&amp;CAN_ESR1_FRMERR_MASK)</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12u</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_WIDTH                    1u</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_SHIFT))&amp;CAN_ESR1_CRCERR_MASK)</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13u</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_WIDTH                    1u</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ACKERR_SHIFT))&amp;CAN_ESR1_ACKERR_MASK)</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14u</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_WIDTH                   1u</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_SHIFT))&amp;CAN_ESR1_BIT0ERR_MASK)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15u</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_WIDTH                   1u</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_SHIFT))&amp;CAN_ESR1_BIT1ERR_MASK)</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16u</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_WIDTH                   1u</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_RWRNINT_SHIFT))&amp;CAN_ESR1_RWRNINT_MASK)</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17u</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_WIDTH                   1u</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_TWRNINT_SHIFT))&amp;CAN_ESR1_TWRNINT_MASK)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18u</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_WIDTH                     1u</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_SYNCH_SHIFT))&amp;CAN_ESR1_SYNCH_MASK)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_MASK                0x80000u</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_SHIFT               19u</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT_WIDTH               1u</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFDONEINT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BOFFDONEINT_SHIFT))&amp;CAN_ESR1_BOFFDONEINT_MASK)</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_MASK                0x100000u</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_SHIFT               20u</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST_WIDTH               1u</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERRINT_FAST_SHIFT))&amp;CAN_ESR1_ERRINT_FAST_MASK)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_MASK                     0x200000u</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_SHIFT                    21u</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR_WIDTH                    1u</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define CAN_ESR1_ERROVR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_ERROVR_SHIFT))&amp;CAN_ESR1_ERROVR_MASK)</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_MASK                0x4000000u</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_SHIFT               26u</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST_WIDTH               1u</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_STFERR_FAST_SHIFT))&amp;CAN_ESR1_STFERR_FAST_MASK)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_MASK                0x8000000u</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_SHIFT               27u</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST_WIDTH               1u</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FRMERR_FAST_SHIFT))&amp;CAN_ESR1_FRMERR_FAST_MASK)</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_MASK                0x10000000u</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_SHIFT               28u</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST_WIDTH               1u</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_FAST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_CRCERR_FAST_SHIFT))&amp;CAN_ESR1_CRCERR_FAST_MASK)</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_MASK               0x40000000u</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_SHIFT              30u</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST_WIDTH              1u</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT0ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT0ERR_FAST_MASK)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_MASK               0x80000000u</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_SHIFT              31u</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST_WIDTH              1u</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_BIT1ERR_FAST_SHIFT))&amp;CAN_ESR1_BIT1ERR_FAST_MASK)</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_SHIFT               0u</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M_WIDTH               32u</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUF31TO0M(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUF31TO0M_SHIFT))&amp;CAN_IMASK1_BUF31TO0M_MASK)</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_MASK                    0x1u</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_SHIFT                   0u</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I_WIDTH                   1u</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF0I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF0I_SHIFT))&amp;CAN_IFLAG1_BUF0I_MASK)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_MASK                 0x1Eu</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_SHIFT                1u</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I_WIDTH                4u</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO1I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO1I_SHIFT))&amp;CAN_IFLAG1_BUF4TO1I_MASK)</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5u</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_WIDTH                   1u</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF5I_SHIFT))&amp;CAN_IFLAG1_BUF5I_MASK)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6u</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_WIDTH                   1u</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF6I_SHIFT))&amp;CAN_IFLAG1_BUF6I_MASK)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7u</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_WIDTH                   1u</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF7I_SHIFT))&amp;CAN_IFLAG1_BUF7I_MASK)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8u</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_WIDTH               24u</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_MASK                  0x800u</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_SHIFT                 11u</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS_WIDTH                 1u</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EDFLTDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EDFLTDIS_SHIFT))&amp;CAN_CTRL2_EDFLTDIS_MASK)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_MASK                0x1000u</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_SHIFT               12u</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN_WIDTH               1u</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ISOCANFDEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ISOCANFDEN_SHIFT))&amp;CAN_CTRL2_ISOCANFDEN_MASK)</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_MASK                   0x4000u</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_SHIFT                  14u</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN_WIDTH                  1u</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PREXCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PREXCEN_SHIFT))&amp;CAN_CTRL2_PREXCEN_MASK)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_MASK                 0x8000u</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_SHIFT                15u</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC_WIDTH                1u</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TIMER_SRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TIMER_SRC_SHIFT))&amp;CAN_CTRL2_TIMER_SRC_MASK)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16u</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_WIDTH                    1u</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_EACEN_SHIFT))&amp;CAN_CTRL2_EACEN_MASK)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17u</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_WIDTH                      1u</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RRS_SHIFT))&amp;CAN_CTRL2_RRS_MASK)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18u</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_WIDTH                      1u</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_MRP_SHIFT))&amp;CAN_CTRL2_MRP_MASK)</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19u</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_WIDTH                     5u</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24u</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_WIDTH                     4u</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_MASK               0x40000000u</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_SHIFT              30u</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK_WIDTH              1u</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define CAN_CTRL2_BOFFDONEMSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_BOFFDONEMSK_SHIFT))&amp;CAN_CTRL2_BOFFDONEMSK_MASK)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_MASK               0x80000000u</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_SHIFT              31u</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST_WIDTH              1u</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define CAN_CTRL2_ERRMSK_FAST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_ERRMSK_FAST_SHIFT))&amp;CAN_CTRL2_ERRMSK_FAST_MASK)</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13u</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_WIDTH                       1u</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_IMB_SHIFT))&amp;CAN_ESR2_IMB_MASK)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14u</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_WIDTH                       1u</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_VPS_SHIFT))&amp;CAN_ESR2_VPS_MASK)</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16u</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_WIDTH                      7u</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0u</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_WIDTH                     15u</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16u</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_WIDTH                     7u</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0u</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_WIDTH                   32u</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0u</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_WIDTH                    9u</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">/* CBT Bit Fields */</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_MASK                      0x1Fu</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_SHIFT                     0u</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2_WIDTH                     5u</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG2_SHIFT))&amp;CAN_CBT_EPSEG2_MASK)</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_MASK                      0x3E0u</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_SHIFT                     5u</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1_WIDTH                     5u</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define CAN_CBT_EPSEG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPSEG1_SHIFT))&amp;CAN_CBT_EPSEG1_MASK)</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_MASK                    0xFC00u</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_SHIFT                   10u</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG_WIDTH                   6u</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define CAN_CBT_EPROPSEG(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPROPSEG_SHIFT))&amp;CAN_CBT_EPROPSEG_MASK)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_MASK                        0x1F0000u</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_SHIFT                       16u</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW_WIDTH                       5u</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define CAN_CBT_ERJW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_ERJW_SHIFT))&amp;CAN_CBT_ERJW_MASK)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_MASK                    0x7FE00000u</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_SHIFT                   21u</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV_WIDTH                   10u</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define CAN_CBT_EPRESDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_EPRESDIV_SHIFT))&amp;CAN_CBT_EPRESDIV_MASK)</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_MASK                         0x80000000u</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_SHIFT                        31u</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define CAN_CBT_BTF_WIDTH                        1u</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define CAN_CBT_BTF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CBT_BTF_SHIFT))&amp;CAN_CBT_BTF_MASK)</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment">/* RAMn Bit Fields */</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_MASK                0xFFu</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_SHIFT               0u</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3_WIDTH               8u</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_3_SHIFT))&amp;CAN_RAMn_DATA_BYTE_3_MASK)</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_MASK                0xFF00u</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_SHIFT               8u</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2_WIDTH               8u</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_2_SHIFT))&amp;CAN_RAMn_DATA_BYTE_2_MASK)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_MASK                0xFF0000u</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_SHIFT               16u</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1_WIDTH               8u</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_1_SHIFT))&amp;CAN_RAMn_DATA_BYTE_1_MASK)</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_MASK                0xFF000000u</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_SHIFT               24u</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0_WIDTH               8u</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define CAN_RAMn_DATA_BYTE_0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RAMn_DATA_BYTE_0_SHIFT))&amp;CAN_RAMn_DATA_BYTE_0_MASK)</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0u</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_WIDTH                       32u</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">/* CTRL1_PN Bit Fields */</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_MASK                    0x3u</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_SHIFT                   0u</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS_WIDTH                   2u</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_FCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_FCS_SHIFT))&amp;CAN_CTRL1_PN_FCS_MASK)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_MASK                   0xCu</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_SHIFT                  2u</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS_WIDTH                  2u</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_IDFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_IDFS_SHIFT))&amp;CAN_CTRL1_PN_IDFS_MASK)</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_MASK                   0x30u</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_SHIFT                  4u</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS_WIDTH                  2u</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_PLFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_PLFS_SHIFT))&amp;CAN_CTRL1_PN_PLFS_MASK)</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_MASK                 0xFF00u</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_SHIFT                8u</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH_WIDTH                8u</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_NMATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_NMATCH_SHIFT))&amp;CAN_CTRL1_PN_NMATCH_MASK)</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_MASK               0x10000u</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_SHIFT              16u</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK_WIDTH              1u</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WUMF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WUMF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WUMF_MSK_MASK)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_MASK               0x20000u</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_SHIFT              17u</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK_WIDTH              1u</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define CAN_CTRL1_PN_WTOF_MSK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PN_WTOF_MSK_SHIFT))&amp;CAN_CTRL1_PN_WTOF_MSK_MASK)</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* CTRL2_PN Bit Fields */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_MASK                0xFFFFu</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_SHIFT               0u</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO_WIDTH               16u</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define CAN_CTRL2_PN_MATCHTO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_PN_MATCHTO_SHIFT))&amp;CAN_CTRL2_PN_MATCHTO_MASK)</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">/* WU_MTC Bit Fields */</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_MASK                 0xFF00u</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_SHIFT                8u</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER_WIDTH                8u</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_MCOUNTER(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_MCOUNTER_SHIFT))&amp;CAN_WU_MTC_MCOUNTER_MASK)</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_MASK                     0x10000u</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_SHIFT                    16u</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF_WIDTH                    1u</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WUMF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WUMF_SHIFT))&amp;CAN_WU_MTC_WUMF_MASK)</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_MASK                     0x20000u</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_SHIFT                    17u</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF_WIDTH                    1u</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define CAN_WU_MTC_WTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WU_MTC_WTOF_SHIFT))&amp;CAN_WU_MTC_WTOF_MASK)</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">/* FLT_ID1 Bit Fields */</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_MASK                 0x1FFFFFFFu</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_SHIFT                0u</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1_WIDTH                29u</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_ID1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_ID1_SHIFT))&amp;CAN_FLT_ID1_FLT_ID1_MASK)</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_MASK                 0x20000000u</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_SHIFT                29u</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR_WIDTH                1u</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_RTR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_RTR_SHIFT))&amp;CAN_FLT_ID1_FLT_RTR_MASK)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_MASK                 0x40000000u</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_SHIFT                30u</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE_WIDTH                1u</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define CAN_FLT_ID1_FLT_IDE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID1_FLT_IDE_SHIFT))&amp;CAN_FLT_ID1_FLT_IDE_MASK)</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">/* FLT_DLC Bit Fields */</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_MASK              0xFu</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_SHIFT             0u</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI_WIDTH             4u</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_HI(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_HI_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_HI_MASK)</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_MASK              0xF0000u</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_SHIFT             16u</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO_WIDTH             4u</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define CAN_FLT_DLC_FLT_DLC_LO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_DLC_FLT_DLC_LO_SHIFT))&amp;CAN_FLT_DLC_FLT_DLC_LO_MASK)</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/* PL1_LO Bit Fields */</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_MASK              0xFFu</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_SHIFT             0u</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3_WIDTH             8u</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_3_SHIFT))&amp;CAN_PL1_LO_Data_byte_3_MASK)</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_MASK              0xFF00u</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_SHIFT             8u</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2_WIDTH             8u</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_2_SHIFT))&amp;CAN_PL1_LO_Data_byte_2_MASK)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_MASK              0xFF0000u</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_SHIFT             16u</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1_WIDTH             8u</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_1_SHIFT))&amp;CAN_PL1_LO_Data_byte_1_MASK)</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_MASK              0xFF000000u</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_SHIFT             24u</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0_WIDTH             8u</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define CAN_PL1_LO_Data_byte_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_LO_Data_byte_0_SHIFT))&amp;CAN_PL1_LO_Data_byte_0_MASK)</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">/* PL1_HI Bit Fields */</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_MASK              0xFFu</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_SHIFT             0u</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7_WIDTH             8u</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_7(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_7_SHIFT))&amp;CAN_PL1_HI_Data_byte_7_MASK)</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_MASK              0xFF00u</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_SHIFT             8u</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6_WIDTH             8u</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_6(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_6_SHIFT))&amp;CAN_PL1_HI_Data_byte_6_MASK)</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_MASK              0xFF0000u</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_SHIFT             16u</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5_WIDTH             8u</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_5(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_5_SHIFT))&amp;CAN_PL1_HI_Data_byte_5_MASK)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_MASK              0xFF000000u</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_SHIFT             24u</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4_WIDTH             8u</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define CAN_PL1_HI_Data_byte_4(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL1_HI_Data_byte_4_SHIFT))&amp;CAN_PL1_HI_Data_byte_4_MASK)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">/* FLT_ID2_IDMASK Bit Fields */</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK   0x1FFFFFFFu</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT  0u</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_WIDTH  29u</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK(x)     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_FLT_ID2_IDMASK_MASK)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_MASK          0x20000000u</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT         29u</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK_WIDTH         1u</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_RTR_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_RTR_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_RTR_MSK_MASK)</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_MASK          0x40000000u</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT         30u</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK_WIDTH         1u</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define CAN_FLT_ID2_IDMASK_IDE_MSK(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FLT_ID2_IDMASK_IDE_MSK_SHIFT))&amp;CAN_FLT_ID2_IDMASK_IDE_MSK_MASK)</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">/* PL2_PLMASK_LO Bit Fields */</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_MASK       0xFFu</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT      0u</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3_WIDTH      8u</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_3(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_3_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_3_MASK)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_MASK       0xFF00u</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT      8u</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2_WIDTH      8u</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_2(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_2_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_2_MASK)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_MASK       0xFF0000u</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT      16u</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1_WIDTH      8u</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_1(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_1_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_1_MASK)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_MASK       0xFF000000u</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT      24u</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0_WIDTH      8u</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_LO_Data_byte_0(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_LO_Data_byte_0_SHIFT))&amp;CAN_PL2_PLMASK_LO_Data_byte_0_MASK)</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">/* PL2_PLMASK_HI Bit Fields */</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_MASK       0xFFu</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT      0u</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7_WIDTH      8u</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_7(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_7_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_7_MASK)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_MASK       0xFF00u</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT      8u</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6_WIDTH      8u</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_6(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_6_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_6_MASK)</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_MASK       0xFF0000u</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT      16u</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5_WIDTH      8u</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_5(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_5_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_5_MASK)</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_MASK       0xFF000000u</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT      24u</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4_WIDTH      8u</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define CAN_PL2_PLMASK_HI_Data_byte_4(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_PL2_PLMASK_HI_Data_byte_4_SHIFT))&amp;CAN_PL2_PLMASK_HI_Data_byte_4_MASK)</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">/* WMBn_CS Bit Fields */</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_MASK                     0xF0000u</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_SHIFT                    16u</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC_WIDTH                    4u</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_DLC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_DLC_SHIFT))&amp;CAN_WMBn_CS_DLC_MASK)</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_MASK                     0x100000u</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_SHIFT                    20u</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR_WIDTH                    1u</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_RTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_RTR_SHIFT))&amp;CAN_WMBn_CS_RTR_MASK)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_MASK                     0x200000u</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_SHIFT                    21u</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE_WIDTH                    1u</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_IDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_IDE_SHIFT))&amp;CAN_WMBn_CS_IDE_MASK)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_MASK                     0x400000u</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_SHIFT                    22u</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR_WIDTH                    1u</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define CAN_WMBn_CS_SRR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_CS_SRR_SHIFT))&amp;CAN_WMBn_CS_SRR_MASK)</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* WMBn_ID Bit Fields */</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_MASK                      0x1FFFFFFFu</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_SHIFT                     0u</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID_WIDTH                     29u</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define CAN_WMBn_ID_ID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_ID_ID_SHIFT))&amp;CAN_WMBn_ID_ID_MASK)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/* WMBn_D03 Bit Fields */</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_MASK            0xFFu</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_SHIFT           0u</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3_WIDTH           8u</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_3(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_3_SHIFT))&amp;CAN_WMBn_D03_Data_byte_3_MASK)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_MASK            0xFF00u</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_SHIFT           8u</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2_WIDTH           8u</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_2(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_2_SHIFT))&amp;CAN_WMBn_D03_Data_byte_2_MASK)</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_MASK            0xFF0000u</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_SHIFT           16u</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1_WIDTH           8u</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_1(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_1_SHIFT))&amp;CAN_WMBn_D03_Data_byte_1_MASK)</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_MASK            0xFF000000u</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_SHIFT           24u</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0_WIDTH           8u</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define CAN_WMBn_D03_Data_byte_0(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D03_Data_byte_0_SHIFT))&amp;CAN_WMBn_D03_Data_byte_0_MASK)</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment">/* WMBn_D47 Bit Fields */</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_MASK            0xFFu</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_SHIFT           0u</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7_WIDTH           8u</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_7(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_7_SHIFT))&amp;CAN_WMBn_D47_Data_byte_7_MASK)</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_MASK            0xFF00u</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_SHIFT           8u</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6_WIDTH           8u</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_6(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_6_SHIFT))&amp;CAN_WMBn_D47_Data_byte_6_MASK)</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_MASK            0xFF0000u</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_SHIFT           16u</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5_WIDTH           8u</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_5(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_5_SHIFT))&amp;CAN_WMBn_D47_Data_byte_5_MASK)</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_MASK            0xFF000000u</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_SHIFT           24u</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4_WIDTH           8u</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define CAN_WMBn_D47_Data_byte_4(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WMBn_D47_Data_byte_4_SHIFT))&amp;CAN_WMBn_D47_Data_byte_4_MASK)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/* FDCTRL Bit Fields */</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_MASK                   0x3Fu</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_SHIFT                  0u</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL_WIDTH                  6u</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCVAL_SHIFT))&amp;CAN_FDCTRL_TDCVAL_MASK)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_MASK                   0x1F00u</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_SHIFT                  8u</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF_WIDTH                  5u</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCOFF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCOFF_SHIFT))&amp;CAN_FDCTRL_TDCOFF_MASK)</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_MASK                  0x4000u</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_SHIFT                 14u</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL_WIDTH                 1u</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCFAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCFAIL_SHIFT))&amp;CAN_FDCTRL_TDCFAIL_MASK)</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_MASK                    0x8000u</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_SHIFT                   15u</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN_WIDTH                   1u</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_TDCEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_TDCEN_SHIFT))&amp;CAN_FDCTRL_TDCEN_MASK)</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_MASK                   0x30000u</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_SHIFT                  16u</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0_WIDTH                  2u</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_MBDSR0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_MBDSR0_SHIFT))&amp;CAN_FDCTRL_MBDSR0_MASK)</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_MASK                   0x80000000u</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_SHIFT                  31u</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE_WIDTH                  1u</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define CAN_FDCTRL_FDRATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCTRL_FDRATE_SHIFT))&amp;CAN_FDCTRL_FDRATE_MASK)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* FDCBT Bit Fields */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_MASK                    0x7u</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_SHIFT                   0u</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2_WIDTH                   3u</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG2_SHIFT))&amp;CAN_FDCBT_FPSEG2_MASK)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_MASK                    0xE0u</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_SHIFT                   5u</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1_WIDTH                   3u</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPSEG1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPSEG1_SHIFT))&amp;CAN_FDCBT_FPSEG1_MASK)</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_MASK                  0x7C00u</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_SHIFT                 10u</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG_WIDTH                 5u</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPROPSEG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPROPSEG_SHIFT))&amp;CAN_FDCBT_FPROPSEG_MASK)</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_MASK                      0x70000u</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_SHIFT                     16u</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW_WIDTH                     3u</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FRJW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FRJW_SHIFT))&amp;CAN_FDCBT_FRJW_MASK)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_MASK                  0x3FF00000u</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_SHIFT                 20u</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV_WIDTH                 10u</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define CAN_FDCBT_FPRESDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCBT_FPRESDIV_SHIFT))&amp;CAN_FDCBT_FPRESDIV_MASK)</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">/* FDCRC Bit Fields */</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_MASK                  0x1FFFFFu</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_SHIFT                 0u</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC_WIDTH                 21u</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_TXCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_TXCRC_SHIFT))&amp;CAN_FDCRC_FD_TXCRC_MASK)</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_MASK                  0x7F000000u</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_SHIFT                 24u</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC_WIDTH                 7u</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define CAN_FDCRC_FD_MBCRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_FDCRC_FD_MBCRC_SHIFT))&amp;CAN_FDCRC_FD_MBCRC_MASK)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160; <span class="comment">/* end of group CAN_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html"> 1745</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#aaabf259250a9fa379581a0d19dc82efa"> 1746</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#aaabf259250a9fa379581a0d19dc82efa">C0</a>;                                </div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#aa50a4a287725dde94d37e0477a7ac741"> 1747</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#aa50a4a287725dde94d37e0477a7ac741">C1</a>;                                </div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#af04b2bd21b27328183a53d91b54b1113"> 1748</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_m_p___type.html#af04b2bd21b27328183a53d91b54b1113">C2</a>;                                </div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="struct_c_m_p___type.html">CMP_MemMapPtr</a>;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga9233c94281e00ab897846ab12cce15d9"> 1752</a></span>&#160;<span class="preprocessor">#define CMP_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268"> 1757</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d"> 1759</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7"> 1761</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f"> 1763</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa4151c160b138d0a743f10b84739664d"> 1765</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga10410dd1068abfb838b2a042b79f8eeb"> 1767</a></span>&#160;<span class="preprocessor">#define CMP_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2497116c7859b3f4e8fe3e1b21a84cd9"> 1769</a></span>&#160;<span class="preprocessor">#define CMP_IRQS                                 { CMP0_IRQn }</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_MASK                      0x3u</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_SHIFT                     0u</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR_WIDTH                     2u</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define CMP_C0_HYSTCTR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_HYSTCTR_SHIFT))&amp;CMP_C0_HYSTCTR_MASK)</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_MASK                       0x4u</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_SHIFT                      2u</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET_WIDTH                      1u</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define CMP_C0_OFFSET(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OFFSET_SHIFT))&amp;CMP_C0_OFFSET_MASK)</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_MASK                   0x70u</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_SHIFT                  4u</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT_WIDTH                  3u</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define CMP_C0_FILTER_CNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FILTER_CNT_SHIFT))&amp;CMP_C0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define CMP_C0_EN_MASK                           0x100u</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define CMP_C0_EN_SHIFT                          8u</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define CMP_C0_EN_WIDTH                          1u</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define CMP_C0_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_EN_SHIFT))&amp;CMP_C0_EN_MASK)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor">#define CMP_C0_OPE_MASK                          0x200u</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define CMP_C0_OPE_SHIFT                         9u</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor">#define CMP_C0_OPE_WIDTH                         1u</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define CMP_C0_OPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_OPE_SHIFT))&amp;CMP_C0_OPE_MASK)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define CMP_C0_COS_MASK                          0x400u</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define CMP_C0_COS_SHIFT                         10u</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define CMP_C0_COS_WIDTH                         1u</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define CMP_C0_COS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COS_SHIFT))&amp;CMP_C0_COS_MASK)</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define CMP_C0_INVT_MASK                         0x800u</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define CMP_C0_INVT_SHIFT                        11u</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define CMP_C0_INVT_WIDTH                        1u</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define CMP_C0_INVT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_INVT_SHIFT))&amp;CMP_C0_INVT_MASK)</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_MASK                        0x1000u</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_SHIFT                       12u</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define CMP_C0_PMODE_WIDTH                       1u</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define CMP_C0_PMODE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_PMODE_SHIFT))&amp;CMP_C0_PMODE_MASK)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define CMP_C0_WE_MASK                           0x4000u</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define CMP_C0_WE_SHIFT                          14u</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define CMP_C0_WE_WIDTH                          1u</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define CMP_C0_WE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_WE_SHIFT))&amp;CMP_C0_WE_MASK)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define CMP_C0_SE_MASK                           0x8000u</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define CMP_C0_SE_SHIFT                          15u</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">#define CMP_C0_SE_WIDTH                          1u</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define CMP_C0_SE(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_SE_SHIFT))&amp;CMP_C0_SE_MASK)</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define CMP_C0_FPR_MASK                          0xFF0000u</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define CMP_C0_FPR_SHIFT                         16u</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#define CMP_C0_FPR_WIDTH                         8u</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define CMP_C0_FPR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_FPR_SHIFT))&amp;CMP_C0_FPR_MASK)</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define CMP_C0_COUT_MASK                         0x1000000u</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define CMP_C0_COUT_SHIFT                        24u</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define CMP_C0_COUT_WIDTH                        1u</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#define CMP_C0_COUT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_COUT_SHIFT))&amp;CMP_C0_COUT_MASK)</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define CMP_C0_CFF_MASK                          0x2000000u</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define CMP_C0_CFF_SHIFT                         25u</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">#define CMP_C0_CFF_WIDTH                         1u</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">#define CMP_C0_CFF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFF_SHIFT))&amp;CMP_C0_CFF_MASK)</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define CMP_C0_CFR_MASK                          0x4000000u</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define CMP_C0_CFR_SHIFT                         26u</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define CMP_C0_CFR_WIDTH                         1u</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define CMP_C0_CFR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_CFR_SHIFT))&amp;CMP_C0_CFR_MASK)</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define CMP_C0_IEF_MASK                          0x8000000u</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define CMP_C0_IEF_SHIFT                         27u</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define CMP_C0_IEF_WIDTH                         1u</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define CMP_C0_IEF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IEF_SHIFT))&amp;CMP_C0_IEF_MASK)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define CMP_C0_IER_MASK                          0x10000000u</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define CMP_C0_IER_SHIFT                         28u</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define CMP_C0_IER_WIDTH                         1u</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define CMP_C0_IER(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_IER_SHIFT))&amp;CMP_C0_IER_MASK)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_MASK                        0x40000000u</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_SHIFT                       30u</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN_WIDTH                       1u</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define CMP_C0_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C0_DMAEN_SHIFT))&amp;CMP_C0_DMAEN_MASK)</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_MASK                        0xFFu</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_SHIFT                       0u</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL_WIDTH                       8u</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define CMP_C1_VOSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VOSEL_SHIFT))&amp;CMP_C1_VOSEL_MASK)</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_MASK                         0x700u</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_SHIFT                        8u</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define CMP_C1_MSEL_WIDTH                        3u</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define CMP_C1_MSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_MSEL_SHIFT))&amp;CMP_C1_MSEL_MASK)</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_MASK                         0x3800u</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_SHIFT                        11u</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define CMP_C1_PSEL_WIDTH                        3u</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define CMP_C1_PSEL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_PSEL_SHIFT))&amp;CMP_C1_PSEL_MASK)</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_MASK                        0x4000u</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_SHIFT                       14u</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL_WIDTH                       1u</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define CMP_C1_VRSEL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_VRSEL_SHIFT))&amp;CMP_C1_VRSEL_MASK)</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_MASK                        0x8000u</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_SHIFT                       15u</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define CMP_C1_DACEN_WIDTH                       1u</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define CMP_C1_DACEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_DACEN_SHIFT))&amp;CMP_C1_DACEN_MASK)</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_MASK                         0x10000u</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_SHIFT                        16u</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define CMP_C1_CHN0_WIDTH                        1u</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define CMP_C1_CHN0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN0_SHIFT))&amp;CMP_C1_CHN0_MASK)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_MASK                         0x20000u</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_SHIFT                        17u</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define CMP_C1_CHN1_WIDTH                        1u</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define CMP_C1_CHN1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN1_SHIFT))&amp;CMP_C1_CHN1_MASK)</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_MASK                         0x40000u</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_SHIFT                        18u</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define CMP_C1_CHN2_WIDTH                        1u</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define CMP_C1_CHN2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN2_SHIFT))&amp;CMP_C1_CHN2_MASK)</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_MASK                         0x80000u</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_SHIFT                        19u</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define CMP_C1_CHN3_WIDTH                        1u</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define CMP_C1_CHN3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN3_SHIFT))&amp;CMP_C1_CHN3_MASK)</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_MASK                         0x100000u</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_SHIFT                        20u</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define CMP_C1_CHN4_WIDTH                        1u</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define CMP_C1_CHN4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN4_SHIFT))&amp;CMP_C1_CHN4_MASK)</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_MASK                         0x200000u</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_SHIFT                        21u</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define CMP_C1_CHN5_WIDTH                        1u</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define CMP_C1_CHN5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN5_SHIFT))&amp;CMP_C1_CHN5_MASK)</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_MASK                         0x400000u</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_SHIFT                        22u</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define CMP_C1_CHN6_WIDTH                        1u</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define CMP_C1_CHN6(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN6_SHIFT))&amp;CMP_C1_CHN6_MASK)</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_MASK                         0x800000u</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_SHIFT                        23u</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define CMP_C1_CHN7_WIDTH                        1u</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define CMP_C1_CHN7(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_CHN7_SHIFT))&amp;CMP_C1_CHN7_MASK)</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_MASK                       0x3000000u</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_SHIFT                      24u</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL_WIDTH                      2u</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define CMP_C1_INNSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INNSEL_SHIFT))&amp;CMP_C1_INNSEL_MASK)</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_MASK                       0x18000000u</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_SHIFT                      27u</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL_WIDTH                      2u</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define CMP_C1_INPSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C1_INPSEL_SHIFT))&amp;CMP_C1_INPSEL_MASK)</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_MASK                         0xFFu</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_SHIFT                        0u</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define CMP_C2_ACOn_WIDTH                        8u</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define CMP_C2_ACOn(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_ACOn_SHIFT))&amp;CMP_C2_ACOn_MASK)</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_MASK                      0x3F00u</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_SHIFT                     8u</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD_WIDTH                     6u</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define CMP_C2_INITMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_INITMOD_SHIFT))&amp;CMP_C2_INITMOD_MASK)</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_MASK                         0xC000u</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_SHIFT                        14u</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define CMP_C2_NSAM_WIDTH                        2u</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define CMP_C2_NSAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_NSAM_SHIFT))&amp;CMP_C2_NSAM_MASK)</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_MASK                         0x10000u</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_SHIFT                        16u</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define CMP_C2_CH0F_WIDTH                        1u</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define CMP_C2_CH0F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH0F_SHIFT))&amp;CMP_C2_CH0F_MASK)</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_MASK                         0x20000u</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_SHIFT                        17u</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define CMP_C2_CH1F_WIDTH                        1u</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define CMP_C2_CH1F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH1F_SHIFT))&amp;CMP_C2_CH1F_MASK)</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_MASK                         0x40000u</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_SHIFT                        18u</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define CMP_C2_CH2F_WIDTH                        1u</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define CMP_C2_CH2F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH2F_SHIFT))&amp;CMP_C2_CH2F_MASK)</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_MASK                         0x80000u</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_SHIFT                        19u</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define CMP_C2_CH3F_WIDTH                        1u</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define CMP_C2_CH3F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH3F_SHIFT))&amp;CMP_C2_CH3F_MASK)</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_MASK                         0x100000u</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_SHIFT                        20u</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define CMP_C2_CH4F_WIDTH                        1u</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define CMP_C2_CH4F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH4F_SHIFT))&amp;CMP_C2_CH4F_MASK)</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_MASK                         0x200000u</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_SHIFT                        21u</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define CMP_C2_CH5F_WIDTH                        1u</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define CMP_C2_CH5F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH5F_SHIFT))&amp;CMP_C2_CH5F_MASK)</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_MASK                         0x400000u</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_SHIFT                        22u</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define CMP_C2_CH6F_WIDTH                        1u</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define CMP_C2_CH6F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH6F_SHIFT))&amp;CMP_C2_CH6F_MASK)</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_MASK                         0x800000u</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_SHIFT                        23u</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define CMP_C2_CH7F_WIDTH                        1u</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define CMP_C2_CH7F(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_CH7F_SHIFT))&amp;CMP_C2_CH7F_MASK)</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_MASK                       0xE000000u</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_SHIFT                      25u</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH_WIDTH                      3u</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define CMP_C2_FXMXCH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMXCH_SHIFT))&amp;CMP_C2_FXMXCH_MASK)</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_MASK                         0x20000000u</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_SHIFT                        29u</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define CMP_C2_FXMP_WIDTH                        1u</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define CMP_C2_FXMP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_FXMP_SHIFT))&amp;CMP_C2_FXMP_MASK)</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_MASK                         0x40000000u</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_SHIFT                        30u</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define CMP_C2_RRIE_WIDTH                        1u</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define CMP_C2_RRIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRIE_SHIFT))&amp;CMP_C2_RRIE_MASK)</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define CMP_C2_RRE_MASK                          0x80000000u</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define CMP_C2_RRE_SHIFT                         31u</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define CMP_C2_RRE_WIDTH                         1u</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define CMP_C2_RRE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CMP_C2_RRE_SHIFT))&amp;CMP_C2_RRE_MASK)</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">   -- CRC Peripheral Access Layer</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html"> 1995</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a557d492e4947d93860f042012455df4a"> 1997</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#a557d492e4947d93860f042012455df4a">DATA</a>;                              </div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a8d1fb0a1ceb6d35330eb4c0278d07af6"> 1999</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#a8d1fb0a1ceb6d35330eb4c0278d07af6">L</a>;                                 </div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ade1795bfa2837da17ca1560f509f9b17"> 2000</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_c_r_c___type.html#ade1795bfa2837da17ca1560f509f9b17">H</a>;                                 </div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    } DATA_16;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#aafb2b683c44e8fd1055622e0f8867f68"> 2003</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#aafb2b683c44e8fd1055622e0f8867f68">LL</a>;                                 </div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a57ddf07af7ed087f2930d3730810b941"> 2004</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a57ddf07af7ed087f2930d3730810b941">LU</a>;                                 </div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a05d034d4960fef66087189fcdbeba007"> 2005</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a05d034d4960fef66087189fcdbeba007">HL</a>;                                 </div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#a19c413a3094ab409b93a3d232854a182"> 2006</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_r_c___type.html#a19c413a3094ab409b93a3d232854a182">HU</a>;                                 </div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    } DATA_8;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  } DATAu;</div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#aafd378bc8409b6a0e32e5578a75507dc"> 2009</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#aafd378bc8409b6a0e32e5578a75507dc">GPOLY</a>;                             </div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="struct_c_r_c___type.html#ad546ffcced0eaa9f3428992e98712b82"> 2010</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type.html#ad546ffcced0eaa9f3428992e98712b82">CTRL</a>;                              </div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;} <a class="code" href="struct_c_r_c___type.html">CRC_Type</a>, *<a class="code" href="struct_c_r_c___type.html">CRC_MemMapPtr</a>;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0ccc508bc05faba9076d0ebbb57f634e"> 2014</a></span>&#160;<span class="preprocessor">#define CRC_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga656a447589e785594cbf2f45c835ad7e"> 2019</a></span>&#160;<span class="preprocessor">#define CRC_BASE                                 (0x40032000u)</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2021</a></span>&#160;<span class="preprocessor">#define CRC                                      ((CRC_Type *)CRC_BASE)</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;</div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga588ae3592324fa73ed599a467515c05e"> 2023</a></span>&#160;<span class="preprocessor">#define CRC_BASE_ADDRS                           { CRC_BASE }</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral___access___layer.html#ga0532d18a8549a09065845e5210ca6876"> 2025</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTRS                            { CRC }</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">/* DATAu_DATA Bit Fields */</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_MASK                   0xFFu</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_SHIFT                  0u</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL_WIDTH                  8u</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LL_SHIFT))&amp;CRC_DATAu_DATA_LL_MASK)</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_MASK                   0xFF00u</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_SHIFT                  8u</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU_WIDTH                  8u</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_LU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_LU_SHIFT))&amp;CRC_DATAu_DATA_LU_MASK)</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_MASK                   0xFF0000u</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_SHIFT                  16u</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL_WIDTH                  8u</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HL_SHIFT))&amp;CRC_DATAu_DATA_HL_MASK)</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_MASK                   0xFF000000u</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_SHIFT                  24u</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU_WIDTH                  8u</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_HU(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_DATAu_DATA_HU_SHIFT))&amp;CRC_DATAu_DATA_HU_MASK)</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">/* DATAu_DATA_16_L Bit Fields */</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_MASK           0xFFFFu</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_SHIFT          0u</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL_WIDTH          16u</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_L_DATAL(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_L_DATAL_SHIFT))&amp;CRC_DATAu_DATA_16_L_DATAL_MASK)</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">/* DATAu_DATA_16_H Bit Fields */</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_MASK           0xFFFFu</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_SHIFT          0u</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH_WIDTH          16u</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_16_H_DATAH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_DATAu_DATA_16_H_DATAH_SHIFT))&amp;CRC_DATAu_DATA_16_H_DATAH_MASK)</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="comment">/* DATAu_DATA_8_LL Bit Fields */</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_MASK          0xFFu</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_SHIFT         0u</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL_WIDTH         8u</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LL_DATALL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LL_DATALL_SHIFT))&amp;CRC_DATAu_DATA_8_LL_DATALL_MASK)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/* DATAu_DATA_8_LU Bit Fields */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_MASK          0xFFu</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_SHIFT         0u</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU_WIDTH         8u</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_LU_DATALU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_LU_DATALU_SHIFT))&amp;CRC_DATAu_DATA_8_LU_DATALU_MASK)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">/* DATAu_DATA_8_HL Bit Fields */</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_MASK          0xFFu</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_SHIFT         0u</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL_WIDTH         8u</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HL_DATAHL(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HL_DATAHL_SHIFT))&amp;CRC_DATAu_DATA_8_HL_DATAHL_MASK)</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">/* DATAu_DATA_8_HU Bit Fields */</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_MASK          0xFFu</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_SHIFT         0u</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU_WIDTH         8u</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define CRC_DATAu_DATA_8_HU_DATAHU(x)            (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_DATAu_DATA_8_HU_DATAHU_SHIFT))&amp;CRC_DATAu_DATA_8_HU_DATAHU_MASK)</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0u</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_WIDTH                      16u</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16u</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_WIDTH                     16u</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24u</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_WIDTH                      1u</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TCRC_SHIFT))&amp;CRC_CTRL_TCRC_MASK)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25u</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_WIDTH                       1u</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_WAS_SHIFT))&amp;CRC_CTRL_WAS_MASK)</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26u</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_WIDTH                      1u</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_FXOR_SHIFT))&amp;CRC_CTRL_FXOR_MASK)</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28u</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_WIDTH                      2u</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30u</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_WIDTH                       2u</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160; <span class="comment">/* end of group CRC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">   -- CSE_PRAM Peripheral Access Layer</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931"> 2135</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_COUNT                      32u</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html"> 2138</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a6984c0e1830e8c4e44ef501dabaefd73"> 2140</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a6984c0e1830e8c4e44ef501dabaefd73">DATA_32</a>;                           </div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x4 */</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a9e4639df35f6bd483f7b2a493a9a3855"> 2142</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a9e4639df35f6bd483f7b2a493a9a3855">DATA_8LL</a>;                           </div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#ab26bf9d6a9651e34b517bf9254cca162"> 2143</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#ab26bf9d6a9651e34b517bf9254cca162">DATA_8LU</a>;                           </div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#aa1f583b7802af33bfb2ec373dfdf6166"> 2144</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#aa1f583b7802af33bfb2ec373dfdf6166">DATA_8HL</a>;                           </div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="struct_c_s_e___p_r_a_m___type.html#a2bab4d81a0cecdcf336baaf00342e89c"> 2145</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_s_e___p_r_a_m___type.html#a2bab4d81a0cecdcf336baaf00342e89c">DATA_8HU</a>;                           </div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  } RAMn[<a class="code" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a>];</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;} <a class="code" href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a>, *<a class="code" href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_MemMapPtr</a>;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga6e288975aad52811fe5e23195384c1dc"> 2151</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_INSTANCE_COUNT                  (1u)</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="comment">/* CSE_PRAM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gadd4751eec44672a07e6898348daa5d59"> 2156</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE                            (0x14001000u)</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#gade6e3e1cb84ca0ab4ee23039d179777f"> 2158</a></span>&#160;<span class="preprocessor">#define CSE_PRAM                                 ((CSE_PRAM_Type *)CSE_PRAM_BASE)</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga5ec822b2958431c84f24fc83c8e8e417"> 2160</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_ADDRS                      { CSE_PRAM_BASE }</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga519e6a1a551c1447be70b933bb2a63ff"> 2162</a></span>&#160;<span class="preprocessor">#define CSE_PRAM_BASE_PTRS                       { CSE_PRAM }</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">   -- CSE_PRAM Register Masks</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">/* RAMn_DATA_32 Bit Fields */</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK        0xFFu</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT       0u</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3_WIDTH       8u</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_3(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_3_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_3_MASK)</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK        0xFF00u</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT       8u</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2_WIDTH       8u</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_2(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_2_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_2_MASK)</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK        0xFF0000u</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT       16u</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1_WIDTH       8u</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_1(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_1_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_1_MASK)</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK        0xFF000000u</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT       24u</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0_WIDTH       8u</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_DATA_32_BYTE_0(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;CSE_PRAM_RAMn_DATA_32_BYTE_0_SHIFT))&amp;CSE_PRAM_RAMn_DATA_32_BYTE_0_MASK)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LL Bit Fields */</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK 0xFFu</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT 0u</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_WIDTH 8u</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LL_RAM_LL_MASK)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8LU Bit Fields */</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK 0xFFu</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT 0u</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_WIDTH 8u</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8LU_RAM_LU_MASK)</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HL Bit Fields */</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK 0xFFu</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT 0u</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_WIDTH 8u</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HL_RAM_HL_MASK)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">/* RAMn_ACCESS8BIT_DATA_8HU Bit Fields */</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK 0xFFu</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT 0u</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_WIDTH 8u</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU(x) (((uint8_t)(((uint8_t)(x))&lt;&lt;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_SHIFT))&amp;CSE_PRAM_RAMn_ACCESS8BIT_DATA_8HU_RAM_HU_MASK)</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160; <span class="comment">/* end of group CSE_PRAM_Register_Masks */</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160; <span class="comment">/* end of group CSE_PRAM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10"> 2232</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI_COUNT                         16u</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define DMA_TCD_COUNT                            16u</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html"> 2236</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#aaff815cefb468380de616e7b7b62dbe8"> 2237</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#aaff815cefb468380de616e7b7b62dbe8">CR</a>;                                </div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab6a040909aa65213f0531d991ba80fe9"> 2238</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#ab6a040909aa65213f0531d991ba80fe9">ES</a>;                                </div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a69f3e634100035e13839c83068dd301b"> 2240</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a69f3e634100035e13839c83068dd301b">ERQ</a>;                               </div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7420209cc10e53111896b86181d279bb"> 2242</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a7420209cc10e53111896b86181d279bb">EEI</a>;                               </div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a10a9babf4da065dd65a4b6aedfab42d0"> 2243</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a10a9babf4da065dd65a4b6aedfab42d0">CEEI</a>;                               </div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a74cc12de7b509b232cb7d88dd7326ed1"> 2244</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a74cc12de7b509b232cb7d88dd7326ed1">SEEI</a>;                               </div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a96345908ba78c6b997fd8bb9251f214d"> 2245</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a96345908ba78c6b997fd8bb9251f214d">CERQ</a>;                               </div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a4fc3325ee1c0571f809f388b04b7846f"> 2246</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a4fc3325ee1c0571f809f388b04b7846f">SERQ</a>;                               </div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae14dab80ba2bf820ebabbefc5f032c8e"> 2247</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#ae14dab80ba2bf820ebabbefc5f032c8e">CDNE</a>;                               </div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a47b8dc718410a1c8d283915189651d66"> 2248</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a47b8dc718410a1c8d283915189651d66">SSRT</a>;                               </div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a58fed74e92fb0cd779eb450e0def1cb9"> 2249</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a58fed74e92fb0cd779eb450e0def1cb9">CERR</a>;                               </div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1872a4e6f26ec5afce892901092c0304"> 2250</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_d_m_a___type.html#a1872a4e6f26ec5afce892901092c0304">CINT</a>;                               </div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ae7d0c8f5f1d34f3933bace90c0220fe5"> 2252</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ae7d0c8f5f1d34f3933bace90c0220fe5">INT</a>;                               </div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a54bf84a241288edbb19cd8eb023c7043"> 2254</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a54bf84a241288edbb19cd8eb023c7043">ERR</a>;                               </div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#adcaba1e2a2adc4905ed10e926853c935"> 2256</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_d_m_a___type.html#adcaba1e2a2adc4905ed10e926853c935">HRS</a>;                               </div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;       uint8_t RESERVED_5[12];</div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8dc61876f480cf71bd25b389ce1b1024"> 2258</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a8dc61876f480cf71bd25b389ce1b1024">EARS</a>;                              </div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;       uint8_t RESERVED_6[184];</div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a9f2542c7a37119bcbbec04575a40991e"> 2260</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DCHPRI[<a class="code" href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a>];           </div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;       uint8_t RESERVED_7[3824];</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab8dd9595c336739a6c205455c09ee99a"> 2263</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ab8dd9595c336739a6c205455c09ee99a">SADDR</a>;                             </div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a24931ef31cbed77055c86f1f0016947f"> 2264</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a24931ef31cbed77055c86f1f0016947f">SOFF</a>;                              </div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a902a214e1ae7fd0d4cc90b28bd6c9be9"> 2265</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a902a214e1ae7fd0d4cc90b28bd6c9be9">ATTR</a>;                              </div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#acb232a3563225e83d545096fd933e22d"> 2267</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#acb232a3563225e83d545096fd933e22d">MLNO</a>;                              </div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a5ea0e3596914c728c562e9a98a2d08ce"> 2268</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#a5ea0e3596914c728c562e9a98a2d08ce">MLOFFNO</a>;                           </div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab523efa6ddcf783d84eb931378c4e507"> 2269</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ab523efa6ddcf783d84eb931378c4e507">MLOFFYES</a>;                          </div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    } NBYTES;</div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#adc94818e9f40e9e4281ae5387eb926a5"> 2271</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#adc94818e9f40e9e4281ae5387eb926a5">SLAST</a>;                             </div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#add766780b67cac64e9146f6a7639f9f6"> 2272</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#add766780b67cac64e9146f6a7639f9f6">DADDR</a>;                             </div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#adf99d383dae39480b7ddacc8a2867297"> 2273</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#adf99d383dae39480b7ddacc8a2867297">DOFF</a>;                              </div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a1995e8a2f470d1b31b291a86c96d4d20"> 2275</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a1995e8a2f470d1b31b291a86c96d4d20">ELINKNO</a>;                           </div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a8e7b864fa28295ebbd650a4a21223969"> 2276</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#a8e7b864fa28295ebbd650a4a21223969">ELINKYES</a>;                          </div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    } CITER;</div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#ab3768858fea794d478696b1cdad87e05"> 2278</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#ab3768858fea794d478696b1cdad87e05">DLASTSGA</a>;                          </div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af9b6bee87328ec3beed3e49e1a116055"> 2279</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_d_m_a___type.html#af9b6bee87328ec3beed3e49e1a116055">CSR</a>;                               </div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKNO;                           </div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ELINKYES;                          </div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;    } BITER;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  } TCD[DMA_TCD_COUNT];</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="struct_d_m_a___type.html">DMA_MemMapPtr</a>;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gafdc210ea14b96adf1b6973e531c6e790"> 2288</a></span>&#160;<span class="preprocessor">#define DMA_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 2293</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;</div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga137c9e7c0bc9e12f455df0a6e41c0287"> 2295</a></span>&#160;<span class="preprocessor">#define DMA                                      ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 2297</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 2299</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA }</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6f5904d206585c79e87514fabac8fada"> 2301</a></span>&#160;<span class="preprocessor">#define DMA_IRQS_ARR_COUNT                       (2u)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gacb1e213c5d7a157bac143ae5ac69f8eb"> 2303</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS_CH_COUNT                    (16u)</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab1c4a51abe19e2ec9109b7eb02febe01"> 2305</a></span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS_CH_COUNT                  (1u)</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga6defb6ef05bbbec3e07f8d2610756b7b"> 2307</a></span>&#160;<span class="preprocessor">#define DMA_CHN_IRQS                             { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DMA4_IRQn, DMA5_IRQn, DMA6_IRQn, DMA7_IRQn, DMA8_IRQn, DMA9_IRQn, DMA10_IRQn, DMA11_IRQn, DMA12_IRQn, DMA13_IRQn, DMA14_IRQn, DMA15_IRQn }</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define DMA_ERROR_IRQS                           { DMA_Error_IRQn }</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1u</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_WIDTH                        1u</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define DMA_CR_EDBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EDBG_SHIFT))&amp;DMA_CR_EDBG_MASK)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2u</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_WIDTH                        1u</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define DMA_CR_ERCA(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ERCA_SHIFT))&amp;DMA_CR_ERCA_MASK)</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4u</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define DMA_CR_HOE_WIDTH                         1u</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define DMA_CR_HOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HOE_SHIFT))&amp;DMA_CR_HOE_MASK)</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5u</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define DMA_CR_HALT_WIDTH                        1u</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define DMA_CR_HALT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_HALT_SHIFT))&amp;DMA_CR_HALT_MASK)</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6u</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define DMA_CR_CLM_WIDTH                         1u</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define DMA_CR_CLM(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CLM_SHIFT))&amp;DMA_CR_CLM_MASK)</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7u</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_WIDTH                        1u</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="preprocessor">#define DMA_CR_EMLM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_EMLM_SHIFT))&amp;DMA_CR_EMLM_MASK)</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16u</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">#define DMA_CR_ECX_WIDTH                         1u</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define DMA_CR_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_ECX_SHIFT))&amp;DMA_CR_ECX_MASK)</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17u</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define DMA_CR_CX_WIDTH                          1u</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define DMA_CR_CX(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_CR_CX_SHIFT))&amp;DMA_CR_CX_MASK)</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0u</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define DMA_ES_DBE_WIDTH                         1u</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#define DMA_ES_DBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DBE_SHIFT))&amp;DMA_ES_DBE_MASK)</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1u</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">#define DMA_ES_SBE_WIDTH                         1u</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define DMA_ES_SBE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SBE_SHIFT))&amp;DMA_ES_SBE_MASK)</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2u</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#define DMA_ES_SGE_WIDTH                         1u</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define DMA_ES_SGE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SGE_SHIFT))&amp;DMA_ES_SGE_MASK)</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3u</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define DMA_ES_NCE_WIDTH                         1u</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define DMA_ES_NCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_NCE_SHIFT))&amp;DMA_ES_NCE_MASK)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4u</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define DMA_ES_DOE_WIDTH                         1u</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define DMA_ES_DOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DOE_SHIFT))&amp;DMA_ES_DOE_MASK)</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5u</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define DMA_ES_DAE_WIDTH                         1u</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define DMA_ES_DAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_DAE_SHIFT))&amp;DMA_ES_DAE_MASK)</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6u</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define DMA_ES_SOE_WIDTH                         1u</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define DMA_ES_SOE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SOE_SHIFT))&amp;DMA_ES_SOE_MASK)</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7u</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define DMA_ES_SAE_WIDTH                         1u</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#define DMA_ES_SAE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_SAE_SHIFT))&amp;DMA_ES_SAE_MASK)</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8u</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_WIDTH                      4u</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14u</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define DMA_ES_CPE_WIDTH                         1u</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define DMA_ES_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_CPE_SHIFT))&amp;DMA_ES_CPE_MASK)</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16u</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#define DMA_ES_ECX_WIDTH                         1u</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define DMA_ES_ECX(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ECX_SHIFT))&amp;DMA_ES_ECX_MASK)</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31u</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define DMA_ES_VLD_WIDTH                         1u</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define DMA_ES_VLD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_VLD_SHIFT))&amp;DMA_ES_VLD_MASK)</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0u</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_WIDTH                       1u</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ0_SHIFT))&amp;DMA_ERQ_ERQ0_MASK)</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1u</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_WIDTH                       1u</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ1_SHIFT))&amp;DMA_ERQ_ERQ1_MASK)</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2u</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_WIDTH                       1u</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ2_SHIFT))&amp;DMA_ERQ_ERQ2_MASK)</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3u</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_WIDTH                       1u</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ3_SHIFT))&amp;DMA_ERQ_ERQ3_MASK)</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4u</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_WIDTH                       1u</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ4_SHIFT))&amp;DMA_ERQ_ERQ4_MASK)</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5u</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_WIDTH                       1u</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ5_SHIFT))&amp;DMA_ERQ_ERQ5_MASK)</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6u</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_WIDTH                       1u</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ6_SHIFT))&amp;DMA_ERQ_ERQ6_MASK)</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7u</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_WIDTH                       1u</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ7_SHIFT))&amp;DMA_ERQ_ERQ7_MASK)</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8u</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_WIDTH                       1u</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ8_SHIFT))&amp;DMA_ERQ_ERQ8_MASK)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9u</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_WIDTH                       1u</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ9_SHIFT))&amp;DMA_ERQ_ERQ9_MASK)</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10u</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_WIDTH                      1u</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ10_SHIFT))&amp;DMA_ERQ_ERQ10_MASK)</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11u</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_WIDTH                      1u</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ11_SHIFT))&amp;DMA_ERQ_ERQ11_MASK)</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12u</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_WIDTH                      1u</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ12_SHIFT))&amp;DMA_ERQ_ERQ12_MASK)</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13u</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_WIDTH                      1u</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ13_SHIFT))&amp;DMA_ERQ_ERQ13_MASK)</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14u</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_WIDTH                      1u</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ14_SHIFT))&amp;DMA_ERQ_ERQ14_MASK)</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15u</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_WIDTH                      1u</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERQ_ERQ15_SHIFT))&amp;DMA_ERQ_ERQ15_MASK)</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0u</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_WIDTH                       1u</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI0_SHIFT))&amp;DMA_EEI_EEI0_MASK)</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1u</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_WIDTH                       1u</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI1_SHIFT))&amp;DMA_EEI_EEI1_MASK)</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2u</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_WIDTH                       1u</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI2_SHIFT))&amp;DMA_EEI_EEI2_MASK)</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3u</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_WIDTH                       1u</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI3_SHIFT))&amp;DMA_EEI_EEI3_MASK)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4u</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_WIDTH                       1u</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI4_SHIFT))&amp;DMA_EEI_EEI4_MASK)</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5u</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_WIDTH                       1u</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI5_SHIFT))&amp;DMA_EEI_EEI5_MASK)</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6u</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_WIDTH                       1u</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI6_SHIFT))&amp;DMA_EEI_EEI6_MASK)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7u</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_WIDTH                       1u</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI7_SHIFT))&amp;DMA_EEI_EEI7_MASK)</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8u</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_WIDTH                       1u</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI8_SHIFT))&amp;DMA_EEI_EEI8_MASK)</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9u</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_WIDTH                       1u</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI9_SHIFT))&amp;DMA_EEI_EEI9_MASK)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10u</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_WIDTH                      1u</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI10_SHIFT))&amp;DMA_EEI_EEI10_MASK)</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11u</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_WIDTH                      1u</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI11_SHIFT))&amp;DMA_EEI_EEI11_MASK)</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12u</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_WIDTH                      1u</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI12_SHIFT))&amp;DMA_EEI_EEI12_MASK)</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13u</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_WIDTH                      1u</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI13_SHIFT))&amp;DMA_EEI_EEI13_MASK)</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14u</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_WIDTH                      1u</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI14_SHIFT))&amp;DMA_EEI_EEI14_MASK)</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15u</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_WIDTH                      1u</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EEI_EEI15_SHIFT))&amp;DMA_EEI_EEI15_MASK)</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0u</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_WIDTH                      4u</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6u</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_WIDTH                      1u</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CAEE_SHIFT))&amp;DMA_CEEI_CAEE_MASK)</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_NOP_SHIFT))&amp;DMA_CEEI_NOP_MASK)</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0u</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_WIDTH                      4u</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6u</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_WIDTH                      1u</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SAEE_SHIFT))&amp;DMA_SEEI_SAEE_MASK)</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_NOP_SHIFT))&amp;DMA_SEEI_NOP_MASK)</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0u</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_WIDTH                      4u</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6u</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_WIDTH                      1u</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CAER_SHIFT))&amp;DMA_CERQ_CAER_MASK)</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_NOP_SHIFT))&amp;DMA_CERQ_NOP_MASK)</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0u</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_WIDTH                      4u</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6u</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_WIDTH                      1u</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SAER_SHIFT))&amp;DMA_SERQ_SAER_MASK)</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_NOP_SHIFT))&amp;DMA_SERQ_NOP_MASK)</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0u</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_WIDTH                      4u</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6u</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_WIDTH                      1u</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CADN_SHIFT))&amp;DMA_CDNE_CADN_MASK)</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_NOP_SHIFT))&amp;DMA_CDNE_NOP_MASK)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0u</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_WIDTH                      4u</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6u</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_WIDTH                      1u</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SAST_SHIFT))&amp;DMA_SSRT_SAST_MASK)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_NOP_SHIFT))&amp;DMA_SSRT_NOP_MASK)</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0u</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_WIDTH                      4u</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6u</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_WIDTH                      1u</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CAEI_SHIFT))&amp;DMA_CERR_CAEI_MASK)</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define DMA_CERR_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_NOP_SHIFT))&amp;DMA_CERR_NOP_MASK)</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0u</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_WIDTH                      4u</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6u</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_WIDTH                      1u</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CAIR_SHIFT))&amp;DMA_CINT_CAIR_MASK)</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7u</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_WIDTH                       1u</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define DMA_CINT_NOP(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_NOP_SHIFT))&amp;DMA_CINT_NOP_MASK)</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0u</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define DMA_INT_INT0_WIDTH                       1u</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define DMA_INT_INT0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT0_SHIFT))&amp;DMA_INT_INT0_MASK)</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1u</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define DMA_INT_INT1_WIDTH                       1u</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define DMA_INT_INT1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT1_SHIFT))&amp;DMA_INT_INT1_MASK)</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2u</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define DMA_INT_INT2_WIDTH                       1u</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define DMA_INT_INT2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT2_SHIFT))&amp;DMA_INT_INT2_MASK)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3u</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define DMA_INT_INT3_WIDTH                       1u</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define DMA_INT_INT3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT3_SHIFT))&amp;DMA_INT_INT3_MASK)</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4u</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define DMA_INT_INT4_WIDTH                       1u</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define DMA_INT_INT4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT4_SHIFT))&amp;DMA_INT_INT4_MASK)</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5u</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define DMA_INT_INT5_WIDTH                       1u</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define DMA_INT_INT5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT5_SHIFT))&amp;DMA_INT_INT5_MASK)</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6u</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define DMA_INT_INT6_WIDTH                       1u</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define DMA_INT_INT6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT6_SHIFT))&amp;DMA_INT_INT6_MASK)</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7u</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define DMA_INT_INT7_WIDTH                       1u</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define DMA_INT_INT7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT7_SHIFT))&amp;DMA_INT_INT7_MASK)</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8u</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define DMA_INT_INT8_WIDTH                       1u</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define DMA_INT_INT8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT8_SHIFT))&amp;DMA_INT_INT8_MASK)</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9u</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define DMA_INT_INT9_WIDTH                       1u</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define DMA_INT_INT9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT9_SHIFT))&amp;DMA_INT_INT9_MASK)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10u</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define DMA_INT_INT10_WIDTH                      1u</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define DMA_INT_INT10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT10_SHIFT))&amp;DMA_INT_INT10_MASK)</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11u</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define DMA_INT_INT11_WIDTH                      1u</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define DMA_INT_INT11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT11_SHIFT))&amp;DMA_INT_INT11_MASK)</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12u</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define DMA_INT_INT12_WIDTH                      1u</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define DMA_INT_INT12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT12_SHIFT))&amp;DMA_INT_INT12_MASK)</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13u</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define DMA_INT_INT13_WIDTH                      1u</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define DMA_INT_INT13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT13_SHIFT))&amp;DMA_INT_INT13_MASK)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14u</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define DMA_INT_INT14_WIDTH                      1u</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define DMA_INT_INT14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT14_SHIFT))&amp;DMA_INT_INT14_MASK)</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15u</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define DMA_INT_INT15_WIDTH                      1u</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define DMA_INT_INT15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_INT_INT15_SHIFT))&amp;DMA_INT_INT15_MASK)</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0u</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_WIDTH                       1u</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR0_SHIFT))&amp;DMA_ERR_ERR0_MASK)</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1u</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_WIDTH                       1u</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR1_SHIFT))&amp;DMA_ERR_ERR1_MASK)</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2u</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_WIDTH                       1u</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR2_SHIFT))&amp;DMA_ERR_ERR2_MASK)</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3u</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_WIDTH                       1u</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR3_SHIFT))&amp;DMA_ERR_ERR3_MASK)</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4u</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_WIDTH                       1u</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR4_SHIFT))&amp;DMA_ERR_ERR4_MASK)</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5u</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_WIDTH                       1u</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR5_SHIFT))&amp;DMA_ERR_ERR5_MASK)</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6u</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_WIDTH                       1u</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR6_SHIFT))&amp;DMA_ERR_ERR6_MASK)</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7u</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_WIDTH                       1u</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR7_SHIFT))&amp;DMA_ERR_ERR7_MASK)</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8u</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_WIDTH                       1u</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR8_SHIFT))&amp;DMA_ERR_ERR8_MASK)</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9u</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_WIDTH                       1u</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR9_SHIFT))&amp;DMA_ERR_ERR9_MASK)</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10u</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_WIDTH                      1u</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR10_SHIFT))&amp;DMA_ERR_ERR10_MASK)</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11u</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_WIDTH                      1u</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR11_SHIFT))&amp;DMA_ERR_ERR11_MASK)</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12u</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_WIDTH                      1u</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR12_SHIFT))&amp;DMA_ERR_ERR12_MASK)</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13u</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_WIDTH                      1u</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR13_SHIFT))&amp;DMA_ERR_ERR13_MASK)</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14u</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_WIDTH                      1u</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR14_SHIFT))&amp;DMA_ERR_ERR14_MASK)</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15u</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_WIDTH                      1u</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ERR_ERR15_SHIFT))&amp;DMA_ERR_ERR15_MASK)</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0u</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_WIDTH                       1u</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS0_SHIFT))&amp;DMA_HRS_HRS0_MASK)</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1u</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_WIDTH                       1u</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS1_SHIFT))&amp;DMA_HRS_HRS1_MASK)</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2u</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_WIDTH                       1u</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS2_SHIFT))&amp;DMA_HRS_HRS2_MASK)</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3u</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_WIDTH                       1u</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS3_SHIFT))&amp;DMA_HRS_HRS3_MASK)</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4u</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_WIDTH                       1u</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS4_SHIFT))&amp;DMA_HRS_HRS4_MASK)</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5u</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_WIDTH                       1u</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS5_SHIFT))&amp;DMA_HRS_HRS5_MASK)</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6u</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_WIDTH                       1u</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS6_SHIFT))&amp;DMA_HRS_HRS6_MASK)</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7u</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_WIDTH                       1u</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS7_SHIFT))&amp;DMA_HRS_HRS7_MASK)</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8u</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_WIDTH                       1u</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS8_SHIFT))&amp;DMA_HRS_HRS8_MASK)</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9u</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_WIDTH                       1u</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS9_SHIFT))&amp;DMA_HRS_HRS9_MASK)</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10u</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_WIDTH                      1u</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS10_SHIFT))&amp;DMA_HRS_HRS10_MASK)</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11u</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_WIDTH                      1u</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS11_SHIFT))&amp;DMA_HRS_HRS11_MASK)</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12u</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_WIDTH                      1u</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS12_SHIFT))&amp;DMA_HRS_HRS12_MASK)</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13u</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_WIDTH                      1u</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS13_SHIFT))&amp;DMA_HRS_HRS13_MASK)</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14u</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_WIDTH                      1u</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS14_SHIFT))&amp;DMA_HRS_HRS14_MASK)</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15u</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_WIDTH                      1u</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_HRS_HRS15_SHIFT))&amp;DMA_HRS_HRS15_MASK)</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">/* EARS Bit Fields */</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_MASK                    0x1u</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_SHIFT                   0u</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0_WIDTH                   1u</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_0_SHIFT))&amp;DMA_EARS_EDREQ_0_MASK)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_MASK                    0x2u</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_SHIFT                   1u</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1_WIDTH                   1u</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_1_SHIFT))&amp;DMA_EARS_EDREQ_1_MASK)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_MASK                    0x4u</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_SHIFT                   2u</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2_WIDTH                   1u</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_2_SHIFT))&amp;DMA_EARS_EDREQ_2_MASK)</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_MASK                    0x8u</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_SHIFT                   3u</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3_WIDTH                   1u</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_3_SHIFT))&amp;DMA_EARS_EDREQ_3_MASK)</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_MASK                    0x10u</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_SHIFT                   4u</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4_WIDTH                   1u</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_4_SHIFT))&amp;DMA_EARS_EDREQ_4_MASK)</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_MASK                    0x20u</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_SHIFT                   5u</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5_WIDTH                   1u</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_5_SHIFT))&amp;DMA_EARS_EDREQ_5_MASK)</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_MASK                    0x40u</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_SHIFT                   6u</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6_WIDTH                   1u</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_6_SHIFT))&amp;DMA_EARS_EDREQ_6_MASK)</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_MASK                    0x80u</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_SHIFT                   7u</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7_WIDTH                   1u</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_7_SHIFT))&amp;DMA_EARS_EDREQ_7_MASK)</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_MASK                    0x100u</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_SHIFT                   8u</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8_WIDTH                   1u</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_8_SHIFT))&amp;DMA_EARS_EDREQ_8_MASK)</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_MASK                    0x200u</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_SHIFT                   9u</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9_WIDTH                   1u</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_9_SHIFT))&amp;DMA_EARS_EDREQ_9_MASK)</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_MASK                   0x400u</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_SHIFT                  10u</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10_WIDTH                  1u</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_10(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_10_SHIFT))&amp;DMA_EARS_EDREQ_10_MASK)</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_MASK                   0x800u</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_SHIFT                  11u</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11_WIDTH                  1u</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_11(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_11_SHIFT))&amp;DMA_EARS_EDREQ_11_MASK)</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_MASK                   0x1000u</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_SHIFT                  12u</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12_WIDTH                  1u</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_12(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_12_SHIFT))&amp;DMA_EARS_EDREQ_12_MASK)</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_MASK                   0x2000u</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_SHIFT                  13u</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13_WIDTH                  1u</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_13_SHIFT))&amp;DMA_EARS_EDREQ_13_MASK)</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_MASK                   0x4000u</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_SHIFT                  14u</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14_WIDTH                  1u</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_14(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_14_SHIFT))&amp;DMA_EARS_EDREQ_14_MASK)</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_MASK                   0x8000u</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_SHIFT                  15u</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15_WIDTH                  1u</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#define DMA_EARS_EDREQ_15(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_EARS_EDREQ_15_SHIFT))&amp;DMA_EARS_EDREQ_15_MASK)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/* DCHPRI Bit Fields */</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_MASK                    0xFu</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_SHIFT                   0u</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI_WIDTH                   4u</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_CHPRI(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_CHPRI_SHIFT))&amp;DMA_DCHPRI_CHPRI_MASK)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_MASK                      0x40u</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_SHIFT                     6u</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA_WIDTH                     1u</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_DPA(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_DPA_SHIFT))&amp;DMA_DCHPRI_DPA_MASK)</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_MASK                      0x80u</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_SHIFT                     7u</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP_WIDTH                     1u</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define DMA_DCHPRI_ECP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI_ECP_SHIFT))&amp;DMA_DCHPRI_ECP_MASK)</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">/* TCD_SADDR Bit Fields */</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_SHIFT                0u</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR_WIDTH                32u</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define DMA_TCD_SADDR_SADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SADDR_SADDR_SHIFT))&amp;DMA_TCD_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/* TCD_SOFF Bit Fields */</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_MASK                   0xFFFFu</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_SHIFT                  0u</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF_WIDTH                  16u</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define DMA_TCD_SOFF_SOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_SOFF_SOFF_SHIFT))&amp;DMA_TCD_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">/* TCD_ATTR Bit Fields */</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_MASK                  0x7u</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_SHIFT                 0u</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE_WIDTH                 3u</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DSIZE_SHIFT))&amp;DMA_TCD_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_MASK                   0xF8u</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_SHIFT                  3u</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD_WIDTH                  5u</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_DMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_DMOD_SHIFT))&amp;DMA_TCD_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_MASK                  0x700u</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_SHIFT                 8u</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE_WIDTH                 3u</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SSIZE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SSIZE_SHIFT))&amp;DMA_TCD_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_MASK                   0xF800u</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_SHIFT                  11u</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD_WIDTH                  5u</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define DMA_TCD_ATTR_SMOD(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_ATTR_SMOD_SHIFT))&amp;DMA_TCD_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="comment">/* TCD_NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_MASK          0xFFFFFFFFu</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT         0u</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES_WIDTH         32u</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLNO_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK       0x3FFFFFFFu</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT      0u</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES_WIDTH      30u</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_NBYTES(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK        0x40000000u</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT       30u</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE_WIDTH       1u</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_DMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_DMLOE_MASK)</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK        0x80000000u</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT       31u</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE_WIDTH       1u</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFNO_SMLOE(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFNO_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFNO_SMLOE_MASK)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">/* TCD_NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK      0x3FFu</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT     0u</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES_WIDTH     10u</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_NBYTES(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK       0x3FFFFC00u</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT      10u</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF_WIDTH      20u</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_MLOFF(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK       0x40000000u</span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT      30u</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE_WIDTH      1u</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_DMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_DMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_DMLOE_MASK)</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK       0x80000000u</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT      31u</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE_WIDTH      1u</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define DMA_TCD_NBYTES_MLOFFYES_SMLOE(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_NBYTES_MLOFFYES_SMLOE_SHIFT))&amp;DMA_TCD_NBYTES_MLOFFYES_SMLOE_MASK)</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">/* TCD_SLAST Bit Fields */</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_SHIFT                0u</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST_WIDTH                32u</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define DMA_TCD_SLAST_SLAST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_SLAST_SLAST_SHIFT))&amp;DMA_TCD_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="comment">/* TCD_DADDR Bit Fields */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_SHIFT                0u</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR_WIDTH                32u</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define DMA_TCD_DADDR_DADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DADDR_DADDR_SHIFT))&amp;DMA_TCD_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">/* TCD_DOFF Bit Fields */</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_MASK                   0xFFFFu</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_SHIFT                  0u</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF_WIDTH                  16u</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define DMA_TCD_DOFF_DOFF(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_DOFF_DOFF_SHIFT))&amp;DMA_TCD_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment">/* TCD_CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_MASK         0x7FFFu</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_SHIFT        0u</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER_WIDTH        15u</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_CITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_MASK         0x8000u</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_SHIFT        15u</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK_WIDTH        1u</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKNO_ELINK_MASK)</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/* TCD_CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_MASK     0x1FFu</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT    0u</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE_WIDTH    9u</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_CITER_LE(x)       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_CITER_LE_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_CITER_LE_MASK)</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT      9u</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH_WIDTH      4u</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_MASK        0x8000u</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_SHIFT       15u</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK_WIDTH       1u</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define DMA_TCD_CITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_CITER_ELINKYES_ELINK_MASK)</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="comment">/* TCD_DLASTSGA Bit Fields */</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_SHIFT          0u</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA_WIDTH          32u</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define DMA_TCD_DLASTSGA_DLASTSGA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_TCD_DLASTSGA_DLASTSGA_SHIFT))&amp;DMA_TCD_DLASTSGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="comment">/* TCD_CSR Bit Fields */</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_MASK                   0x1u</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_SHIFT                  0u</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START_WIDTH                  1u</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_START(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_START_SHIFT))&amp;DMA_TCD_CSR_START_MASK)</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_MASK                0x2u</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_SHIFT               1u</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR_WIDTH               1u</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTMAJOR(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTMAJOR_SHIFT))&amp;DMA_TCD_CSR_INTMAJOR_MASK)</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_MASK                 0x4u</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_SHIFT                2u</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF_WIDTH                1u</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_INTHALF(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_INTHALF_SHIFT))&amp;DMA_TCD_CSR_INTHALF_MASK)</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_MASK                    0x8u</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_SHIFT                   3u</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ_WIDTH                   1u</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DREQ(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DREQ_SHIFT))&amp;DMA_TCD_CSR_DREQ_MASK)</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_MASK                     0x10u</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_SHIFT                    4u</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG_WIDTH                    1u</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ESG(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ESG_SHIFT))&amp;DMA_TCD_CSR_ESG_MASK)</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_MASK              0x20u</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_SHIFT             5u</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK_WIDTH             1u</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORELINK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORELINK_SHIFT))&amp;DMA_TCD_CSR_MAJORELINK_MASK)</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_MASK                  0x40u</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_SHIFT                 6u</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE_WIDTH                 1u</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_ACTIVE(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_ACTIVE_SHIFT))&amp;DMA_TCD_CSR_ACTIVE_MASK)</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_MASK                    0x80u</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_SHIFT                   7u</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE_WIDTH                   1u</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_DONE(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_DONE_SHIFT))&amp;DMA_TCD_CSR_DONE_MASK)</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_MASK             0xF00u</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_SHIFT            8u</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH_WIDTH            4u</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_MAJORLINKCH(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_MAJORLINKCH_SHIFT))&amp;DMA_TCD_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_MASK                     0xC000u</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_SHIFT                    14u</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC_WIDTH                    2u</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define DMA_TCD_CSR_BWC(x)                       (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_CSR_BWC_SHIFT))&amp;DMA_TCD_CSR_BWC_MASK)</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">/* TCD_BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_MASK         0x7FFFu</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_SHIFT        0u</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER_WIDTH        15u</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_BITER(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_MASK         0x8000u</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_SHIFT        15u</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK_WIDTH        1u</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKNO_ELINK(x)           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKNO_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKNO_ELINK_MASK)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">/* TCD_BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_MASK        0x1FFu</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_SHIFT       0u</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER_WIDTH       9u</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_BITER(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_MASK       0x1E00u</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT      9u</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH_WIDTH      4u</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_LINKCH(x)         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_MASK        0x8000u</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_SHIFT       15u</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK_WIDTH       1u</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define DMA_TCD_BITER_ELINKYES_ELINK(x)          (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_TCD_BITER_ELINKYES_ELINK_SHIFT))&amp;DMA_TCD_BITER_ELINKYES_ELINK_MASK)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb"> 3097</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       16u</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 3100</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#a1b92648c0115762b12ad1e9a81e5c350"> 3101</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[<a class="code" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a>];          </div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga07914503bd9fb49a1279edcfa3d2d2c3"> 3105</a></span>&#160;<span class="preprocessor">#define DMAMUX_INSTANCE_COUNT                    (1u)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab59b16200deae0e15cd58d322b7cc75b"> 3110</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE                              (0x40021000u)</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga0b7b7bd666a76aa791434bb59ea03693"> 3112</a></span>&#160;<span class="preprocessor">#define DMAMUX                                   ((DMAMUX_Type *)DMAMUX_BASE)</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 3114</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX_BASE }</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 3116</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX }</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0u</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6u</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6u</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1u</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7u</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1u</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="comment">   -- EIM Peripheral Access Layer</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874"> 3162</a></span>&#160;<span class="preprocessor">#define EIM_EICHDn_COUNT                         2u</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html"> 3165</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#af7560060e9cb5ed38da6b727b3018dc9"> 3166</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#af7560060e9cb5ed38da6b727b3018dc9">EIMCR</a>;                             </div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a14d48ce960310cb3d06175e5e23486d9"> 3167</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a14d48ce960310cb3d06175e5e23486d9">EICHEN</a>;                            </div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;       uint8_t RESERVED_0[248];</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x100 */</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#af331ac12ca938db0112d1c432c11f7fa"> 3170</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#af331ac12ca938db0112d1c432c11f7fa">WORD0</a>;                             </div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="struct_e_i_m___type.html#a0726797783794d389fbb55302c11a911"> 3171</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_i_m___type.html#a0726797783794d389fbb55302c11a911">WORD1</a>;                             </div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;         uint8_t RESERVED_0[248];</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  } EICHDn[<a class="code" href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a>];</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;} <a class="code" href="struct_e_i_m___type.html">EIM_Type</a>, *<a class="code" href="struct_e_i_m___type.html">EIM_MemMapPtr</a>;</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga76504c76ea58dab6cbdfde360b4bc82d"> 3177</a></span>&#160;<span class="preprocessor">#define EIM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="comment">/* EIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gaac6f34c594651f3c6b972f39b8a9cfd8"> 3182</a></span>&#160;<span class="preprocessor">#define EIM_BASE                                 (0x40019000u)</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga515ffe371fee67f0749a4ffcb6b6bd17"> 3184</a></span>&#160;<span class="preprocessor">#define EIM                                      ((EIM_Type *)EIM_BASE)</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#ga03d2f55edaa8c90646295971c54d2e0c"> 3186</a></span>&#160;<span class="preprocessor">#define EIM_BASE_ADDRS                           { EIM_BASE }</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___e_i_m___peripheral___access___layer.html#gad495b56202d874e6e8211eac4b8b03e3"> 3188</a></span>&#160;<span class="preprocessor">#define EIM_BASE_PTRS                            { EIM }</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">   -- EIM Register Masks</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">/* EIMCR Bit Fields */</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_MASK                     0x1u</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_SHIFT                    0u</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN_WIDTH                    1u</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define EIM_EIMCR_GEIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EIMCR_GEIEN_SHIFT))&amp;EIM_EIMCR_GEIEN_MASK)</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="comment">/* EICHEN Bit Fields */</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_MASK                  0x40000000u</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_SHIFT                 30u</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN_WIDTH                 1u</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH1EN_SHIFT))&amp;EIM_EICHEN_EICH1EN_MASK)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_MASK                  0x80000000u</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_SHIFT                 31u</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN_WIDTH                 1u</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define EIM_EICHEN_EICH0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHEN_EICH0EN_SHIFT))&amp;EIM_EICHEN_EICH0EN_MASK)</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="comment">/* EICHDn_WORD0 Bit Fields */</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_MASK        0xFE000000u</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT       25u</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK_WIDTH       7u</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD0_CHKBIT_MASK(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD0_CHKBIT_MASK_SHIFT))&amp;EIM_EICHDn_WORD0_CHKBIT_MASK_MASK)</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">/* EICHDn_WORD1 Bit Fields */</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT     0u</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK_WIDTH     32u</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define EIM_EICHDn_WORD1_B0_3DATA_MASK(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;EIM_EICHDn_WORD1_B0_3DATA_MASK_SHIFT))&amp;EIM_EICHDn_WORD1_B0_3DATA_MASK_MASK)</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160; <span class="comment">/* end of group EIM_Register_Masks */</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160; <span class="comment">/* end of group EIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="comment">   -- ENET Peripheral Access Layer</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28"> 3245</a></span>&#160;<span class="preprocessor">#define ENET_CHANNEL_COUNT                       4u</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html"> 3248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab970c96e0045c0aa0e1839a27859201c"> 3250</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab970c96e0045c0aa0e1839a27859201c">EIR</a>;                               </div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a330cf0e3139b4d17ebffac61ee366e4c"> 3251</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a330cf0e3139b4d17ebffac61ee366e4c">EIMR</a>;                              </div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9646c539880165e41e74182b4eb4c6c9"> 3253</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9646c539880165e41e74182b4eb4c6c9">RDAR</a>;                              </div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a704236e535f3dcf77288668707f0b472"> 3254</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a704236e535f3dcf77288668707f0b472">TDAR</a>;                              </div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;       uint8_t RESERVED_2[12];</div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ae3b3cf3157dc53f6d5ff229632e07768"> 3256</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ae3b3cf3157dc53f6d5ff229632e07768">ECR</a>;                               </div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;       uint8_t RESERVED_3[24];</div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac1f599ac8dc6c2bbb32dd5e3e968fc29"> 3258</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac1f599ac8dc6c2bbb32dd5e3e968fc29">MMFR</a>;                              </div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#afa15f67b942e8824ea22bb065fad0c17"> 3259</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#afa15f67b942e8824ea22bb065fad0c17">MSCR</a>;                              </div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;       uint8_t RESERVED_4[28];</div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a840f0a7c75fc717c5d12ea8017ae5499"> 3261</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a840f0a7c75fc717c5d12ea8017ae5499">MIBC</a>;                              </div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;       uint8_t RESERVED_5[28];</div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a00be94ed2a6959f19e7540c0d72cb7de"> 3263</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a00be94ed2a6959f19e7540c0d72cb7de">RCR</a>;                               </div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;       uint8_t RESERVED_6[60];</div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a310f2fc4828b766a48ea4c2af3c8e967"> 3265</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a310f2fc4828b766a48ea4c2af3c8e967">TCR</a>;                               </div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;       uint8_t RESERVED_7[28];</div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aae39093072c7d00a6568b6ab79839148"> 3267</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aae39093072c7d00a6568b6ab79839148">PALR</a>;                              </div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4fc00ca5a914d461bdd8d9dfa39bc81b"> 3268</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4fc00ca5a914d461bdd8d9dfa39bc81b">PAUR</a>;                              </div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac823f47b6f6357bb4326e60a9298e043"> 3269</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac823f47b6f6357bb4326e60a9298e043">OPD</a>;                               </div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;       uint8_t RESERVED_8[40];</div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9696b2d6c09a8a2c5b5ca67fb63668bb"> 3271</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9696b2d6c09a8a2c5b5ca67fb63668bb">IAUR</a>;                              </div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9822b16ec066e4c76fdd096cf9fdba4f"> 3272</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9822b16ec066e4c76fdd096cf9fdba4f">IALR</a>;                              </div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4cbf505407a5be6d7d654d0b5910408c"> 3273</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4cbf505407a5be6d7d654d0b5910408c">GAUR</a>;                              </div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa17dfb1823b7a006dd5f9fed5e5d4257"> 3274</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa17dfb1823b7a006dd5f9fed5e5d4257">GALR</a>;                              </div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;       uint8_t RESERVED_9[28];</div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4289eedb568bbaeb9f98d3298a544519"> 3276</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4289eedb568bbaeb9f98d3298a544519">TFWR</a>;                              </div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;       uint8_t RESERVED_10[56];</div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7b5e0692c7a0c3405147314c57de25ac"> 3278</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7b5e0692c7a0c3405147314c57de25ac">RDSR</a>;                              </div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ada99bfab2549b5d4e8ddccb8cf4e3f57"> 3279</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ada99bfab2549b5d4e8ddccb8cf4e3f57">TDSR</a>;                              </div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac8a750c12c9d031b6566e34face2eaaf"> 3280</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac8a750c12c9d031b6566e34face2eaaf">MRBR</a>;                              </div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;       uint8_t RESERVED_11[4];</div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af1f5f45bb534f64df9504c30ee4f9726"> 3282</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#af1f5f45bb534f64df9504c30ee4f9726">RSFL</a>;                              </div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af2353da00a3c3e9470499bd0f9c7b08a"> 3283</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#af2353da00a3c3e9470499bd0f9c7b08a">RSEM</a>;                              </div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a99978271746062759ed55c422547550c"> 3284</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a99978271746062759ed55c422547550c">RAEM</a>;                              </div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2b74d50089432ba4dba2860e822f2d3c"> 3285</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2b74d50089432ba4dba2860e822f2d3c">RAFL</a>;                              </div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6fee00361a544bea8a480dc9212c84e1"> 3286</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6fee00361a544bea8a480dc9212c84e1">TSEM</a>;                              </div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4c8fbfbeef36dfe473cd6f9e754e7f7c"> 3287</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4c8fbfbeef36dfe473cd6f9e754e7f7c">TAEM</a>;                              </div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac4bbc57544bb59cd1617809154de4f1e"> 3288</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac4bbc57544bb59cd1617809154de4f1e">TAFL</a>;                              </div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab10bfa7b1ae00cd0a691c90b6870e20f"> 3289</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab10bfa7b1ae00cd0a691c90b6870e20f">TIPG</a>;                              </div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a79184a646a89bb4a2a6b76cec9afaba4"> 3290</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a79184a646a89bb4a2a6b76cec9afaba4">FTRL</a>;                              </div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;       uint8_t RESERVED_12[12];</div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a90a7fe6bd881902fb86c374f78fa5163"> 3292</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a90a7fe6bd881902fb86c374f78fa5163">TACC</a>;                              </div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a104526505d853ecb5d8e0d91e08393c2"> 3293</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a104526505d853ecb5d8e0d91e08393c2">RACC</a>;                              </div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;       uint8_t RESERVED_13[56];</div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aeb9a65571155aba3eae0bb84056bf7fa"> 3295</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aeb9a65571155aba3eae0bb84056bf7fa">RMON_T_DROP</a>;                       </div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1ebfbe46b18e6e6766482d69dc0a85dd"> 3296</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1ebfbe46b18e6e6766482d69dc0a85dd">RMON_T_PACKETS</a>;                    </div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2b3902f73bcd4c103e1122b079a4f890"> 3297</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2b3902f73bcd4c103e1122b079a4f890">RMON_T_BC_PKT</a>;                     </div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2faaf2a3548b244af340a4814217fef0"> 3298</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2faaf2a3548b244af340a4814217fef0">RMON_T_MC_PKT</a>;                     </div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a22341d4053de025352a0b107e4414ce9"> 3299</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a22341d4053de025352a0b107e4414ce9">RMON_T_CRC_ALIGN</a>;                  </div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad9dea8fd36cee7dd24beed1c545c8a40"> 3300</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad9dea8fd36cee7dd24beed1c545c8a40">RMON_T_UNDERSIZE</a>;                  </div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a375c69855c7037ac17a9a846ac165695"> 3301</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a375c69855c7037ac17a9a846ac165695">RMON_T_OVERSIZE</a>;                   </div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a585b0f6c4981fbd371e200e4d12cf528"> 3302</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a585b0f6c4981fbd371e200e4d12cf528">RMON_T_FRAG</a>;                       </div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a665d96fcfc5d2aaf177932c165edfdc6"> 3303</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a665d96fcfc5d2aaf177932c165edfdc6">RMON_T_JAB</a>;                        </div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9f565a3261d1b479bd50dd180ff7de4c"> 3304</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9f565a3261d1b479bd50dd180ff7de4c">RMON_T_COL</a>;                        </div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abec74693554fa22c3a73e591036f5009"> 3305</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#abec74693554fa22c3a73e591036f5009">RMON_T_P64</a>;                        </div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac85fc146cb3d2dc149e12430ff9d6130"> 3306</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac85fc146cb3d2dc149e12430ff9d6130">RMON_T_P65TO127</a>;                   </div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a61f2e24dfa7d4c413918e260b602bfc8"> 3307</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a61f2e24dfa7d4c413918e260b602bfc8">RMON_T_P128TO255</a>;                  </div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a10275415ea9fec4a4db727ff883a3006"> 3308</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a10275415ea9fec4a4db727ff883a3006">RMON_T_P256TO511</a>;                  </div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa48f08a776a234b9ace24c0a43f9ea33"> 3309</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa48f08a776a234b9ace24c0a43f9ea33">RMON_T_P512TO1023</a>;                 </div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8d2f73f14c4ffb8f39a836232c57fbf1"> 3310</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a8d2f73f14c4ffb8f39a836232c57fbf1">RMON_T_P1024TO2047</a>;                </div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a348da4a8c88ae01a85f6b000f312a6d6"> 3311</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a348da4a8c88ae01a85f6b000f312a6d6">RMON_T_P_GTE2048</a>;                  </div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad89479378e1509fd2c7b55053bcb2288"> 3312</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad89479378e1509fd2c7b55053bcb2288">RMON_T_OCTETS</a>;                     </div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a614e9834a2ad3674e16ff12ae2370a6e"> 3313</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a614e9834a2ad3674e16ff12ae2370a6e">IEEE_T_DROP</a>;                       </div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9fb9e5046323edc5c8bb1943e591ea2d"> 3314</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9fb9e5046323edc5c8bb1943e591ea2d">IEEE_T_FRAME_OK</a>;                   </div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ac6d98926b0263ff5b23ff8e47fd9872e"> 3315</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ac6d98926b0263ff5b23ff8e47fd9872e">IEEE_T_1COL</a>;                       </div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9654a6b08c783e5907140c8fe94e5198"> 3316</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9654a6b08c783e5907140c8fe94e5198">IEEE_T_MCOL</a>;                       </div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a916b1856592f4718c2f84e1309fb3db9"> 3317</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a916b1856592f4718c2f84e1309fb3db9">IEEE_T_DEF</a>;                        </div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a501e820c7af6b38eb3827a0aa99b24ff"> 3318</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a501e820c7af6b38eb3827a0aa99b24ff">IEEE_T_LCOL</a>;                       </div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adc943cda2c91b4413d93c0b4b49407b9"> 3319</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#adc943cda2c91b4413d93c0b4b49407b9">IEEE_T_EXCOL</a>;                      </div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4608dfa383023029744fc83f3f5d8be6"> 3320</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4608dfa383023029744fc83f3f5d8be6">IEEE_T_MACERR</a>;                     </div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a9b2a4eef1300e7248c4766689acf03b3"> 3321</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a9b2a4eef1300e7248c4766689acf03b3">IEEE_T_CSERR</a>;                      </div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aa6fb0e5fa5e0a2ded4bbe34bd1f2afba"> 3322</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aa6fb0e5fa5e0a2ded4bbe34bd1f2afba">IEEE_T_SQE</a>;                        </div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2a253fdbf8a7440b3c9d7b42bf7f4943"> 3323</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2a253fdbf8a7440b3c9d7b42bf7f4943">IEEE_T_FDXFC</a>;                      </div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a4aa6dbce5167fd3b2ef3599cb9800104"> 3324</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a4aa6dbce5167fd3b2ef3599cb9800104">IEEE_T_OCTETS_OK</a>;                  </div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;       uint8_t RESERVED_14[12];</div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aea89d3f0396f1060ab50c47a7d29c99e"> 3326</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aea89d3f0396f1060ab50c47a7d29c99e">RMON_R_PACKETS</a>;                    </div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#af570747bd478a24eec709f9f15799202"> 3327</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#af570747bd478a24eec709f9f15799202">RMON_R_BC_PKT</a>;                     </div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a25adc85c3244937a929276550dad89ab"> 3328</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a25adc85c3244937a929276550dad89ab">RMON_R_MC_PKT</a>;                     </div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2f4b986d2291a141ccdea7d26d16144c"> 3329</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2f4b986d2291a141ccdea7d26d16144c">RMON_R_CRC_ALIGN</a>;                  </div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2efc0e253f44ff4f885a32dff632fe5f"> 3330</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2efc0e253f44ff4f885a32dff632fe5f">RMON_R_UNDERSIZE</a>;                  </div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab8b7ae544c72840a2170db2ade42ba17"> 3331</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab8b7ae544c72840a2170db2ade42ba17">RMON_R_OVERSIZE</a>;                   </div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aeba617f396567cf45d2aa6bb23c89ca6"> 3332</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#aeba617f396567cf45d2aa6bb23c89ca6">RMON_R_FRAG</a>;                       </div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a360e9d382ddaebdb62cb0570dacfff0f"> 3333</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a360e9d382ddaebdb62cb0570dacfff0f">RMON_R_JAB</a>;                        </div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a1e4901b6045869a88d1a6e7c5584e26d"> 3334</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a1e4901b6045869a88d1a6e7c5584e26d">RMON_R_RESVD_0</a>;                    </div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a42f4f8b112b4c5f9fb03ed79f75630d4"> 3335</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a42f4f8b112b4c5f9fb03ed79f75630d4">RMON_R_P64</a>;                        </div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a13e3842c12721db6b6aeed2d9817fdda"> 3336</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a13e3842c12721db6b6aeed2d9817fdda">RMON_R_P65TO127</a>;                   </div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2080232618b4189286b854dcd7e48c8d"> 3337</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2080232618b4189286b854dcd7e48c8d">RMON_R_P128TO255</a>;                  </div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7f7a4e927e13925bd2802e69ae63966e"> 3338</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7f7a4e927e13925bd2802e69ae63966e">RMON_R_P256TO511</a>;                  </div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a3b7a39221c14a6c3fec14f66e3774fa8"> 3339</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a3b7a39221c14a6c3fec14f66e3774fa8">RMON_R_P512TO1023</a>;                 </div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6963092d8be6ad7820c763bc4945b68e"> 3340</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6963092d8be6ad7820c763bc4945b68e">RMON_R_P1024TO2047</a>;                </div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a335bcd26d2d8028a549a3f053330957c"> 3341</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a335bcd26d2d8028a549a3f053330957c">RMON_R_P_GTE2048</a>;                  </div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#afdb2a80c041159f5523bfccdcdc73845"> 3342</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#afdb2a80c041159f5523bfccdcdc73845">RMON_R_OCTETS</a>;                     </div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a874e0436a81751e82a07291b8019ed03"> 3343</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a874e0436a81751e82a07291b8019ed03">IEEE_R_DROP</a>;                       </div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a2edc236981e8fbe6b9b37d005e667c79"> 3344</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a2edc236981e8fbe6b9b37d005e667c79">IEEE_R_FRAME_OK</a>;                   </div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adac3dc5bdd852991e0562a78bc2ef3e7"> 3345</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#adac3dc5bdd852991e0562a78bc2ef3e7">IEEE_R_CRC</a>;                        </div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ab604672de6c7283d2357c320c882eacc"> 3346</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#ab604672de6c7283d2357c320c882eacc">IEEE_R_ALIGN</a>;                      </div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a29be3a5c5174e82b3ba3ad656d326e8f"> 3347</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a29be3a5c5174e82b3ba3ad656d326e8f">IEEE_R_MACERR</a>;                     </div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a5582ab9762655e7a746982d945ce0f1e"> 3348</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a5582ab9762655e7a746982d945ce0f1e">IEEE_R_FDXFC</a>;                      </div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a7b01da514f0166cb9a5c8709b1e61d43"> 3349</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a7b01da514f0166cb9a5c8709b1e61d43">IEEE_R_OCTETS_OK</a>;                  </div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;       uint8_t RESERVED_15[284];</div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#abd74d50090161e7ae13fbc24d83909a1"> 3351</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#abd74d50090161e7ae13fbc24d83909a1">ATCR</a>;                              </div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a8ef9ade9c6460b33e31debc91d361bb9"> 3352</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a8ef9ade9c6460b33e31debc91d361bb9">ATVR</a>;                              </div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aeb64760dfa776d4fed7a3e9d9c186a60"> 3353</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aeb64760dfa776d4fed7a3e9d9c186a60">ATOFF</a>;                             </div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a20a246565af2e0393194e9c0302fd409"> 3354</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a20a246565af2e0393194e9c0302fd409">ATPER</a>;                             </div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#adf57cae4c04bf46ea11ad9d1418e2230"> 3355</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#adf57cae4c04bf46ea11ad9d1418e2230">ATCOR</a>;                             </div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a6052711b17b21fbf33328add67fa99f9"> 3356</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#a6052711b17b21fbf33328add67fa99f9">ATINC</a>;                             </div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#a69f0e419aac4f8d06a5a0edae23fdcd6"> 3357</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_n_e_t___type.html#a69f0e419aac4f8d06a5a0edae23fdcd6">ATSTMP</a>;                            </div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;       uint8_t RESERVED_16[488];</div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aaca4e3430f33ce0dda42cc3cb640df47"> 3359</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aaca4e3430f33ce0dda42cc3cb640df47">TGSR</a>;                              </div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x608, array step: 0x8 */</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#ad532ced36cc6cb59d0da1662ef6bbbb0"> 3361</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#ad532ced36cc6cb59d0da1662ef6bbbb0">TCSR</a>;                              </div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="struct_e_n_e_t___type.html#aec599c9d932261ab889957acdf575f7a"> 3362</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_n_e_t___type.html#aec599c9d932261ab889957acdf575f7a">TCCR</a>;                              </div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;  } CHANNEL[<a class="code" href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a>];</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;} <a class="code" href="struct_e_n_e_t___type.html">ENET_Type</a>, *<a class="code" href="struct_e_n_e_t___type.html">ENET_MemMapPtr</a>;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gad64d886c68ae9fb7dd95636105295f35"> 3367</a></span>&#160;<span class="preprocessor">#define ENET_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">/* ENET - Peripheral instance base addresses */</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gac68335c7b2279435944fe8e837aeb697"> 3372</a></span>&#160;<span class="preprocessor">#define ENET_BASE                                (0x40079000u)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga4745105f505f3ab949d6a57fbe2a0ed5"> 3374</a></span>&#160;<span class="preprocessor">#define ENET                                     ((ENET_Type *)ENET_BASE)</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga14e5c3d5659dcf8b2cbc967aa645729e"> 3376</a></span>&#160;<span class="preprocessor">#define ENET_BASE_ADDRS                          { ENET_BASE }</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaa42b0a3bb4d738c4d78a36663b481ff8"> 3378</a></span>&#160;<span class="preprocessor">#define ENET_BASE_PTRS                           { ENET }</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;</div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga9de830291dbdcacb5470440d902e9939"> 3380</a></span>&#160;<span class="preprocessor">#define ENET_IRQS_ARR_COUNT                      (6u)</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga5773de0b8a66714dee2519f78c071a91"> 3382</a></span>&#160;<span class="preprocessor">#define ENET_TIMER_IRQS_CH_COUNT                 (1u)</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga5806ac0d32d85c1c6c694f7f9508993a"> 3384</a></span>&#160;<span class="preprocessor">#define ENET_TX_IRQS_CH_COUNT                    (1u)</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;</div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga114137169bfd8547cfe68419945d99dc"> 3386</a></span>&#160;<span class="preprocessor">#define ENET_RX_IRQS_CH_COUNT                    (1u)</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;</div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#ga6b9af6d0adaa17f8bd170533567e850f"> 3388</a></span>&#160;<span class="preprocessor">#define ENET_ERR_IRQS_CH_COUNT                   (1u)</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gabb5ecc3439aec7695fda32d0a1a3ef9a"> 3390</a></span>&#160;<span class="preprocessor">#define ENET_STOP_IRQS_CH_COUNT                  (1u)</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gad3536fc659ea527771f39527add014c7"> 3392</a></span>&#160;<span class="preprocessor">#define ENET_WAKE_IRQS_CH_COUNT                  (1u)</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___e_n_e_t___peripheral___access___layer.html#gaf3948a80cede66f9735cd1e18cda3212"> 3394</a></span>&#160;<span class="preprocessor">#define ENET_TIMER_IRQS                          { ENET_TIMER_IRQn }</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define ENET_TX_IRQS                             { ENET_TX_IRQn }</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define ENET_RX_IRQS                             { ENET_RX_IRQn }</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define ENET_ERR_IRQS                            { ENET_ERR_IRQn }</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define ENET_STOP_IRQS                           { ENET_STOP_IRQn }</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define ENET_WAKE_IRQS                           { ENET_WAKE_IRQn }</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">   -- ENET Register Masks</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* EIR Bit Fields */</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_MASK                   0x8000u</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_SHIFT                  15u</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER_WIDTH                  1u</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_TIMER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TS_TIMER_SHIFT))&amp;ENET_EIR_TS_TIMER_MASK)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_MASK                   0x10000u</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_SHIFT                  16u</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL_WIDTH                  1u</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define ENET_EIR_TS_AVAIL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TS_AVAIL_SHIFT))&amp;ENET_EIR_TS_AVAIL_MASK)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_MASK                     0x20000u</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_SHIFT                    17u</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP_WIDTH                    1u</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define ENET_EIR_WAKEUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_WAKEUP_SHIFT))&amp;ENET_EIR_WAKEUP_MASK)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_MASK                        0x40000u</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_SHIFT                       18u</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR_WIDTH                       1u</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define ENET_EIR_PLR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_PLR_SHIFT))&amp;ENET_EIR_PLR_MASK)</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_MASK                         0x80000u</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_SHIFT                        19u</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define ENET_EIR_UN_WIDTH                        1u</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define ENET_EIR_UN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_UN_SHIFT))&amp;ENET_EIR_UN_MASK)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_MASK                         0x100000u</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_SHIFT                        20u</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define ENET_EIR_RL_WIDTH                        1u</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define ENET_EIR_RL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RL_SHIFT))&amp;ENET_EIR_RL_MASK)</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_MASK                         0x200000u</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_SHIFT                        21u</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define ENET_EIR_LC_WIDTH                        1u</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define ENET_EIR_LC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_LC_SHIFT))&amp;ENET_EIR_LC_MASK)</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_MASK                      0x400000u</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_SHIFT                     22u</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR_WIDTH                     1u</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define ENET_EIR_EBERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_EBERR_SHIFT))&amp;ENET_EIR_EBERR_MASK)</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_MASK                        0x800000u</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_SHIFT                       23u</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define ENET_EIR_MII_WIDTH                       1u</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define ENET_EIR_MII(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_MII_SHIFT))&amp;ENET_EIR_MII_MASK)</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_MASK                        0x1000000u</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_SHIFT                       24u</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB_WIDTH                       1u</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define ENET_EIR_RXB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RXB_SHIFT))&amp;ENET_EIR_RXB_MASK)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_MASK                        0x2000000u</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_SHIFT                       25u</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF_WIDTH                       1u</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define ENET_EIR_RXF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_RXF_SHIFT))&amp;ENET_EIR_RXF_MASK)</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_MASK                        0x4000000u</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_SHIFT                       26u</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB_WIDTH                       1u</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define ENET_EIR_TXB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TXB_SHIFT))&amp;ENET_EIR_TXB_MASK)</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_MASK                        0x8000000u</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_SHIFT                       27u</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF_WIDTH                       1u</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define ENET_EIR_TXF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_TXF_SHIFT))&amp;ENET_EIR_TXF_MASK)</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_MASK                        0x10000000u</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_SHIFT                       28u</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA_WIDTH                       1u</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define ENET_EIR_GRA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_GRA_SHIFT))&amp;ENET_EIR_GRA_MASK)</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_MASK                       0x20000000u</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_SHIFT                      29u</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT_WIDTH                      1u</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define ENET_EIR_BABT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_BABT_SHIFT))&amp;ENET_EIR_BABT_MASK)</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_MASK                       0x40000000u</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_SHIFT                      30u</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR_WIDTH                      1u</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define ENET_EIR_BABR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIR_BABR_SHIFT))&amp;ENET_EIR_BABR_MASK)</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">/* EIMR Bit Fields */</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_MASK                  0x8000u</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_SHIFT                 15u</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER_WIDTH                 1u</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TS_TIMER_SHIFT))&amp;ENET_EIMR_TS_TIMER_MASK)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_MASK                  0x10000u</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_SHIFT                 16u</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL_WIDTH                 1u</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define ENET_EIMR_TS_AVAIL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TS_AVAIL_SHIFT))&amp;ENET_EIMR_TS_AVAIL_MASK)</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_MASK                    0x20000u</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_SHIFT                   17u</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP_WIDTH                   1u</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define ENET_EIMR_WAKEUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_WAKEUP_SHIFT))&amp;ENET_EIMR_WAKEUP_MASK)</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_MASK                       0x40000u</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_SHIFT                      18u</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR_WIDTH                      1u</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define ENET_EIMR_PLR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_PLR_SHIFT))&amp;ENET_EIMR_PLR_MASK)</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_MASK                        0x80000u</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_SHIFT                       19u</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN_WIDTH                       1u</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define ENET_EIMR_UN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_UN_SHIFT))&amp;ENET_EIMR_UN_MASK)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_MASK                        0x100000u</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_SHIFT                       20u</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL_WIDTH                       1u</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define ENET_EIMR_RL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RL_SHIFT))&amp;ENET_EIMR_RL_MASK)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_MASK                        0x200000u</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_SHIFT                       21u</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC_WIDTH                       1u</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define ENET_EIMR_LC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_LC_SHIFT))&amp;ENET_EIMR_LC_MASK)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_MASK                     0x400000u</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_SHIFT                    22u</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR_WIDTH                    1u</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define ENET_EIMR_EBERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_EBERR_SHIFT))&amp;ENET_EIMR_EBERR_MASK)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_MASK                       0x800000u</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_SHIFT                      23u</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII_WIDTH                      1u</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define ENET_EIMR_MII(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_MII_SHIFT))&amp;ENET_EIMR_MII_MASK)</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_MASK                       0x1000000u</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_SHIFT                      24u</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB_WIDTH                      1u</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RXB_SHIFT))&amp;ENET_EIMR_RXB_MASK)</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_MASK                       0x2000000u</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_SHIFT                      25u</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF_WIDTH                      1u</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define ENET_EIMR_RXF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_RXF_SHIFT))&amp;ENET_EIMR_RXF_MASK)</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_MASK                       0x4000000u</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_SHIFT                      26u</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB_WIDTH                      1u</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TXB_SHIFT))&amp;ENET_EIMR_TXB_MASK)</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_MASK                       0x8000000u</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_SHIFT                      27u</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF_WIDTH                      1u</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define ENET_EIMR_TXF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_TXF_SHIFT))&amp;ENET_EIMR_TXF_MASK)</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_MASK                       0x10000000u</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_SHIFT                      28u</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA_WIDTH                      1u</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define ENET_EIMR_GRA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_GRA_SHIFT))&amp;ENET_EIMR_GRA_MASK)</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_MASK                      0x20000000u</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_SHIFT                     29u</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT_WIDTH                     1u</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_BABT_SHIFT))&amp;ENET_EIMR_BABT_MASK)</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_MASK                      0x40000000u</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_SHIFT                     30u</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR_WIDTH                     1u</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define ENET_EIMR_BABR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_EIMR_BABR_SHIFT))&amp;ENET_EIMR_BABR_MASK)</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">/* RDAR Bit Fields */</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_SHIFT                     24u</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR_WIDTH                     1u</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define ENET_RDAR_RDAR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDAR_RDAR_SHIFT))&amp;ENET_RDAR_RDAR_MASK)</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">/* TDAR Bit Fields */</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_MASK                      0x1000000u</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_SHIFT                     24u</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR_WIDTH                     1u</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define ENET_TDAR_TDAR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDAR_TDAR_SHIFT))&amp;ENET_TDAR_TDAR_MASK)</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_MASK                      0x1u</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_SHIFT                     0u</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET_WIDTH                     1u</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define ENET_ECR_RESET(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_RESET_SHIFT))&amp;ENET_ECR_RESET_MASK)</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_MASK                    0x2u</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_SHIFT                   1u</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN_WIDTH                   1u</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define ENET_ECR_ETHEREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_ETHEREN_SHIFT))&amp;ENET_ECR_ETHEREN_MASK)</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_MASK                    0x4u</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_SHIFT                   2u</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN_WIDTH                   1u</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define ENET_ECR_MAGICEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_MAGICEN_SHIFT))&amp;ENET_ECR_MAGICEN_MASK)</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_MASK                      0x8u</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_SHIFT                     3u</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP_WIDTH                     1u</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define ENET_ECR_SLEEP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_SLEEP_SHIFT))&amp;ENET_ECR_SLEEP_MASK)</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_MASK                     0x10u</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_SHIFT                    4u</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588_WIDTH                    1u</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define ENET_ECR_EN1588(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_EN1588_SHIFT))&amp;ENET_ECR_EN1588_MASK)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_MASK                      0x40u</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_SHIFT                     6u</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN_WIDTH                     1u</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define ENET_ECR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_DBGEN_SHIFT))&amp;ENET_ECR_DBGEN_MASK)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_MASK                      0x100u</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_SHIFT                     8u</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP_WIDTH                     1u</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define ENET_ECR_DBSWP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ECR_DBSWP_SHIFT))&amp;ENET_ECR_DBSWP_MASK)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">/* MMFR Bit Fields */</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_MASK                      0xFFFFu</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_SHIFT                     0u</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA_WIDTH                     16u</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define ENET_MMFR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_DATA_SHIFT))&amp;ENET_MMFR_DATA_MASK)</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_MASK                        0x30000u</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_SHIFT                       16u</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA_WIDTH                       2u</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define ENET_MMFR_TA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_TA_SHIFT))&amp;ENET_MMFR_TA_MASK)</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_MASK                        0x7C0000u</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_SHIFT                       18u</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA_WIDTH                       5u</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define ENET_MMFR_RA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_RA_SHIFT))&amp;ENET_MMFR_RA_MASK)</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_MASK                        0xF800000u</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_SHIFT                       23u</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA_WIDTH                       5u</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define ENET_MMFR_PA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_PA_SHIFT))&amp;ENET_MMFR_PA_MASK)</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_MASK                        0x30000000u</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_SHIFT                       28u</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP_WIDTH                       2u</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define ENET_MMFR_OP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_OP_SHIFT))&amp;ENET_MMFR_OP_MASK)</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_MASK                        0xC0000000u</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_SHIFT                       30u</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST_WIDTH                       2u</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define ENET_MMFR_ST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MMFR_ST_SHIFT))&amp;ENET_MMFR_ST_MASK)</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/* MSCR Bit Fields */</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_MASK                 0x7Eu</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_SHIFT                1u</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED_WIDTH                6u</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define ENET_MSCR_MII_SPEED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_MII_SPEED_SHIFT))&amp;ENET_MSCR_MII_SPEED_MASK)</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_MASK                   0x80u</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_SHIFT                  7u</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE_WIDTH                  1u</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define ENET_MSCR_DIS_PRE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_DIS_PRE_SHIFT))&amp;ENET_MSCR_DIS_PRE_MASK)</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_MASK                  0x700u</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_SHIFT                 8u</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME_WIDTH                 3u</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define ENET_MSCR_HOLDTIME(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MSCR_HOLDTIME_SHIFT))&amp;ENET_MSCR_HOLDTIME_MASK)</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">/* MIBC Bit Fields */</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_MASK                 0x20000000u</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_SHIFT                29u</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR_WIDTH                1u</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_CLEAR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_CLEAR_SHIFT))&amp;ENET_MIBC_MIB_CLEAR_MASK)</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_MASK                  0x40000000u</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_SHIFT                 30u</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE_WIDTH                 1u</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_IDLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_IDLE_SHIFT))&amp;ENET_MIBC_MIB_IDLE_MASK)</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_MASK                   0x80000000u</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_SHIFT                  31u</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS_WIDTH                  1u</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define ENET_MIBC_MIB_DIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MIBC_MIB_DIS_SHIFT))&amp;ENET_MIBC_MIB_DIS_MASK)</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_MASK                       0x1u</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_SHIFT                      0u</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP_WIDTH                      1u</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define ENET_RCR_LOOP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_LOOP_SHIFT))&amp;ENET_RCR_LOOP_MASK)</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_MASK                        0x2u</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_SHIFT                       1u</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT_WIDTH                       1u</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define ENET_RCR_DRT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_DRT_SHIFT))&amp;ENET_RCR_DRT_MASK)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_MASK                   0x4u</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_SHIFT                  2u</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE_WIDTH                  1u</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define ENET_RCR_MII_MODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MII_MODE_SHIFT))&amp;ENET_RCR_MII_MODE_MASK)</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_MASK                       0x8u</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_SHIFT                      3u</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM_WIDTH                      1u</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define ENET_RCR_PROM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PROM_SHIFT))&amp;ENET_RCR_PROM_MASK)</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_MASK                     0x10u</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_SHIFT                    4u</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ_WIDTH                    1u</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define ENET_RCR_BC_REJ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_BC_REJ_SHIFT))&amp;ENET_RCR_BC_REJ_MASK)</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_MASK                        0x20u</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_SHIFT                       5u</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE_WIDTH                       1u</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define ENET_RCR_FCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_FCE_SHIFT))&amp;ENET_RCR_FCE_MASK)</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_MASK                  0x100u</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_SHIFT                 8u</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE_WIDTH                 1u</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_MODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_RMII_MODE_SHIFT))&amp;ENET_RCR_RMII_MODE_MASK)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_MASK                   0x200u</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_SHIFT                  9u</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T_WIDTH                  1u</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define ENET_RCR_RMII_10T(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_RMII_10T_SHIFT))&amp;ENET_RCR_RMII_10T_MASK)</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_MASK                      0x1000u</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_SHIFT                     12u</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN_WIDTH                     1u</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define ENET_RCR_PADEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PADEN_SHIFT))&amp;ENET_RCR_PADEN_MASK)</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_MASK                     0x2000u</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_SHIFT                    13u</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD_WIDTH                    1u</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define ENET_RCR_PAUFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_PAUFWD_SHIFT))&amp;ENET_RCR_PAUFWD_MASK)</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_MASK                     0x4000u</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_SHIFT                    14u</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD_WIDTH                    1u</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define ENET_RCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_CRCFWD_SHIFT))&amp;ENET_RCR_CRCFWD_MASK)</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_MASK                       0x8000u</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_SHIFT                      15u</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN_WIDTH                      1u</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define ENET_RCR_CFEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_CFEN_SHIFT))&amp;ENET_RCR_CFEN_MASK)</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_MASK                     0x3FFF0000u</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_SHIFT                    16u</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL_WIDTH                    14u</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define ENET_RCR_MAX_FL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_MAX_FL_SHIFT))&amp;ENET_RCR_MAX_FL_MASK)</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_MASK                        0x40000000u</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_SHIFT                       30u</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC_WIDTH                       1u</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define ENET_RCR_NLC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_NLC_SHIFT))&amp;ENET_RCR_NLC_MASK)</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_MASK                        0x80000000u</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_SHIFT                       31u</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS_WIDTH                       1u</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define ENET_RCR_GRS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RCR_GRS_SHIFT))&amp;ENET_RCR_GRS_MASK)</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_MASK                        0x1u</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_SHIFT                       0u</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS_WIDTH                       1u</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define ENET_TCR_GTS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_GTS_SHIFT))&amp;ENET_TCR_GTS_MASK)</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_MASK                       0x4u</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_SHIFT                      2u</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN_WIDTH                      1u</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define ENET_TCR_FDEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_FDEN_SHIFT))&amp;ENET_TCR_FDEN_MASK)</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_MASK                  0x8u</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_SHIFT                 3u</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE_WIDTH                 1u</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define ENET_TCR_TFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_TFC_PAUSE_SHIFT))&amp;ENET_TCR_TFC_PAUSE_MASK)</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_MASK                  0x10u</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_SHIFT                 4u</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE_WIDTH                 1u</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define ENET_TCR_RFC_PAUSE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_RFC_PAUSE_SHIFT))&amp;ENET_TCR_RFC_PAUSE_MASK)</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_MASK                     0xE0u</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_SHIFT                    5u</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL_WIDTH                    3u</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDSEL_SHIFT))&amp;ENET_TCR_ADDSEL_MASK)</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_MASK                     0x100u</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_SHIFT                    8u</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS_WIDTH                    1u</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define ENET_TCR_ADDINS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_ADDINS_SHIFT))&amp;ENET_TCR_ADDINS_MASK)</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_MASK                     0x200u</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_SHIFT                    9u</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD_WIDTH                    1u</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define ENET_TCR_CRCFWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCR_CRCFWD_SHIFT))&amp;ENET_TCR_CRCFWD_MASK)</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/* PALR Bit Fields */</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_SHIFT                   0u</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1_WIDTH                   32u</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define ENET_PALR_PADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PALR_PADDR1_SHIFT))&amp;ENET_PALR_PADDR1_MASK)</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/* PAUR Bit Fields */</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_MASK                      0xFFFFu</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_SHIFT                     0u</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE_WIDTH                     16u</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define ENET_PAUR_TYPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_TYPE_SHIFT))&amp;ENET_PAUR_TYPE_MASK)</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_SHIFT                   16u</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2_WIDTH                   16u</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define ENET_PAUR_PADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_PAUR_PADDR2_SHIFT))&amp;ENET_PAUR_PADDR2_MASK)</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">/* OPD Bit Fields */</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_MASK                  0xFFFFu</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_SHIFT                 0u</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR_WIDTH                 16u</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define ENET_OPD_PAUSE_DUR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_PAUSE_DUR_SHIFT))&amp;ENET_OPD_PAUSE_DUR_MASK)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_SHIFT                    16u</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE_WIDTH                    16u</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define ENET_OPD_OPCODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_OPD_OPCODE_SHIFT))&amp;ENET_OPD_OPCODE_MASK)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">/* IAUR Bit Fields */</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_SHIFT                   0u</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1_WIDTH                   32u</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define ENET_IAUR_IADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IAUR_IADDR1_SHIFT))&amp;ENET_IAUR_IADDR1_MASK)</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;<span class="comment">/* IALR Bit Fields */</span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_SHIFT                   0u</span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2_WIDTH                   32u</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define ENET_IALR_IADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IALR_IADDR2_SHIFT))&amp;ENET_IALR_IADDR2_MASK)</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">/* GAUR Bit Fields */</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_SHIFT                   0u</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1_WIDTH                   32u</span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define ENET_GAUR_GADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GAUR_GADDR1_SHIFT))&amp;ENET_GAUR_GADDR1_MASK)</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">/* GALR Bit Fields */</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_SHIFT                   0u</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2_WIDTH                   32u</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define ENET_GALR_GADDR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_GALR_GADDR2_SHIFT))&amp;ENET_GALR_GADDR2_MASK)</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="comment">/* TFWR Bit Fields */</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_MASK                      0x3Fu</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_SHIFT                     0u</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR_WIDTH                     6u</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define ENET_TFWR_TFWR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_TFWR_SHIFT))&amp;ENET_TFWR_TFWR_MASK)</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_MASK                    0x100u</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_SHIFT                   8u</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD_WIDTH                   1u</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define ENET_TFWR_STRFWD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TFWR_STRFWD_SHIFT))&amp;ENET_TFWR_STRFWD_MASK)</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/* RDSR Bit Fields */</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_SHIFT              3u</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START_WIDTH              29u</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define ENET_RDSR_R_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RDSR_R_DES_START_SHIFT))&amp;ENET_RDSR_R_DES_START_MASK)</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="comment">/* TDSR Bit Fields */</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_SHIFT              3u</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START_WIDTH              29u</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define ENET_TDSR_X_DES_START(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TDSR_X_DES_START_SHIFT))&amp;ENET_TDSR_X_DES_START_MASK)</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">/* MRBR Bit Fields */</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_MASK                0x3FF0u</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_SHIFT               4u</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE_WIDTH               10u</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define ENET_MRBR_R_BUF_SIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_MRBR_R_BUF_SIZE_SHIFT))&amp;ENET_MRBR_R_BUF_SIZE_MASK)</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">/* RSFL Bit Fields */</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_MASK           0xFFu</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_SHIFT          0u</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL_WIDTH          8u</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define ENET_RSFL_RX_SECTION_FULL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSFL_RX_SECTION_FULL_SHIFT))&amp;ENET_RSFL_RX_SECTION_FULL_MASK)</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment">/* RSEM Bit Fields */</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT         0u</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY_WIDTH         8u</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define ENET_RSEM_RX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_RX_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_RX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_MASK        0x1F0000u</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT       16u</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY_WIDTH       5u</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define ENET_RSEM_STAT_SECTION_EMPTY(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RSEM_STAT_SECTION_EMPTY_SHIFT))&amp;ENET_RSEM_STAT_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment">/* RAEM Bit Fields */</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT          0u</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY_WIDTH          8u</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define ENET_RAEM_RX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAEM_RX_ALMOST_EMPTY_SHIFT))&amp;ENET_RAEM_RX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="comment">/* RAFL Bit Fields */</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_SHIFT           0u</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL_WIDTH           8u</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="preprocessor">#define ENET_RAFL_RX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RAFL_RX_ALMOST_FULL_SHIFT))&amp;ENET_RAFL_RX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">/* TSEM Bit Fields */</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_MASK          0xFFu</span></div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT         0u</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY_WIDTH         8u</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define ENET_TSEM_TX_SECTION_EMPTY(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TSEM_TX_SECTION_EMPTY_SHIFT))&amp;ENET_TSEM_TX_SECTION_EMPTY_MASK)</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">/* TAEM Bit Fields */</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_MASK           0xFFu</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT          0u</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY_WIDTH          8u</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define ENET_TAEM_TX_ALMOST_EMPTY(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAEM_TX_ALMOST_EMPTY_SHIFT))&amp;ENET_TAEM_TX_ALMOST_EMPTY_MASK)</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="comment">/* TAFL Bit Fields */</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_MASK            0xFFu</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_SHIFT           0u</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL_WIDTH           8u</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">#define ENET_TAFL_TX_ALMOST_FULL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TAFL_TX_ALMOST_FULL_SHIFT))&amp;ENET_TAFL_TX_ALMOST_FULL_MASK)</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">/* TIPG Bit Fields */</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_MASK                       0x1Fu</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_SHIFT                      0u</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG_WIDTH                      5u</span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="preprocessor">#define ENET_TIPG_IPG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TIPG_IPG_SHIFT))&amp;ENET_TIPG_IPG_MASK)</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">/* FTRL Bit Fields */</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_MASK                  0x3FFFu</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_SHIFT                 0u</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL_WIDTH                 14u</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define ENET_FTRL_TRUNC_FL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_FTRL_TRUNC_FL_SHIFT))&amp;ENET_FTRL_TRUNC_FL_MASK)</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">/* TACC Bit Fields */</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_MASK                   0x1u</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_SHIFT                  0u</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16_WIDTH                  1u</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define ENET_TACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_SHIFT16_SHIFT))&amp;ENET_TACC_SHIFT16_MASK)</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_MASK                     0x8u</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_SHIFT                    3u</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK_WIDTH                    1u</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define ENET_TACC_IPCHK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_IPCHK_SHIFT))&amp;ENET_TACC_IPCHK_MASK)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_MASK                    0x10u</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_SHIFT                   4u</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK_WIDTH                   1u</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define ENET_TACC_PROCHK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TACC_PROCHK_SHIFT))&amp;ENET_TACC_PROCHK_MASK)</span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">/* RACC Bit Fields */</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_MASK                    0x1u</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_SHIFT                   0u</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM_WIDTH                   1u</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define ENET_RACC_PADREM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_PADREM_SHIFT))&amp;ENET_RACC_PADREM_MASK)</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_MASK                     0x2u</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_SHIFT                    1u</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS_WIDTH                    1u</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define ENET_RACC_IPDIS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_IPDIS_SHIFT))&amp;ENET_RACC_IPDIS_MASK)</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_MASK                    0x4u</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_SHIFT                   2u</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS_WIDTH                   1u</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define ENET_RACC_PRODIS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_PRODIS_SHIFT))&amp;ENET_RACC_PRODIS_MASK)</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_MASK                   0x40u</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_SHIFT                  6u</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS_WIDTH                  1u</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define ENET_RACC_LINEDIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_LINEDIS_SHIFT))&amp;ENET_RACC_LINEDIS_MASK)</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_MASK                   0x80u</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_SHIFT                  7u</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16_WIDTH                  1u</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define ENET_RACC_SHIFT16(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RACC_SHIFT16_SHIFT))&amp;ENET_RACC_SHIFT16_MASK)</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">/* RMON_T_PACKETS Bit Fields */</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_MASK          0xFFFFu</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT         0u</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS_WIDTH         16u</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define ENET_RMON_T_PACKETS_TXPKTS(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_PACKETS_TXPKTS_SHIFT))&amp;ENET_RMON_T_PACKETS_TXPKTS_MASK)</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/* RMON_T_BC_PKT Bit Fields */</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT          0u</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS_WIDTH          16u</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define ENET_RMON_T_BC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_BC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_BC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">/* RMON_T_MC_PKT Bit Fields */</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_MASK           0xFFFFu</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT          0u</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS_WIDTH          16u</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define ENET_RMON_T_MC_PKT_TXPKTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_MC_PKT_TXPKTS_SHIFT))&amp;ENET_RMON_T_MC_PKT_TXPKTS_MASK)</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="comment">/* RMON_T_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT       0u</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS_WIDTH       16u</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define ENET_RMON_T_CRC_ALIGN_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT))&amp;ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">/* RMON_T_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT       0u</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS_WIDTH       16u</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define ENET_RMON_T_UNDERSIZE_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">/* RMON_T_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT        0u</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS_WIDTH        16u</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OVERSIZE_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT))&amp;ENET_RMON_T_OVERSIZE_TXPKTS_MASK)</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">/* RMON_T_FRAG Bit Fields */</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_MASK             0xFFFFu</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_SHIFT            0u</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS_WIDTH            16u</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define ENET_RMON_T_FRAG_TXPKTS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_FRAG_TXPKTS_SHIFT))&amp;ENET_RMON_T_FRAG_TXPKTS_MASK)</span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment">/* RMON_T_JAB Bit Fields */</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_SHIFT             0u</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS_WIDTH             16u</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define ENET_RMON_T_JAB_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_JAB_TXPKTS_SHIFT))&amp;ENET_RMON_T_JAB_TXPKTS_MASK)</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/* RMON_T_COL Bit Fields */</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_SHIFT             0u</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS_WIDTH             16u</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define ENET_RMON_T_COL_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_COL_TXPKTS_SHIFT))&amp;ENET_RMON_T_COL_TXPKTS_MASK)</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="comment">/* RMON_T_P64 Bit Fields */</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_MASK              0xFFFFu</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_SHIFT             0u</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS_WIDTH             16u</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P64_TXPKTS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P64_TXPKTS_SHIFT))&amp;ENET_RMON_T_P64_TXPKTS_MASK)</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">/* RMON_T_P65TO127 Bit Fields */</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_MASK         0xFFFFu</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT        0u</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS_WIDTH        16u</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P65TO127_TXPKTS(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P65TO127_TXPKTS_SHIFT))&amp;ENET_RMON_T_P65TO127_TXPKTS_MASK)</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="comment">/* RMON_T_P128TO255 Bit Fields */</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT       0u</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS_WIDTH       16u</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P128TO255_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P128TO255_TXPKTS_SHIFT))&amp;ENET_RMON_T_P128TO255_TXPKTS_MASK)</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="comment">/* RMON_T_P256TO511 Bit Fields */</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT       0u</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS_WIDTH       16u</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P256TO511_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P256TO511_TXPKTS_SHIFT))&amp;ENET_RMON_T_P256TO511_TXPKTS_MASK)</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">/* RMON_T_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_MASK       0xFFFFu</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT      0u</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS_WIDTH      16u</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P512TO1023_TXPKTS(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P512TO1023_TXPKTS_SHIFT))&amp;ENET_RMON_T_P512TO1023_TXPKTS_MASK)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">/* RMON_T_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK      0xFFFFu</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT     0u</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS_WIDTH     16u</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P1024TO2047_TXPKTS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT))&amp;ENET_RMON_T_P1024TO2047_TXPKTS_MASK)</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">/* RMON_T_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK        0xFFFFu</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT       0u</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS_WIDTH       16u</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define ENET_RMON_T_P_GTE2048_TXPKTS(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT))&amp;ENET_RMON_T_P_GTE2048_TXPKTS_MASK)</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/* RMON_T_OCTETS Bit Fields */</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT          0u</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS_WIDTH          32u</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define ENET_RMON_T_OCTETS_TXOCTS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_T_OCTETS_TXOCTS_SHIFT))&amp;ENET_RMON_T_OCTETS_TXOCTS_MASK)</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">/* IEEE_T_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT         0u</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT_WIDTH         16u</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">/* IEEE_T_1COL Bit Fields */</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_SHIFT             0u</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT_WIDTH             16u</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_1COL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_1COL_COUNT_SHIFT))&amp;ENET_IEEE_T_1COL_COUNT_MASK)</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">/* IEEE_T_MCOL Bit Fields */</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_SHIFT             0u</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT_WIDTH             16u</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_MCOL_COUNT_MASK)</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="comment">/* IEEE_T_DEF Bit Fields */</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_SHIFT              0u</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT_WIDTH              16u</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_DEF_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_DEF_COUNT_SHIFT))&amp;ENET_IEEE_T_DEF_COUNT_MASK)</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">/* IEEE_T_LCOL Bit Fields */</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_SHIFT             0u</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT_WIDTH             16u</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_LCOL_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_LCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_LCOL_COUNT_MASK)</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* IEEE_T_EXCOL Bit Fields */</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_SHIFT            0u</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT_WIDTH            16u</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_EXCOL_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_EXCOL_COUNT_SHIFT))&amp;ENET_IEEE_T_EXCOL_COUNT_MASK)</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">/* IEEE_T_MACERR Bit Fields */</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_SHIFT           0u</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT_WIDTH           16u</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_T_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="comment">/* IEEE_T_CSERR Bit Fields */</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_SHIFT            0u</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT_WIDTH            16u</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_CSERR_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_CSERR_COUNT_SHIFT))&amp;ENET_IEEE_T_CSERR_COUNT_MASK)</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">/* IEEE_T_SQE Bit Fields */</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_SHIFT              0u</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT_WIDTH              16u</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_SQE_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_SQE_COUNT_SHIFT))&amp;ENET_IEEE_T_SQE_COUNT_MASK)</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* IEEE_T_FDXFC Bit Fields */</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_SHIFT            0u</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT_WIDTH            16u</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_T_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="comment">/* IEEE_T_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT_WIDTH        32u</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define ENET_IEEE_T_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_T_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">/* RMON_R_PACKETS Bit Fields */</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_MASK           0xFFFFu</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_SHIFT          0u</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT_WIDTH          16u</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define ENET_RMON_R_PACKETS_COUNT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_PACKETS_COUNT_SHIFT))&amp;ENET_RMON_R_PACKETS_COUNT_MASK)</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment">/* RMON_R_BC_PKT Bit Fields */</span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_SHIFT           0u</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT_WIDTH           16u</span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define ENET_RMON_R_BC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_BC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_BC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/* RMON_R_MC_PKT Bit Fields */</span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_SHIFT           0u</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT_WIDTH           16u</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define ENET_RMON_R_MC_PKT_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_MC_PKT_COUNT_SHIFT))&amp;ENET_RMON_R_MC_PKT_COUNT_MASK)</span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/* RMON_R_CRC_ALIGN Bit Fields */</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT_WIDTH        16u</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define ENET_RMON_R_CRC_ALIGN_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT))&amp;ENET_RMON_R_CRC_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/* RMON_R_UNDERSIZE Bit Fields */</span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT_WIDTH        16u</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define ENET_RMON_R_UNDERSIZE_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_UNDERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_UNDERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">/* RMON_R_OVERSIZE Bit Fields */</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT         0u</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT_WIDTH         16u</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OVERSIZE_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OVERSIZE_COUNT_SHIFT))&amp;ENET_RMON_R_OVERSIZE_COUNT_MASK)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">/* RMON_R_FRAG Bit Fields */</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_SHIFT             0u</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT_WIDTH             16u</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define ENET_RMON_R_FRAG_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_FRAG_COUNT_SHIFT))&amp;ENET_RMON_R_FRAG_COUNT_MASK)</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">/* RMON_R_JAB Bit Fields */</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_SHIFT              0u</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT_WIDTH              16u</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define ENET_RMON_R_JAB_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_JAB_COUNT_SHIFT))&amp;ENET_RMON_R_JAB_COUNT_MASK)</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">/* RMON_R_P64 Bit Fields */</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_SHIFT              0u</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT_WIDTH              16u</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P64_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P64_COUNT_SHIFT))&amp;ENET_RMON_R_P64_COUNT_MASK)</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">/* RMON_R_P65TO127 Bit Fields */</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_SHIFT         0u</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT_WIDTH         16u</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P65TO127_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P65TO127_COUNT_SHIFT))&amp;ENET_RMON_R_P65TO127_COUNT_MASK)</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">/* RMON_R_P128TO255 Bit Fields */</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT_WIDTH        16u</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P128TO255_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P128TO255_COUNT_SHIFT))&amp;ENET_RMON_R_P128TO255_COUNT_MASK)</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="comment">/* RMON_R_P256TO511 Bit Fields */</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT_WIDTH        16u</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P256TO511_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P256TO511_COUNT_SHIFT))&amp;ENET_RMON_R_P256TO511_COUNT_MASK)</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">/* RMON_R_P512TO1023 Bit Fields */</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_MASK        0xFFFFu</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_SHIFT       0u</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT_WIDTH       16u</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P512TO1023_COUNT(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P512TO1023_COUNT_SHIFT))&amp;ENET_RMON_R_P512TO1023_COUNT_MASK)</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/* RMON_R_P1024TO2047 Bit Fields */</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_MASK       0xFFFFu</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT      0u</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT_WIDTH      16u</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P1024TO2047_COUNT(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P1024TO2047_COUNT_SHIFT))&amp;ENET_RMON_R_P1024TO2047_COUNT_MASK)</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="comment">/* RMON_R_P_GTE2048 Bit Fields */</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_MASK         0xFFFFu</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT_WIDTH        16u</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define ENET_RMON_R_P_GTE2048_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_P_GTE2048_COUNT_SHIFT))&amp;ENET_RMON_R_P_GTE2048_COUNT_MASK)</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="comment">/* RMON_R_OCTETS Bit Fields */</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_SHIFT           0u</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT_WIDTH           32u</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define ENET_RMON_R_OCTETS_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_RMON_R_OCTETS_COUNT_SHIFT))&amp;ENET_RMON_R_OCTETS_COUNT_MASK)</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* IEEE_R_DROP Bit Fields */</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_MASK              0xFFFFu</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_SHIFT             0u</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT_WIDTH             16u</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_DROP_COUNT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_DROP_COUNT_SHIFT))&amp;ENET_IEEE_R_DROP_COUNT_MASK)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">/* IEEE_R_FRAME_OK Bit Fields */</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_MASK          0xFFFFu</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT         0u</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT_WIDTH         16u</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FRAME_OK_COUNT(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FRAME_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_FRAME_OK_COUNT_MASK)</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">/* IEEE_R_CRC Bit Fields */</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_MASK               0xFFFFu</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_SHIFT              0u</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT_WIDTH              16u</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_CRC_COUNT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_CRC_COUNT_SHIFT))&amp;ENET_IEEE_R_CRC_COUNT_MASK)</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">/* IEEE_R_ALIGN Bit Fields */</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_SHIFT            0u</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT_WIDTH            16u</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_ALIGN_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_ALIGN_COUNT_SHIFT))&amp;ENET_IEEE_R_ALIGN_COUNT_MASK)</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">/* IEEE_R_MACERR Bit Fields */</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_MASK            0xFFFFu</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_SHIFT           0u</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT_WIDTH           16u</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_MACERR_COUNT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_MACERR_COUNT_SHIFT))&amp;ENET_IEEE_R_MACERR_COUNT_MASK)</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">/* IEEE_R_FDXFC Bit Fields */</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_MASK             0xFFFFu</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_SHIFT            0u</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT_WIDTH            16u</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_FDXFC_COUNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_FDXFC_COUNT_SHIFT))&amp;ENET_IEEE_R_FDXFC_COUNT_MASK)</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">/* IEEE_R_OCTETS_OK Bit Fields */</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT        0u</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT_WIDTH        32u</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define ENET_IEEE_R_OCTETS_OK_COUNT(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT))&amp;ENET_IEEE_R_OCTETS_OK_COUNT_MASK)</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">/* ATCR Bit Fields */</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_MASK                        0x1u</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_SHIFT                       0u</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN_WIDTH                       1u</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define ENET_ATCR_EN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_EN_SHIFT))&amp;ENET_ATCR_EN_MASK)</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_MASK                     0x4u</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_SHIFT                    2u</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN_WIDTH                    1u</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_OFFEN_SHIFT))&amp;ENET_ATCR_OFFEN_MASK)</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_MASK                    0x8u</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_SHIFT                   3u</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST_WIDTH                   1u</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="preprocessor">#define ENET_ATCR_OFFRST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_OFFRST_SHIFT))&amp;ENET_ATCR_OFFRST_MASK)</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_MASK                     0x10u</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_SHIFT                    4u</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN_WIDTH                    1u</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">#define ENET_ATCR_PEREN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_PEREN_SHIFT))&amp;ENET_ATCR_PEREN_MASK)</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_MASK                    0x80u</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_SHIFT                   7u</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER_WIDTH                   1u</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define ENET_ATCR_PINPER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_PINPER_SHIFT))&amp;ENET_ATCR_PINPER_MASK)</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_MASK                   0x200u</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_SHIFT                  9u</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART_WIDTH                  1u</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define ENET_ATCR_RESTART(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_RESTART_SHIFT))&amp;ENET_ATCR_RESTART_MASK)</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_MASK                   0x800u</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_SHIFT                  11u</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE_WIDTH                  1u</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define ENET_ATCR_CAPTURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_CAPTURE_SHIFT))&amp;ENET_ATCR_CAPTURE_MASK)</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_MASK                     0x2000u</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_SHIFT                    13u</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE_WIDTH                    1u</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define ENET_ATCR_SLAVE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCR_SLAVE_SHIFT))&amp;ENET_ATCR_SLAVE_MASK)</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">/* ATVR Bit Fields */</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_SHIFT                    0u</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME_WIDTH                    32u</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define ENET_ATVR_ATIME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATVR_ATIME_SHIFT))&amp;ENET_ATVR_ATIME_MASK)</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">/* ATOFF Bit Fields */</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_SHIFT                  0u</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET_WIDTH                  32u</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define ENET_ATOFF_OFFSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATOFF_OFFSET_SHIFT))&amp;ENET_ATOFF_OFFSET_MASK)</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">/* ATPER Bit Fields */</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_SHIFT                  0u</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD_WIDTH                  32u</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define ENET_ATPER_PERIOD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATPER_PERIOD_SHIFT))&amp;ENET_ATPER_PERIOD_MASK)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">/* ATCOR Bit Fields */</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_MASK                      0x7FFFFFFFu</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_SHIFT                     0u</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR_WIDTH                     31u</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define ENET_ATCOR_COR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATCOR_COR_SHIFT))&amp;ENET_ATCOR_COR_MASK)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/* ATINC Bit Fields */</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_MASK                      0x7Fu</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_SHIFT                     0u</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_WIDTH                     7u</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_SHIFT))&amp;ENET_ATINC_INC_MASK)</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_MASK                 0x7F00u</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_SHIFT                8u</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR_WIDTH                7u</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define ENET_ATINC_INC_CORR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATINC_INC_CORR_SHIFT))&amp;ENET_ATINC_INC_CORR_MASK)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="comment">/* ATSTMP Bit Fields */</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_SHIFT              0u</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP_WIDTH              32u</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define ENET_ATSTMP_TIMESTAMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_ATSTMP_TIMESTAMP_SHIFT))&amp;ENET_ATSTMP_TIMESTAMP_MASK)</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">/* TGSR Bit Fields */</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_MASK                       0x1u</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_SHIFT                      0u</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0_WIDTH                      1u</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF0_SHIFT))&amp;ENET_TGSR_TF0_MASK)</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_MASK                       0x2u</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_SHIFT                      1u</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1_WIDTH                      1u</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF1_SHIFT))&amp;ENET_TGSR_TF1_MASK)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_MASK                       0x4u</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_SHIFT                      2u</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2_WIDTH                      1u</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF2_SHIFT))&amp;ENET_TGSR_TF2_MASK)</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_MASK                       0x8u</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_SHIFT                      3u</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3_WIDTH                      1u</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define ENET_TGSR_TF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TGSR_TF3_SHIFT))&amp;ENET_TGSR_TF3_MASK)</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_MASK                      0x1u</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_SHIFT                     0u</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE_WIDTH                     1u</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define ENET_TCSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TDRE_SHIFT))&amp;ENET_TCSR_TDRE_MASK)</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_MASK                     0x3Cu</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_SHIFT                    2u</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE_WIDTH                    4u</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define ENET_TCSR_TMODE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TMODE_SHIFT))&amp;ENET_TCSR_TMODE_MASK)</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_SHIFT                      6u</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE_WIDTH                      1u</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define ENET_TCSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TIE_SHIFT))&amp;ENET_TCSR_TIE_MASK)</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_MASK                        0x80u</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_SHIFT                       7u</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF_WIDTH                       1u</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">#define ENET_TCSR_TF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCSR_TF_SHIFT))&amp;ENET_TCSR_TF_MASK)</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_SHIFT                      0u</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC_WIDTH                      32u</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define ENET_TCCR_TCC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ENET_TCCR_TCC_SHIFT))&amp;ENET_TCCR_TCC_MASK)</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160; <span class="comment">/* end of group ENET_Register_Masks */</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;</div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160; <span class="comment">/* end of group ENET_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;</div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;</div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="comment">   -- ERM Peripheral Access Layer</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;</div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a"> 4253</a></span>&#160;<span class="preprocessor">#define ERM_EARn_COUNT                           2u</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html"> 4256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a503a5e3c5617d43bfc0076570524c66b"> 4257</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a503a5e3c5617d43bfc0076570524c66b">CR0</a>;                               </div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#a4a86ce79381aec09528bbbb73cead474"> 4259</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_r_m___type.html#a4a86ce79381aec09528bbbb73cead474">SR0</a>;                               </div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;       uint8_t RESERVED_1[236];</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="struct_e_r_m___type.html#ae5ac6e4b20b7d79417ca5251d99e2884"> 4262</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_e_r_m___type.html#ae5ac6e4b20b7d79417ca5251d99e2884">EAR</a>;                               </div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;         uint8_t RESERVED_0[12];</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;  } EARn[<a class="code" href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a>];</div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;} <a class="code" href="struct_e_r_m___type.html">ERM_Type</a>, *<a class="code" href="struct_e_r_m___type.html">ERM_MemMapPtr</a>;</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gacf952fe88f8edea8a1dfed0e7ed3bec2"> 4268</a></span>&#160;<span class="preprocessor">#define ERM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">/* ERM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gabd54b314b168bb0aa50aec1c8d2aa126"> 4273</a></span>&#160;<span class="preprocessor">#define ERM_BASE                                 (0x40018000u)</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga90d6a9e55fc1e6153acaa258590b4836"> 4275</a></span>&#160;<span class="preprocessor">#define ERM                                      ((ERM_Type *)ERM_BASE)</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;</div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga0e0c5c56b8794fe0c7dc7e25e3c9a598"> 4277</a></span>&#160;<span class="preprocessor">#define ERM_BASE_ADDRS                           { ERM_BASE }</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga23f29b0d5948d6bec97775b4e381c923"> 4279</a></span>&#160;<span class="preprocessor">#define ERM_BASE_PTRS                            { ERM }</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga45edb4f1d3692e6048480e8df3c8a4b1"> 4281</a></span>&#160;<span class="preprocessor">#define ERM_IRQS_ARR_COUNT                       (2u)</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;</div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga476cd540d2cb8fce29898c1507ba770b"> 4283</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS_CH_COUNT                 (1u)</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;</div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#gae443e4c5239886847d6507998fae5151"> 4285</a></span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS_CH_COUNT                 (1u)</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___e_r_m___peripheral___access___layer.html#ga44aa89484b6de82a893b4624641ee965"> 4287</a></span>&#160;<span class="preprocessor">#define ERM_SINGLE_IRQS                          { ERM_single_fault_IRQn }</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define ERM_DOUBLE_IRQS                          { ERM_double_fault_IRQn }</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">   -- ERM Register Masks</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;</div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_MASK                      0x4000000u</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_SHIFT                     26u</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1_WIDTH                     1u</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE1_SHIFT))&amp;ERM_CR0_ENCIE1_MASK)</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_MASK                      0x8000000u</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_SHIFT                     27u</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1_WIDTH                     1u</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE1_SHIFT))&amp;ERM_CR0_ESCIE1_MASK)</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_MASK                      0x40000000u</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_SHIFT                     30u</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0_WIDTH                     1u</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define ERM_CR0_ENCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ENCIE0_SHIFT))&amp;ERM_CR0_ENCIE0_MASK)</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_MASK                      0x80000000u</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_SHIFT                     31u</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0_WIDTH                     1u</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define ERM_CR0_ESCIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_CR0_ESCIE0_SHIFT))&amp;ERM_CR0_ESCIE0_MASK)</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">/* SR0 Bit Fields */</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_MASK                        0x4000000u</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_SHIFT                       26u</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1_WIDTH                       1u</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE1_SHIFT))&amp;ERM_SR0_NCE1_MASK)</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_MASK                        0x8000000u</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_SHIFT                       27u</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1_WIDTH                       1u</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC1_SHIFT))&amp;ERM_SR0_SBC1_MASK)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_MASK                        0x40000000u</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_SHIFT                       30u</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0_WIDTH                       1u</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define ERM_SR0_NCE0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_NCE0_SHIFT))&amp;ERM_SR0_NCE0_MASK)</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_MASK                        0x80000000u</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_SHIFT                       31u</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0_WIDTH                       1u</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define ERM_SR0_SBC0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_SR0_SBC0_SHIFT))&amp;ERM_SR0_SBC0_MASK)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/* EARn_EAR Bit Fields */</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_EAR_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_EAR_SHIFT                   0u</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_EAR_WIDTH                   32u</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define ERM_EARn_EAR_EAR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ERM_EARn_EAR_EAR_SHIFT))&amp;ERM_EARn_EAR_EAR_MASK)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160; <span class="comment">/* end of group ERM_Register_Masks */</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160; <span class="comment">/* end of group ERM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">   -- EWM Peripheral Access Layer</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html"> 4362</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a4207c9db962c0d747621db68ed31dfda"> 4363</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#a4207c9db962c0d747621db68ed31dfda">CTRL</a>;                               </div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#a598379d24fd2289d980540050f6f4813"> 4364</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t <a class="code" href="struct_e_w_m___type.html#a598379d24fd2289d980540050f6f4813">SERV</a>;                               </div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#ae031f5f932e0c9913e9a76e3f0f11e09"> 4365</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#ae031f5f932e0c9913e9a76e3f0f11e09">CMPL</a>;                               </div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#aa9e4bb2f78596626368074cfdd919ec3"> 4366</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#aa9e4bb2f78596626368074cfdd919ec3">CMPH</a>;                               </div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="struct_e_w_m___type.html#ab889d2d5b9ae40de5bd3cf4517363447"> 4368</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_e_w_m___type.html#ab889d2d5b9ae40de5bd3cf4517363447">CLKPRESCALER</a>;                       </div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;} <a class="code" href="struct_e_w_m___type.html">EWM_Type</a>, *<a class="code" href="struct_e_w_m___type.html">EWM_MemMapPtr</a>;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;</div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga0b68a8c7f0d16cab09ac34f41a1116f7"> 4372</a></span>&#160;<span class="preprocessor">#define EWM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8609fc69000c45828e80571006c9c5c2"> 4377</a></span>&#160;<span class="preprocessor">#define EWM_BASE                                 (0x40061000u)</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;</div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga4c690a7633d3de9e8469adc23f784085"> 4379</a></span>&#160;<span class="preprocessor">#define EWM                                      ((EWM_Type *)EWM_BASE)</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga1c3d806fd3948bbda5da2601cda208b4"> 4381</a></span>&#160;<span class="preprocessor">#define EWM_BASE_ADDRS                           { EWM_BASE }</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;</div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#ga8b79ee9e363583bee6122ee3da7952b2"> 4383</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTRS                            { EWM }</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;</div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gaefa6c6ab70cfed03b82b6ac4f65dd999"> 4385</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gafb289d2e15ac159c8b51c73244a0034c"> 4387</a></span>&#160;<span class="preprocessor">#define EWM_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;</div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral___access___layer.html#gac4f8bfcf7bfc6874ed0b321c67dd3111"> 4389</a></span>&#160;<span class="preprocessor">#define EWM_IRQS                                 { WDOG_EWM_IRQn }</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0u</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_WIDTH                     1u</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_EWMEN_SHIFT))&amp;EWM_CTRL_EWMEN_MASK)</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1u</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_WIDTH                     1u</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_ASSIN_SHIFT))&amp;EWM_CTRL_ASSIN_MASK)</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2u</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_WIDTH                      1u</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INEN_SHIFT))&amp;EWM_CTRL_INEN_MASK)</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_MASK                      0x8u</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_SHIFT                     3u</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN_WIDTH                     1u</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define EWM_CTRL_INTEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CTRL_INTEN_SHIFT))&amp;EWM_CTRL_INTEN_MASK)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0u</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_WIDTH                   8u</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0u</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_WIDTH                  8u</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0u</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_WIDTH                  8u</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="comment">/* CLKPRESCALER Bit Fields */</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_MASK            0xFFu</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_SHIFT           0u</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV_WIDTH           8u</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define EWM_CLKPRESCALER_CLK_DIV(x)              (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CLKPRESCALER_CLK_DIV_SHIFT))&amp;EWM_CLKPRESCALER_CLK_DIV_MASK)</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160; <span class="comment">/* end of group EWM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">   -- FLEXIO Peripheral Access Layer</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652"> 4459</a></span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_COUNT                    4u</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_COUNT                    4u</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_COUNT                    4u</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_COUNT                 4u</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_COUNT                 4u</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_COUNT                 4u</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_COUNT                      4u</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_COUNT                      4u</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_COUNT                      4u</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html"> 4470</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a7983b427661173711c2c97a16d107d49"> 4471</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a7983b427661173711c2c97a16d107d49">VERID</a>;                             </div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a87ba822a80185621e85751247c8464fb"> 4472</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a87ba822a80185621e85751247c8464fb">PARAM</a>;                             </div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a2d14147693bfaa4e97b3299e491c34f7"> 4473</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a2d14147693bfaa4e97b3299e491c34f7">CTRL</a>;                              </div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a5cb7d0b9bbbd1e697e25fac9148cfc89"> 4474</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a5cb7d0b9bbbd1e697e25fac9148cfc89">PIN</a>;                               </div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a4ad82ea7476c9c2f7236de974ebcb958"> 4475</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a4ad82ea7476c9c2f7236de974ebcb958">SHIFTSTAT</a>;                         </div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a6cfcd92a71b5556da2c1d16db5122a5f"> 4476</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a6cfcd92a71b5556da2c1d16db5122a5f">SHIFTERR</a>;                          </div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a6793e99daae10ebc826f6ca6bb54213c"> 4477</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a6793e99daae10ebc826f6ca6bb54213c">TIMSTAT</a>;                           </div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1af8f67f1e571cbb7eab2e31ab260f7d"> 4479</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a1af8f67f1e571cbb7eab2e31ab260f7d">SHIFTSIEN</a>;                         </div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#ab455226ca6282e28dc01118c079ed016"> 4480</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#ab455226ca6282e28dc01118c079ed016">SHIFTEIEN</a>;                         </div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a935cbf6363dd5518e4cb6587975740f0"> 4481</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a935cbf6363dd5518e4cb6587975740f0">TIMIEN</a>;                            </div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a37f3f5ae7e4241f533a44cd699a6625a"> 4483</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_e_x_i_o___type.html#a37f3f5ae7e4241f533a44cd699a6625a">SHIFTSDEN</a>;                         </div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;       uint8_t RESERVED_2[76];</div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a9e43e1a48c35231911ff75efb3dc66f8"> 4485</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCTL[<a class="code" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a>];   </div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;       uint8_t RESERVED_3[112];</div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1ff076b7a910915ff39d7f18872df0f1"> 4487</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTCFG[FLEXIO_SHIFTCFG_COUNT];   </div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;       uint8_t RESERVED_4[240];</div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#aed5c300cc29ede03abada7c94bf4c405"> 4489</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUF[FLEXIO_SHIFTBUF_COUNT];   </div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;       uint8_t RESERVED_5[112];</div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a311e804f948f0304f6a2950d35e074c3"> 4491</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBIS[FLEXIO_SHIFTBUFBIS_COUNT]; </div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;       uint8_t RESERVED_6[112];</div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a1a204464ae56cdc8ed7dadce38d7d16e"> 4493</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBYS[FLEXIO_SHIFTBUFBYS_COUNT]; </div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;       uint8_t RESERVED_7[112];</div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a121c0480a90b2d3d7e04335a8590b106"> 4495</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTBUFBBS[FLEXIO_SHIFTBUFBBS_COUNT]; </div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;       uint8_t RESERVED_8[112];</div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a3b3dca360650ecf33032021b82cb68a8"> 4497</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCTL[FLEXIO_TIMCTL_COUNT];       </div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;       uint8_t RESERVED_9[112];</div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a152addc3089cf16fbd3c9f07a4e81c34"> 4499</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCFG[FLEXIO_TIMCFG_COUNT];       </div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;       uint8_t RESERVED_10[112];</div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="struct_f_l_e_x_i_o___type.html#a327c8c12ecd72c6f22f98f776145caf5"> 4501</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMCMP[FLEXIO_TIMCMP_COUNT];       </div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;} <a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a>, *<a class="code" href="struct_f_l_e_x_i_o___type.html">FLEXIO_MemMapPtr</a>;</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga265d64ca523dd3f14395054280c90100"> 4505</a></span>&#160;<span class="preprocessor">#define FLEXIO_INSTANCE_COUNT                    (1u)</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment">/* FLEXIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga657c5c2bede2b43ecfb4bf396fa0ddcc"> 4510</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE                              (0x4005A000u)</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;</div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga42b29f5cbbe7ec3b88557b2da6b47c44"> 4512</a></span>&#160;<span class="preprocessor">#define FLEXIO                                   ((FLEXIO_Type *)FLEXIO_BASE)</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga094d4c6da7bfc87ccf5ce63b4fa7e9ab"> 4514</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_ADDRS                        { FLEXIO_BASE }</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga8dc3fff3fb50fd2fd9d2e879ead9c59d"> 4516</a></span>&#160;<span class="preprocessor">#define FLEXIO_BASE_PTRS                         { FLEXIO }</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;</div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga7726682b9017d2ddf035f8ca1776cc63"> 4518</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_ARR_COUNT                    (1u)</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#ga106d62ccd2750f14df1a24f6dca59101"> 4520</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS_CH_COUNT                     (1u)</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___f_l_e_x_i_o___peripheral___access___layer.html#gad1413d220005bcc97717e98dd6dbb518"> 4522</a></span>&#160;<span class="preprocessor">#define FLEXIO_IRQS                              { FLEXIO_IRQn }</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">   -- FLEXIO Register Masks</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_MASK                0xFFFFu</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_SHIFT               0u</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE_WIDTH               16u</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_FEATURE_SHIFT))&amp;FLEXIO_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_MASK                  0xFF0000u</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_SHIFT                 16u</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR_WIDTH                 8u</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MINOR_SHIFT))&amp;FLEXIO_VERID_MINOR_MASK)</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_MASK                  0xFF000000u</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_SHIFT                 24u</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR_WIDTH                 8u</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define FLEXIO_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_VERID_MAJOR_SHIFT))&amp;FLEXIO_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_MASK                0xFFu</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_SHIFT               0u</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER_WIDTH               8u</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_SHIFTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_SHIFTER_SHIFT))&amp;FLEXIO_PARAM_SHIFTER_MASK)</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_MASK                  0xFF00u</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_SHIFT                 8u</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER_WIDTH                 8u</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TIMER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TIMER_SHIFT))&amp;FLEXIO_PARAM_TIMER_MASK)</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_MASK                    0xFF0000u</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_SHIFT                   16u</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN_WIDTH                   8u</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_PIN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_PIN_SHIFT))&amp;FLEXIO_PARAM_PIN_MASK)</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_MASK                0xFF000000u</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_SHIFT               24u</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER_WIDTH               8u</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define FLEXIO_PARAM_TRIGGER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PARAM_TRIGGER_SHIFT))&amp;FLEXIO_PARAM_TRIGGER_MASK)</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_MASK                  0x1u</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_SHIFT                 0u</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN_WIDTH                 1u</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FLEXEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FLEXEN_SHIFT))&amp;FLEXIO_CTRL_FLEXEN_MASK)</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_MASK                   0x2u</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_SHIFT                  1u</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST_WIDTH                  1u</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_SWRST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_SWRST_SHIFT))&amp;FLEXIO_CTRL_SWRST_MASK)</span></div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_MASK                 0x4u</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_SHIFT                2u</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC_WIDTH                1u</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_FASTACC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_FASTACC_SHIFT))&amp;FLEXIO_CTRL_FASTACC_MASK)</span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_MASK                    0x40000000u</span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_SHIFT                   30u</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE_WIDTH                   1u</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DBGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DBGE_SHIFT))&amp;FLEXIO_CTRL_DBGE_MASK)</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_MASK                   0x80000000u</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_SHIFT                  31u</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN_WIDTH                  1u</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define FLEXIO_CTRL_DOZEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_CTRL_DOZEN_SHIFT))&amp;FLEXIO_CTRL_DOZEN_MASK)</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">/* PIN Bit Fields */</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_MASK                      0xFFu</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_SHIFT                     0u</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI_WIDTH                     8u</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#define FLEXIO_PIN_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_PIN_PDI_SHIFT))&amp;FLEXIO_PIN_PDI_MASK)</span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">/* SHIFTSTAT Bit Fields */</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_MASK                0xFu</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_SHIFT               0u</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF_WIDTH               4u</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSTAT_SSF(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSTAT_SSF_SHIFT))&amp;FLEXIO_SHIFTSTAT_SSF_MASK)</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">/* SHIFTERR Bit Fields */</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_MASK                 0xFu</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_SHIFT                0u</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF_WIDTH                4u</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTERR_SEF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTERR_SEF_SHIFT))&amp;FLEXIO_SHIFTERR_SEF_MASK)</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/* TIMSTAT Bit Fields */</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_MASK                  0xFu</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_SHIFT                 0u</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF_WIDTH                 4u</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define FLEXIO_TIMSTAT_TSF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMSTAT_TSF_SHIFT))&amp;FLEXIO_TIMSTAT_TSF_MASK)</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">/* SHIFTSIEN Bit Fields */</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_MASK               0xFu</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_SHIFT              0u</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE_WIDTH              4u</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSIEN_SSIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSIEN_SSIE_SHIFT))&amp;FLEXIO_SHIFTSIEN_SSIE_MASK)</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">/* SHIFTEIEN Bit Fields */</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_MASK               0xFu</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_SHIFT              0u</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE_WIDTH              4u</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTEIEN_SEIE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTEIEN_SEIE_SHIFT))&amp;FLEXIO_SHIFTEIEN_SEIE_MASK)</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">/* TIMIEN Bit Fields */</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_MASK                  0xFu</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_SHIFT                 0u</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE_WIDTH                 4u</span></div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define FLEXIO_TIMIEN_TEIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMIEN_TEIE_SHIFT))&amp;FLEXIO_TIMIEN_TEIE_MASK)</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* SHIFTSDEN Bit Fields */</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_MASK               0xFu</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_SHIFT              0u</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE_WIDTH              4u</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTSDEN_SSDE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTSDEN_SSDE_SHIFT))&amp;FLEXIO_SHIFTSDEN_SSDE_MASK)</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">/* SHIFTCTL Bit Fields */</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_MASK                0x7u</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_SHIFT               0u</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD_WIDTH               3u</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_SMOD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_SMOD_SHIFT))&amp;FLEXIO_SHIFTCTL_SMOD_MASK)</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_MASK              0x80u</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_SHIFT             7u</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL_WIDTH             1u</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINPOL_MASK)</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_MASK              0x700u</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_SHIFT             8u</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL_WIDTH             3u</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_PINSEL_MASK)</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_MASK              0x30000u</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_SHIFT             16u</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG_WIDTH             2u</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_PINCFG(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_PINCFG_SHIFT))&amp;FLEXIO_SHIFTCTL_PINCFG_MASK)</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_MASK              0x800000u</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_SHIFT             23u</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL_WIDTH             1u</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMPOL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMPOL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMPOL_MASK)</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_MASK              0x3000000u</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_SHIFT             24u</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL_WIDTH             2u</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCTL_TIMSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCTL_TIMSEL_SHIFT))&amp;FLEXIO_SHIFTCTL_TIMSEL_MASK)</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">/* SHIFTCFG Bit Fields */</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_MASK              0x3u</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_SHIFT             0u</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART_WIDTH             2u</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTART(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTART_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTART_MASK)</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_MASK               0x30u</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_SHIFT              4u</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP_WIDTH              2u</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_SSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_SSTOP_SHIFT))&amp;FLEXIO_SHIFTCFG_SSTOP_MASK)</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_MASK               0x100u</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_SHIFT              8u</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC_WIDTH              1u</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTCFG_INSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTCFG_INSRC_SHIFT))&amp;FLEXIO_SHIFTCFG_INSRC_MASK)</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">/* SHIFTBUF Bit Fields */</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT           0u</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF_WIDTH           32u</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUF_SHIFTBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT))&amp;FLEXIO_SHIFTBUF_SHIFTBUF_MASK)</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">/* SHIFTBUFBIS Bit Fields */</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT     0u</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_WIDTH     32u</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT))&amp;FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">/* SHIFTBUFBYS Bit Fields */</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT     0u</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_WIDTH     32u</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT))&amp;FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">/* SHIFTBUFBBS Bit Fields */</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT     0u</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_WIDTH     32u</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT))&amp;FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/* TIMCTL Bit Fields */</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_MASK                 0x3u</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_SHIFT                0u</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD_WIDTH                2u</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TIMOD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TIMOD_SHIFT))&amp;FLEXIO_TIMCTL_TIMOD_MASK)</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_MASK                0x80u</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_SHIFT               7u</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL_WIDTH               1u</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINPOL_SHIFT))&amp;FLEXIO_TIMCTL_PINPOL_MASK)</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_MASK                0x700u</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_SHIFT               8u</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL_WIDTH               3u</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINSEL_SHIFT))&amp;FLEXIO_TIMCTL_PINSEL_MASK)</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_MASK                0x30000u</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_SHIFT               16u</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG_WIDTH               2u</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_PINCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_PINCFG_SHIFT))&amp;FLEXIO_TIMCTL_PINCFG_MASK)</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_MASK                0x400000u</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_SHIFT               22u</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC_WIDTH               1u</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSRC_SHIFT))&amp;FLEXIO_TIMCTL_TRGSRC_MASK)</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_MASK                0x800000u</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_SHIFT               23u</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL_WIDTH               1u</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGPOL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGPOL_SHIFT))&amp;FLEXIO_TIMCTL_TRGPOL_MASK)</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_MASK                0xF000000u</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_SHIFT               24u</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL_WIDTH               4u</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCTL_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCTL_TRGSEL_SHIFT))&amp;FLEXIO_TIMCTL_TRGSEL_MASK)</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/* TIMCFG Bit Fields */</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_MASK                0x2u</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_SHIFT               1u</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART_WIDTH               1u</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTART(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTART_SHIFT))&amp;FLEXIO_TIMCFG_TSTART_MASK)</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_MASK                 0x30u</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_SHIFT                4u</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP_WIDTH                2u</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TSTOP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TSTOP_SHIFT))&amp;FLEXIO_TIMCFG_TSTOP_MASK)</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_MASK                0x700u</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_SHIFT               8u</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA_WIDTH               3u</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMENA_SHIFT))&amp;FLEXIO_TIMCFG_TIMENA_MASK)</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_MASK                0x7000u</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_SHIFT               12u</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS_WIDTH               3u</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDIS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDIS_SHIFT))&amp;FLEXIO_TIMCFG_TIMDIS_MASK)</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_MASK                0x70000u</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_SHIFT               16u</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST_WIDTH               3u</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMRST(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMRST_SHIFT))&amp;FLEXIO_TIMCFG_TIMRST_MASK)</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_MASK                0x300000u</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_SHIFT               20u</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC_WIDTH               2u</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMDEC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMDEC_SHIFT))&amp;FLEXIO_TIMCFG_TIMDEC_MASK)</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_MASK                0x3000000u</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_SHIFT               24u</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT_WIDTH               2u</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCFG_TIMOUT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCFG_TIMOUT_SHIFT))&amp;FLEXIO_TIMCFG_TIMOUT_MASK)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">/* TIMCMP Bit Fields */</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_MASK                   0xFFFFu</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_SHIFT                  0u</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP_WIDTH                  16u</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define FLEXIO_TIMCMP_CMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FLEXIO_TIMCMP_CMP_SHIFT))&amp;FLEXIO_TIMCMP_CMP_MASK)</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160; <span class="comment">/* end of group FLEXIO_Register_Masks */</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160; <span class="comment">/* end of group FLEXIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;</div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="comment">   -- FTFC Peripheral Access Layer</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382"> 4767</a></span>&#160;<span class="preprocessor">#define FTFC_FCCOB_COUNT                         12u</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define FTFC_FPROT_COUNT                         4u</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html"> 4771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a863b95c14c9759df995bfbc3a07f1b5a"> 4772</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a863b95c14c9759df995bfbc3a07f1b5a">FSTAT</a>;                              </div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a8de979ccf746154886f47d884332aa55"> 4773</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a8de979ccf746154886f47d884332aa55">FCNFG</a>;                              </div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a58ec9ed7a7036f0069dc959f8c3f4b76"> 4774</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a58ec9ed7a7036f0069dc959f8c3f4b76">FSEC</a>;                               </div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#af9d330792b87ac144653b31537443a5d"> 4775</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#af9d330792b87ac144653b31537443a5d">FOPT</a>;                               </div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#aff8810c90b0833e1f63966ed101b2842"> 4776</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FCCOB[<a class="code" href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a>];            </div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ae9add9c111a902dbc4e80e674d729ea9"> 4777</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t FPROT[FTFC_FPROT_COUNT];            </div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a7d767afa9c11c3edc4bc488d6c580c49"> 4779</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a7d767afa9c11c3edc4bc488d6c580c49">FEPROT</a>;                             </div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a3c586eed8fa6d40415211741349b2bff"> 4780</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a3c586eed8fa6d40415211741349b2bff">FDPROT</a>;                             </div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;       uint8_t RESERVED_1[20];</div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a9db35bedec64fa1ccc9cbfd67cc0d2dc"> 4782</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_c___type.html#a9db35bedec64fa1ccc9cbfd67cc0d2dc">FCSESTAT</a>;                           </div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;       uint8_t RESERVED_2[1];</div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#a1331e723340e7a2c970af5d8d967bf19"> 4784</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#a1331e723340e7a2c970af5d8d967bf19">FERSTAT</a>;                            </div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="struct_f_t_f_c___type.html#ad5c332924c67efeef040fc25bf4ea26a"> 4785</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_c___type.html#ad5c332924c67efeef040fc25bf4ea26a">FERCNFG</a>;                            </div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;} <a class="code" href="struct_f_t_f_c___type.html">FTFC_Type</a>, *<a class="code" href="struct_f_t_f_c___type.html">FTFC_MemMapPtr</a>;</div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c98af3339be464f60858cfb726ee37e"> 4789</a></span>&#160;<span class="preprocessor">#define FTFC_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="comment">/* FTFC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga573fcc63db056e23fc11be9bf28623e8"> 4794</a></span>&#160;<span class="preprocessor">#define FTFC_BASE                                (0x40020000u)</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;</div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gae5940c6a203fe360a848d3cbefdcaa3f"> 4796</a></span>&#160;<span class="preprocessor">#define FTFC                                     ((FTFC_Type *)FTFC_BASE)</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaf0fc1f6c9ed7a5d0b262060039cc1f44"> 4798</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_ADDRS                          { FTFC_BASE }</span></div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#gaa20a93ec4c0b6fca9a30b731a1c0800d"> 4800</a></span>&#160;<span class="preprocessor">#define FTFC_BASE_PTRS                           { FTFC }</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;</div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga96aa003f53f5781e4c4ffde4a2f5b07e"> 4802</a></span>&#160;<span class="preprocessor">#define FTFC_IRQS_ARR_COUNT                      (2u)</span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga0c858973836369430cbc9f99a8c16f21"> 4804</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS_CH_COUNT      (1u)</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga852df5bff9d2dd940735f8387afd0e51"> 4806</a></span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS_CH_COUNT        (1u)</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___f_t_f_c___peripheral___access___layer.html#ga5565d8093de1758d67d40c5134ec4413"> 4808</a></span>&#160;<span class="preprocessor">#define FTFC_COMMAND_COMPLETE_IRQS               { FTFC_IRQn }</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">#define FTFC_READ_COLLISION_IRQS                 { Read_Collision_IRQn }</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="comment">   -- FTFC Register Masks</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_SHIFT                 0u</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0_WIDTH                 1u</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_MGSTAT0_SHIFT))&amp;FTFC_FSTAT_MGSTAT0_MASK)</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_SHIFT                  4u</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL_WIDTH                  1u</span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_FPVIOL_SHIFT))&amp;FTFC_FSTAT_FPVIOL_MASK)</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_SHIFT                  5u</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR_WIDTH                  1u</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_ACCERR_SHIFT))&amp;FTFC_FSTAT_ACCERR_MASK)</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_SHIFT                6u</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR_WIDTH                1u</span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_RDCOLERR_SHIFT))&amp;FTFC_FSTAT_RDCOLERR_MASK)</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_SHIFT                    7u</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF_WIDTH                    1u</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define FTFC_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSTAT_CCIF_SHIFT))&amp;FTFC_FSTAT_CCIF_MASK)</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_SHIFT                  0u</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY_WIDTH                  1u</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_EEERDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_EEERDY_SHIFT))&amp;FTFC_FCNFG_EEERDY_MASK)</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_SHIFT                  1u</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY_WIDTH                  1u</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RAMRDY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RAMRDY_SHIFT))&amp;FTFC_FCNFG_RAMRDY_MASK)</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_SHIFT                 4u</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP_WIDTH                 1u</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSSUSP_SHIFT))&amp;FTFC_FCNFG_ERSSUSP_MASK)</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_SHIFT                 5u</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ_WIDTH                 1u</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_ERSAREQ_SHIFT))&amp;FTFC_FCNFG_ERSAREQ_MASK)</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_SHIFT                6u</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE_WIDTH                1u</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_RDCOLLIE_SHIFT))&amp;FTFC_FCNFG_RDCOLLIE_MASK)</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_SHIFT                    7u</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE_WIDTH                    1u</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define FTFC_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCNFG_CCIE_SHIFT))&amp;FTFC_FCNFG_CCIE_MASK)</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_SHIFT                      0u</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC_WIDTH                      2u</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define FTFC_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_SEC_SHIFT))&amp;FTFC_FSEC_SEC_MASK)</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_SHIFT                   2u</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC_WIDTH                   2u</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define FTFC_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_FSLACC_SHIFT))&amp;FTFC_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_SHIFT                     4u</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN_WIDTH                     2u</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define FTFC_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_MEEN_SHIFT))&amp;FTFC_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_SHIFT                    6u</span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN_WIDTH                    2u</span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define FTFC_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FSEC_KEYEN_SHIFT))&amp;FTFC_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_SHIFT                      0u</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT_WIDTH                      8u</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define FTFC_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FOPT_OPT_SHIFT))&amp;FTFC_FOPT_OPT_MASK)</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">/* FCCOB Bit Fields */</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_MASK                    0xFFu</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_SHIFT                   0u</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn_WIDTH                   8u</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define FTFC_FCCOB_CCOBn(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCCOB_CCOBn_SHIFT))&amp;FTFC_FCCOB_CCOBn_MASK)</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">/* FPROT Bit Fields */</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_MASK                     0xFFu</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_SHIFT                    0u</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT_WIDTH                    8u</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define FTFC_FPROT_PROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FPROT_PROT_SHIFT))&amp;FTFC_FPROT_PROT_MASK)</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_SHIFT                  0u</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT_WIDTH                  8u</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define FTFC_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FEPROT_EPROT_SHIFT))&amp;FTFC_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_SHIFT                  0u</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT_WIDTH                  8u</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define FTFC_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FDPROT_DPROT_SHIFT))&amp;FTFC_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment">/* FCSESTAT Bit Fields */</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_MASK                   0x1u</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_SHIFT                  0u</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY_WIDTH                  1u</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BSY(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BSY_SHIFT))&amp;FTFC_FCSESTAT_BSY_MASK)</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_MASK                    0x2u</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_SHIFT                   1u</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB_WIDTH                   1u</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_SB(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_SB_SHIFT))&amp;FTFC_FCSESTAT_SB_MASK)</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_MASK                   0x4u</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_SHIFT                  2u</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN_WIDTH                  1u</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BIN_SHIFT))&amp;FTFC_FCSESTAT_BIN_MASK)</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_MASK                   0x8u</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_SHIFT                  3u</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN_WIDTH                  1u</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BFN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BFN_SHIFT))&amp;FTFC_FCSESTAT_BFN_MASK)</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_MASK                   0x10u</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_SHIFT                  4u</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK_WIDTH                  1u</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_BOK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_BOK_SHIFT))&amp;FTFC_FCSESTAT_BOK_MASK)</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_MASK                   0x20u</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_SHIFT                  5u</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN_WIDTH                  1u</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_RIN(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_RIN_SHIFT))&amp;FTFC_FCSESTAT_RIN_MASK)</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_MASK                   0x40u</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_SHIFT                  6u</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB_WIDTH                  1u</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_EDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_EDB_SHIFT))&amp;FTFC_FCSESTAT_EDB_MASK)</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_MASK                   0x80u</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_SHIFT                  7u</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB_WIDTH                  1u</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define FTFC_FCSESTAT_IDB(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FCSESTAT_IDB_SHIFT))&amp;FTFC_FCSESTAT_IDB_MASK)</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="comment">/* FERSTAT Bit Fields */</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_MASK                  0x2u</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_SHIFT                 1u</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF_WIDTH                 1u</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">#define FTFC_FERSTAT_DFDIF(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERSTAT_DFDIF_SHIFT))&amp;FTFC_FERSTAT_DFDIF_MASK)</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment">/* FERCNFG Bit Fields */</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_MASK                  0x2u</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_SHIFT                 1u</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE_WIDTH                 1u</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_DFDIE(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_DFDIE_SHIFT))&amp;FTFC_FERCNFG_DFDIE_MASK)</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_MASK                   0x20u</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_SHIFT                  5u</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD_WIDTH                  1u</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define FTFC_FERCNFG_FDFD(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFC_FERCNFG_FDFD_SHIFT))&amp;FTFC_FERCNFG_FDFD_MASK)</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160; <span class="comment">/* end of group FTFC_Register_Masks */</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160; <span class="comment">/* end of group FTFC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;</div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;</div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment">   -- FTM Peripheral Access Layer</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;</div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c"> 4977</a></span>&#160;<span class="preprocessor">#define FTM_CONTROLS_COUNT                       8u</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_COUNT                      8u</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;</div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html"> 4981</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#abaa8dd696eb986d396fe7b957bac2565"> 4982</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#abaa8dd696eb986d396fe7b957bac2565">SC</a>;                                </div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a8db1f3ef88b92af94dd119ae87c61054"> 4983</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a8db1f3ef88b92af94dd119ae87c61054">CNT</a>;                               </div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a151f0fea8d874712d17ab8c1ed7cd7f1"> 4984</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a151f0fea8d874712d17ab8c1ed7cd7f1">MOD</a>;                               </div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a8301b41cf488ec521c5691d00f75c7e8"> 4986</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a8301b41cf488ec521c5691d00f75c7e8">CnSC</a>;                              </div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2535f1215ca854fda2dd7aaa7c2fb012"> 4987</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2535f1215ca854fda2dd7aaa7c2fb012">CnV</a>;                               </div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;  } CONTROLS[<a class="code" href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a>];</div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a46fecebac689e81580ab84f29a629905"> 4989</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a46fecebac689e81580ab84f29a629905">CNTIN</a>;                             </div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2f45fbed543c784b6921fc2724b866fd"> 4990</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2f45fbed543c784b6921fc2724b866fd">STATUS</a>;                            </div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2dc7c3137e68a67509c357791502292f"> 4991</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2dc7c3137e68a67509c357791502292f">MODE</a>;                              </div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a3874df889ac8655c4cbee674e4b1fd6f"> 4992</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a3874df889ac8655c4cbee674e4b1fd6f">SYNC</a>;                              </div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#adeab33824a17fbf34c891d0d9261bd6e"> 4993</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#adeab33824a17fbf34c891d0d9261bd6e">OUTINIT</a>;                           </div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a2071a879ab78be82ce4e7e4b2932eb27"> 4994</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a2071a879ab78be82ce4e7e4b2932eb27">OUTMASK</a>;                           </div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#abd3888cafbc820e2c5fbb65b17c2583f"> 4995</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#abd3888cafbc820e2c5fbb65b17c2583f">COMBINE</a>;                           </div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a14d0d1998b7335b395e6b00306c943b1"> 4996</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a14d0d1998b7335b395e6b00306c943b1">DEADTIME</a>;                          </div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ac32da9cabe62046925279c96ca86e1b9"> 4997</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ac32da9cabe62046925279c96ca86e1b9">EXTTRIG</a>;                           </div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a9790a22144134052be5955e846772661"> 4998</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a9790a22144134052be5955e846772661">POL</a>;                               </div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ae65298644510fabe60aaadb0e43144d4"> 4999</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ae65298644510fabe60aaadb0e43144d4">FMS</a>;                               </div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a50e552af25f21e8c410284c386f36a34"> 5000</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a50e552af25f21e8c410284c386f36a34">FILTER</a>;                            </div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a413f3691f4adfda6d3b446aa67679903"> 5001</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a413f3691f4adfda6d3b446aa67679903">FLTCTRL</a>;                           </div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa8e8c1e57304db4553d25b4dc0c03637"> 5002</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa8e8c1e57304db4553d25b4dc0c03637">QDCTRL</a>;                            </div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#afcfd01357dcbb9864660674801df38b8"> 5003</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#afcfd01357dcbb9864660674801df38b8">CONF</a>;                              </div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a838502a80e955e236e0fc5f16b383898"> 5004</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a838502a80e955e236e0fc5f16b383898">FLTPOL</a>;                            </div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0efbc22c901a842b8d2a472d927a1763"> 5005</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0efbc22c901a842b8d2a472d927a1763">SYNCONF</a>;                           </div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a4b482f6de5b3f94b59ad3c4973346b10"> 5006</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a4b482f6de5b3f94b59ad3c4973346b10">INVCTRL</a>;                           </div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#af6b35760af5efd8d488cf418f5378ef3"> 5007</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#af6b35760af5efd8d488cf418f5378ef3">SWOCTRL</a>;                           </div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0e7fe1ee286fb6c61f940d7213b600a7"> 5008</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0e7fe1ee286fb6c61f940d7213b600a7">PWMLOAD</a>;                           </div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a0036e2d4297646cf0e2040d644629935"> 5009</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a0036e2d4297646cf0e2040d644629935">HCR</a>;                               </div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#aa6e20c2bdf09f0168c358ccebc1025d8"> 5010</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#aa6e20c2bdf09f0168c358ccebc1025d8">PAIR0DEADTIME</a>;                     </div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ae09cb844ca903dc6ff7788b482514e68"> 5012</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ae09cb844ca903dc6ff7788b482514e68">PAIR1DEADTIME</a>;                     </div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#ad301dbb0751b047efd2f6b248ea186a8"> 5014</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#ad301dbb0751b047efd2f6b248ea186a8">PAIR2DEADTIME</a>;                     </div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a42d756814a5f75cea591908d76eb3344"> 5016</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a42d756814a5f75cea591908d76eb3344">PAIR3DEADTIME</a>;                     </div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;       uint8_t RESERVED_3[324];</div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a758964565384e17f3dfa0b1587c1411f"> 5018</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_t_m___type.html#a758964565384e17f3dfa0b1587c1411f">MOD_MIRROR</a>;                        </div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="struct_f_t_m___type.html#a04e2e69b803e343037ef44695a91f1e0"> 5019</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV_MIRROR[FTM_CV_MIRROR_COUNT];    </div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;} <a class="code" href="struct_f_t_m___type.html">FTM_Type</a>, *<a class="code" href="struct_f_t_m___type.html">FTM_MemMapPtr</a>;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;</div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1ce83087268ac3c0c51c88377eaa34e3"> 5023</a></span>&#160;<span class="preprocessor">#define FTM_INSTANCE_COUNT                       (8u)</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;</div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2ababc70fbf6b51c721d870fa1c66e45"> 5028</a></span>&#160;<span class="preprocessor">#define FTM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;</div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gac20d96b96f80ded87aa187f7519699ee"> 5030</a></span>&#160;<span class="preprocessor">#define FTM0                                     ((FTM_Type *)FTM0_BASE)</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;</div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga15ff8bad7e6945154dcffe5dc7404fd1"> 5032</a></span>&#160;<span class="preprocessor">#define FTM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;</div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga48157ff57e27603582bc154901d44301"> 5034</a></span>&#160;<span class="preprocessor">#define FTM1                                     ((FTM_Type *)FTM1_BASE)</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;</div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga5f4976435e0a348f88929eaf23157bad"> 5036</a></span>&#160;<span class="preprocessor">#define FTM2_BASE                                (0x4003A000u)</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad4b8561c440952d2f7b095e4a7399a18"> 5038</a></span>&#160;<span class="preprocessor">#define FTM2                                     ((FTM_Type *)FTM2_BASE)</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;</div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad7c56aa0db6bb5d095ce67d04031c615"> 5040</a></span>&#160;<span class="preprocessor">#define FTM3_BASE                                (0x40026000u)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;</div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga60c8197c39b5da920e82cf4a4c8b2f49"> 5042</a></span>&#160;<span class="preprocessor">#define FTM3                                     ((FTM_Type *)FTM3_BASE)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaf98c91b0e542fcf3532b22d5c300dbe9"> 5044</a></span>&#160;<span class="preprocessor">#define FTM4_BASE                                (0x4006E000u)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;</div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga99e891c3841827fce2cf2d44885bb2a5"> 5046</a></span>&#160;<span class="preprocessor">#define FTM4                                     ((FTM_Type *)FTM4_BASE)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;</div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga13873c63cfa3dd412500b96346840bbd"> 5048</a></span>&#160;<span class="preprocessor">#define FTM5_BASE                                (0x4006F000u)</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;</div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga79febc1351c8d4f1f877dd6705e0e225"> 5050</a></span>&#160;<span class="preprocessor">#define FTM5                                     ((FTM_Type *)FTM5_BASE)</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaab78bd618c50e035bbd7588fd88741ee"> 5052</a></span>&#160;<span class="preprocessor">#define FTM6_BASE                                (0x40070000u)</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;</div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gaa0c3c09a8281b5a5d469b348ea54b5bb"> 5054</a></span>&#160;<span class="preprocessor">#define FTM6                                     ((FTM_Type *)FTM6_BASE)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;</div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gae5d7bc6da988926fd4261e316de92711"> 5056</a></span>&#160;<span class="preprocessor">#define FTM7_BASE                                (0x40071000u)</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;</div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#gad5994011578ead933bea539607d11204"> 5058</a></span>&#160;<span class="preprocessor">#define FTM7                                     ((FTM_Type *)FTM7_BASE)</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;</div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1477faad9a1808496012f4671f34f21d"> 5060</a></span>&#160;<span class="preprocessor">#define FTM_BASE_ADDRS                           { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE, FTM4_BASE, FTM5_BASE, FTM6_BASE, FTM7_BASE }</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;</div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga1a5a7cb39d1713239478a1ebce2f05cc"> 5062</a></span>&#160;<span class="preprocessor">#define FTM_BASE_PTRS                            { FTM0, FTM1, FTM2, FTM3, FTM4, FTM5, FTM6, FTM7 }</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;</div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8ff34dcf6b3c8568e5e8a651e2c0d082"> 5064</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_ARR_COUNT                       (4u)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;</div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga16ca8254718d00762e236469b068a9f2"> 5066</a></span>&#160;<span class="preprocessor">#define FTM_IRQS_CH_COUNT                        (8u)</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;</div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2b1f55e146802974da7ba9b43aec0807"> 5068</a></span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS_CH_COUNT                  (1u)</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;</div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga8f2be4211c929a2422432dc606414ff5"> 5070</a></span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS_CH_COUNT               (1u)</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;</div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga0976e77c7c71c640a80dbdf894087514"> 5072</a></span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS_CH_COUNT                 (1u)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;</div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral___access___layer.html#ga2d6f3040cb83685eaa149fb202e070b5"> 5074</a></span>&#160;<span class="preprocessor">#define FTM_IRQS                                 { { FTM0_Ch0_Ch1_IRQn, FTM0_Ch0_Ch1_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch2_Ch3_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch4_Ch5_IRQn, FTM0_Ch6_Ch7_IRQn, FTM0_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">                                                   { FTM1_Ch0_Ch1_IRQn, FTM1_Ch0_Ch1_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch2_Ch3_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch4_Ch5_IRQn, FTM1_Ch6_Ch7_IRQn, FTM1_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">                                                   { FTM2_Ch0_Ch1_IRQn, FTM2_Ch0_Ch1_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch2_Ch3_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch4_Ch5_IRQn, FTM2_Ch6_Ch7_IRQn, FTM2_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">                                                   { FTM3_Ch0_Ch1_IRQn, FTM3_Ch0_Ch1_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch2_Ch3_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch4_Ch5_IRQn, FTM3_Ch6_Ch7_IRQn, FTM3_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">                                                   { FTM4_Ch0_Ch1_IRQn, FTM4_Ch0_Ch1_IRQn, FTM4_Ch2_Ch3_IRQn, FTM4_Ch2_Ch3_IRQn, FTM4_Ch4_Ch5_IRQn, FTM4_Ch4_Ch5_IRQn, FTM4_Ch6_Ch7_IRQn, FTM4_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">                                                   { FTM5_Ch0_Ch1_IRQn, FTM5_Ch0_Ch1_IRQn, FTM5_Ch2_Ch3_IRQn, FTM5_Ch2_Ch3_IRQn, FTM5_Ch4_Ch5_IRQn, FTM5_Ch4_Ch5_IRQn, FTM5_Ch6_Ch7_IRQn, FTM5_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">                                                   { FTM6_Ch0_Ch1_IRQn, FTM6_Ch0_Ch1_IRQn, FTM6_Ch2_Ch3_IRQn, FTM6_Ch2_Ch3_IRQn, FTM6_Ch4_Ch5_IRQn, FTM6_Ch4_Ch5_IRQn, FTM6_Ch6_Ch7_IRQn, FTM6_Ch6_Ch7_IRQn }, \</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">                                                   { FTM7_Ch0_Ch1_IRQn, FTM7_Ch0_Ch1_IRQn, FTM7_Ch2_Ch3_IRQn, FTM7_Ch2_Ch3_IRQn, FTM7_Ch4_Ch5_IRQn, FTM7_Ch4_Ch5_IRQn, FTM7_Ch6_Ch7_IRQn, FTM7_Ch6_Ch7_IRQn } }</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define FTM_Fault_IRQS                           { FTM0_Fault_IRQn, FTM1_Fault_IRQn, FTM2_Fault_IRQn, FTM3_Fault_IRQn, FTM4_Fault_IRQn, FTM5_Fault_IRQn, FTM6_Fault_IRQn, FTM7_Fault_IRQn }</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define FTM_Overflow_IRQS                        { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn, FTM4_Ovf_Reload_IRQn, FTM5_Ovf_Reload_IRQn, FTM6_Ovf_Reload_IRQn, FTM7_Ovf_Reload_IRQn }</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define FTM_Reload_IRQS                          { FTM0_Ovf_Reload_IRQn, FTM1_Ovf_Reload_IRQn, FTM2_Ovf_Reload_IRQn, FTM3_Ovf_Reload_IRQn, FTM4_Ovf_Reload_IRQn, FTM5_Ovf_Reload_IRQn, FTM6_Ovf_Reload_IRQn, FTM7_Ovf_Reload_IRQn }</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;</div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0u</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define FTM_SC_PS_WIDTH                          3u</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3u</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_WIDTH                        2u</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5u</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_WIDTH                       1u</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CPWMS_SHIFT))&amp;FTM_SC_CPWMS_MASK)</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define FTM_SC_RIE_MASK                          0x40u</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define FTM_SC_RIE_SHIFT                         6u</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define FTM_SC_RIE_WIDTH                         1u</span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor">#define FTM_SC_RIE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RIE_SHIFT))&amp;FTM_SC_RIE_MASK)</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define FTM_SC_RF_MASK                           0x80u</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define FTM_SC_RF_SHIFT                          7u</span></div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="preprocessor">#define FTM_SC_RF_WIDTH                          1u</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define FTM_SC_RF(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_RF_SHIFT))&amp;FTM_SC_RF_MASK)</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x100u</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        8u</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_WIDTH                        1u</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define FTM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOIE_SHIFT))&amp;FTM_SC_TOIE_MASK)</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x200u</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         9u</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define FTM_SC_TOF_WIDTH                         1u</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define FTM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_TOF_SHIFT))&amp;FTM_SC_TOF_MASK)</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_MASK                       0x10000u</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_SHIFT                      16u</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0_WIDTH                      1u</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN0_SHIFT))&amp;FTM_SC_PWMEN0_MASK)</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_MASK                       0x20000u</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_SHIFT                      17u</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1_WIDTH                      1u</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN1_SHIFT))&amp;FTM_SC_PWMEN1_MASK)</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_MASK                       0x40000u</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_SHIFT                      18u</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2_WIDTH                      1u</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN2_SHIFT))&amp;FTM_SC_PWMEN2_MASK)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_MASK                       0x80000u</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_SHIFT                      19u</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3_WIDTH                      1u</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN3_SHIFT))&amp;FTM_SC_PWMEN3_MASK)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_MASK                       0x100000u</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_SHIFT                      20u</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4_WIDTH                      1u</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN4_SHIFT))&amp;FTM_SC_PWMEN4_MASK)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_MASK                       0x200000u</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_SHIFT                      21u</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5_WIDTH                      1u</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN5(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN5_SHIFT))&amp;FTM_SC_PWMEN5_MASK)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_MASK                       0x400000u</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_SHIFT                      22u</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6_WIDTH                      1u</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN6(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN6_SHIFT))&amp;FTM_SC_PWMEN6_MASK)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_MASK                       0x800000u</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_SHIFT                      23u</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7_WIDTH                      1u</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define FTM_SC_PWMEN7(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PWMEN7_SHIFT))&amp;FTM_SC_PWMEN7_MASK)</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_MASK                        0xF000000u</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_SHIFT                       24u</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS_WIDTH                       4u</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define FTM_SC_FLTPS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_FLTPS_SHIFT))&amp;FTM_SC_FLTPS_MASK)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0u</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_WIDTH                      16u</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0u</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_WIDTH                        16u</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0u</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_WIDTH                       1u</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_DMA_SHIFT))&amp;FTM_CnSC_DMA_MASK)</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_MASK                      0x2u</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_SHIFT                     1u</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST_WIDTH                     1u</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#define FTM_CnSC_ICRST(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ICRST_SHIFT))&amp;FTM_CnSC_ICRST_MASK)</span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2u</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_WIDTH                      1u</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSA_SHIFT))&amp;FTM_CnSC_ELSA_MASK)</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3u</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_WIDTH                      1u</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_ELSB_SHIFT))&amp;FTM_CnSC_ELSB_MASK)</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4u</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_WIDTH                       1u</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSA_SHIFT))&amp;FTM_CnSC_MSA_MASK)</span></div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5u</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_WIDTH                       1u</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_MSB_SHIFT))&amp;FTM_CnSC_MSB_MASK)</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6u</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_WIDTH                      1u</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIE_SHIFT))&amp;FTM_CnSC_CHIE_MASK)</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7u</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_WIDTH                       1u</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHF_SHIFT))&amp;FTM_CnSC_CHF_MASK)</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_MASK                   0x100u</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_SHIFT                  8u</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE_WIDTH                  1u</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define FTM_CnSC_TRIGMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_TRIGMODE_SHIFT))&amp;FTM_CnSC_TRIGMODE_MASK)</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_MASK                       0x200u</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_SHIFT                      9u</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS_WIDTH                      1u</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHIS_SHIFT))&amp;FTM_CnSC_CHIS_MASK)</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_MASK                       0x400u</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_SHIFT                      10u</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV_WIDTH                      1u</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define FTM_CnSC_CHOV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnSC_CHOV_SHIFT))&amp;FTM_CnSC_CHOV_MASK)</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0u</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_WIDTH                        16u</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0u</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_WIDTH                     16u</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0u</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_WIDTH                    1u</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH0F_SHIFT))&amp;FTM_STATUS_CH0F_MASK)</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1u</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_WIDTH                    1u</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH1F_SHIFT))&amp;FTM_STATUS_CH1F_MASK)</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2u</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_WIDTH                    1u</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH2F_SHIFT))&amp;FTM_STATUS_CH2F_MASK)</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3u</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_WIDTH                    1u</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH3F_SHIFT))&amp;FTM_STATUS_CH3F_MASK)</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4u</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_WIDTH                    1u</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH4F_SHIFT))&amp;FTM_STATUS_CH4F_MASK)</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5u</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_WIDTH                    1u</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH5F_SHIFT))&amp;FTM_STATUS_CH5F_MASK)</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6u</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_WIDTH                    1u</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH6F_SHIFT))&amp;FTM_STATUS_CH6F_MASK)</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7u</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_WIDTH                    1u</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_STATUS_CH7F_SHIFT))&amp;FTM_STATUS_CH7F_MASK)</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0u</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_WIDTH                     1u</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FTMEN_SHIFT))&amp;FTM_MODE_FTMEN_MASK)</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1u</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_WIDTH                      1u</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">#define FTM_MODE_INIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_INIT_SHIFT))&amp;FTM_MODE_INIT_MASK)</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2u</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_WIDTH                     1u</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_WPDIS_SHIFT))&amp;FTM_MODE_WPDIS_MASK)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3u</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_WIDTH                   1u</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_PWMSYNC_SHIFT))&amp;FTM_MODE_PWMSYNC_MASK)</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4u</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_WIDTH                   1u</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_CAPTEST_SHIFT))&amp;FTM_MODE_CAPTEST_MASK)</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5u</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_WIDTH                    2u</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7u</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_WIDTH                   1u</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTIE_SHIFT))&amp;FTM_MODE_FAULTIE_MASK)</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0u</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_WIDTH                    1u</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMIN_SHIFT))&amp;FTM_SYNC_CNTMIN_MASK)</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1u</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_WIDTH                    1u</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_CNTMAX_SHIFT))&amp;FTM_SYNC_CNTMAX_MASK)</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2u</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_WIDTH                    1u</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_REINIT_SHIFT))&amp;FTM_SYNC_REINIT_MASK)</span></div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3u</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_WIDTH                   1u</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SYNCHOM_SHIFT))&amp;FTM_SYNC_SYNCHOM_MASK)</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4u</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_WIDTH                     1u</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG0_SHIFT))&amp;FTM_SYNC_TRIG0_MASK)</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5u</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_WIDTH                     1u</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG1_SHIFT))&amp;FTM_SYNC_TRIG1_MASK)</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6u</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_WIDTH                     1u</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_TRIG2_SHIFT))&amp;FTM_SYNC_TRIG2_MASK)</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7u</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_WIDTH                    1u</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNC_SWSYNC_SHIFT))&amp;FTM_SYNC_SWSYNC_MASK)</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0u</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_WIDTH                  1u</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH0OI_SHIFT))&amp;FTM_OUTINIT_CH0OI_MASK)</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1u</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_WIDTH                  1u</span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH1OI_SHIFT))&amp;FTM_OUTINIT_CH1OI_MASK)</span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2u</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_WIDTH                  1u</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH2OI_SHIFT))&amp;FTM_OUTINIT_CH2OI_MASK)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3u</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_WIDTH                  1u</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH3OI_SHIFT))&amp;FTM_OUTINIT_CH3OI_MASK)</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4u</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_WIDTH                  1u</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH4OI_SHIFT))&amp;FTM_OUTINIT_CH4OI_MASK)</span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5u</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_WIDTH                  1u</span></div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH5OI_SHIFT))&amp;FTM_OUTINIT_CH5OI_MASK)</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6u</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_WIDTH                  1u</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH6OI_SHIFT))&amp;FTM_OUTINIT_CH6OI_MASK)</span></div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7u</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_WIDTH                  1u</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTINIT_CH7OI_SHIFT))&amp;FTM_OUTINIT_CH7OI_MASK)</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0u</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_WIDTH                  1u</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH0OM_SHIFT))&amp;FTM_OUTMASK_CH0OM_MASK)</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1u</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_WIDTH                  1u</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH1OM_SHIFT))&amp;FTM_OUTMASK_CH1OM_MASK)</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2u</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_WIDTH                  1u</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH2OM_SHIFT))&amp;FTM_OUTMASK_CH2OM_MASK)</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3u</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_WIDTH                  1u</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH3OM_SHIFT))&amp;FTM_OUTMASK_CH3OM_MASK)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4u</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_WIDTH                  1u</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH4OM_SHIFT))&amp;FTM_OUTMASK_CH4OM_MASK)</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5u</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_WIDTH                  1u</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH5OM_SHIFT))&amp;FTM_OUTMASK_CH5OM_MASK)</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6u</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_WIDTH                  1u</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH6OM_SHIFT))&amp;FTM_OUTMASK_CH6OM_MASK)</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7u</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_WIDTH                  1u</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_OUTMASK_CH7OM_SHIFT))&amp;FTM_OUTMASK_CH7OM_MASK)</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0u</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_WIDTH               1u</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE0_SHIFT))&amp;FTM_COMBINE_COMBINE0_MASK)</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1u</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_WIDTH                  1u</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP0_SHIFT))&amp;FTM_COMBINE_COMP0_MASK)</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2u</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_WIDTH               1u</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN0_SHIFT))&amp;FTM_COMBINE_DECAPEN0_MASK)</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3u</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_WIDTH                 1u</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP0_SHIFT))&amp;FTM_COMBINE_DECAP0_MASK)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4u</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_WIDTH                  1u</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN0_SHIFT))&amp;FTM_COMBINE_DTEN0_MASK)</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5u</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_WIDTH                1u</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN0_SHIFT))&amp;FTM_COMBINE_SYNCEN0_MASK)</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6u</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_WIDTH               1u</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN0_SHIFT))&amp;FTM_COMBINE_FAULTEN0_MASK)</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_MASK               0x80u</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_SHIFT              7u</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0_WIDTH              1u</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE0_SHIFT))&amp;FTM_COMBINE_MCOMBINE0_MASK)</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8u</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_WIDTH               1u</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE1_SHIFT))&amp;FTM_COMBINE_COMBINE1_MASK)</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9u</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_WIDTH                  1u</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP1_SHIFT))&amp;FTM_COMBINE_COMP1_MASK)</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10u</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_WIDTH               1u</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN1_SHIFT))&amp;FTM_COMBINE_DECAPEN1_MASK)</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11u</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_WIDTH                 1u</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP1_SHIFT))&amp;FTM_COMBINE_DECAP1_MASK)</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12u</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_WIDTH                  1u</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN1_SHIFT))&amp;FTM_COMBINE_DTEN1_MASK)</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13u</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_WIDTH                1u</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN1_SHIFT))&amp;FTM_COMBINE_SYNCEN1_MASK)</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14u</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_WIDTH               1u</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN1_SHIFT))&amp;FTM_COMBINE_FAULTEN1_MASK)</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_MASK               0x8000u</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_SHIFT              15u</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1_WIDTH              1u</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE1_SHIFT))&amp;FTM_COMBINE_MCOMBINE1_MASK)</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16u</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_WIDTH               1u</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE2_SHIFT))&amp;FTM_COMBINE_COMBINE2_MASK)</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17u</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_WIDTH                  1u</span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP2_SHIFT))&amp;FTM_COMBINE_COMP2_MASK)</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18u</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_WIDTH               1u</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN2_SHIFT))&amp;FTM_COMBINE_DECAPEN2_MASK)</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19u</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_WIDTH                 1u</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP2_SHIFT))&amp;FTM_COMBINE_DECAP2_MASK)</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20u</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_WIDTH                  1u</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN2_SHIFT))&amp;FTM_COMBINE_DTEN2_MASK)</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21u</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_WIDTH                1u</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN2_SHIFT))&amp;FTM_COMBINE_SYNCEN2_MASK)</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22u</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_WIDTH               1u</span></div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN2_SHIFT))&amp;FTM_COMBINE_FAULTEN2_MASK)</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_MASK               0x800000u</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_SHIFT              23u</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2_WIDTH              1u</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE2_SHIFT))&amp;FTM_COMBINE_MCOMBINE2_MASK)</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24u</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_WIDTH               1u</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMBINE3_SHIFT))&amp;FTM_COMBINE_COMBINE3_MASK)</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25u</span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_WIDTH                  1u</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_COMP3_SHIFT))&amp;FTM_COMBINE_COMP3_MASK)</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26u</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_WIDTH               1u</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAPEN3_SHIFT))&amp;FTM_COMBINE_DECAPEN3_MASK)</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27u</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_WIDTH                 1u</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DECAP3_SHIFT))&amp;FTM_COMBINE_DECAP3_MASK)</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28u</span></div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_WIDTH                  1u</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_DTEN3_SHIFT))&amp;FTM_COMBINE_DTEN3_MASK)</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29u</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_WIDTH                1u</span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_SYNCEN3_SHIFT))&amp;FTM_COMBINE_SYNCEN3_MASK)</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30u</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_WIDTH               1u</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_FAULTEN3_SHIFT))&amp;FTM_COMBINE_FAULTEN3_MASK)</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_MASK               0x80000000u</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_SHIFT              31u</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3_WIDTH              1u</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#define FTM_COMBINE_MCOMBINE3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_COMBINE_MCOMBINE3_SHIFT))&amp;FTM_COMBINE_MCOMBINE3_MASK)</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0u</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_WIDTH                 6u</span></div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6u</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_WIDTH                  2u</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_MASK                0xF0000u</span></div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_SHIFT               16u</span></div><div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX_WIDTH               4u</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVALEX(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVALEX_SHIFT))&amp;FTM_DEADTIME_DTVALEX_MASK)</span></div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0u</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_WIDTH                1u</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH2TRIG_SHIFT))&amp;FTM_EXTTRIG_CH2TRIG_MASK)</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1u</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_WIDTH                1u</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH3TRIG_SHIFT))&amp;FTM_EXTTRIG_CH3TRIG_MASK)</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2u</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_WIDTH                1u</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH4TRIG_SHIFT))&amp;FTM_EXTTRIG_CH4TRIG_MASK)</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3u</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_WIDTH                1u</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH5TRIG_SHIFT))&amp;FTM_EXTTRIG_CH5TRIG_MASK)</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4u</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_WIDTH                1u</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH0TRIG_SHIFT))&amp;FTM_EXTTRIG_CH0TRIG_MASK)</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5u</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_WIDTH                1u</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH1TRIG_SHIFT))&amp;FTM_EXTTRIG_CH1TRIG_MASK)</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6u</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_WIDTH             1u</span></div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_INITTRIGEN_SHIFT))&amp;FTM_EXTTRIG_INITTRIGEN_MASK)</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7u</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_WIDTH                  1u</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_TRIGF_SHIFT))&amp;FTM_EXTTRIG_TRIGF_MASK)</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_MASK                 0x100u</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_SHIFT                8u</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG_WIDTH                1u</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH6TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH6TRIG_SHIFT))&amp;FTM_EXTTRIG_CH6TRIG_MASK)</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_MASK                 0x200u</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_SHIFT                9u</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG_WIDTH                1u</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH7TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_EXTTRIG_CH7TRIG_SHIFT))&amp;FTM_EXTTRIG_CH7TRIG_MASK)</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0u</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define FTM_POL_POL0_WIDTH                       1u</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define FTM_POL_POL0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL0_SHIFT))&amp;FTM_POL_POL0_MASK)</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1u</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define FTM_POL_POL1_WIDTH                       1u</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define FTM_POL_POL1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL1_SHIFT))&amp;FTM_POL_POL1_MASK)</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2u</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define FTM_POL_POL2_WIDTH                       1u</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define FTM_POL_POL2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL2_SHIFT))&amp;FTM_POL_POL2_MASK)</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3u</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define FTM_POL_POL3_WIDTH                       1u</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define FTM_POL_POL3(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL3_SHIFT))&amp;FTM_POL_POL3_MASK)</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4u</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define FTM_POL_POL4_WIDTH                       1u</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define FTM_POL_POL4(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL4_SHIFT))&amp;FTM_POL_POL4_MASK)</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5u</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define FTM_POL_POL5_WIDTH                       1u</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define FTM_POL_POL5(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL5_SHIFT))&amp;FTM_POL_POL5_MASK)</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6u</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define FTM_POL_POL6_WIDTH                       1u</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define FTM_POL_POL6(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL6_SHIFT))&amp;FTM_POL_POL6_MASK)</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7u</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define FTM_POL_POL7_WIDTH                       1u</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define FTM_POL_POL7(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_POL_POL7_SHIFT))&amp;FTM_POL_POL7_MASK)</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0u</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_WIDTH                    1u</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF0_SHIFT))&amp;FTM_FMS_FAULTF0_MASK)</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1u</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_WIDTH                    1u</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF1_SHIFT))&amp;FTM_FMS_FAULTF1_MASK)</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2u</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_WIDTH                    1u</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF2_SHIFT))&amp;FTM_FMS_FAULTF2_MASK)</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3u</span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_WIDTH                    1u</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF3_SHIFT))&amp;FTM_FMS_FAULTF3_MASK)</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5u</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_WIDTH                    1u</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTIN_SHIFT))&amp;FTM_FMS_FAULTIN_MASK)</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6u</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_WIDTH                       1u</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_WPEN_SHIFT))&amp;FTM_FMS_WPEN_MASK)</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7u</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_WIDTH                     1u</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FMS_FAULTF_SHIFT))&amp;FTM_FMS_FAULTF_MASK)</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0u</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_WIDTH                 4u</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4u</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_WIDTH                 4u</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8u</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_WIDTH                 4u</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12u</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_WIDTH                 4u</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0u</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_WIDTH               1u</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT0EN_SHIFT))&amp;FTM_FLTCTRL_FAULT0EN_MASK)</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1u</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_WIDTH               1u</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT1EN_SHIFT))&amp;FTM_FLTCTRL_FAULT1EN_MASK)</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2u</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_WIDTH               1u</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT2EN_SHIFT))&amp;FTM_FLTCTRL_FAULT2EN_MASK)</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3u</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_WIDTH               1u</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FAULT3EN_SHIFT))&amp;FTM_FLTCTRL_FAULT3EN_MASK)</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4u</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_WIDTH               1u</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR0EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR0EN_MASK)</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5u</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_WIDTH               1u</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR1EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR1EN_MASK)</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6u</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_WIDTH               1u</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR2EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR2EN_MASK)</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7u</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_WIDTH               1u</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFLTR3EN_SHIFT))&amp;FTM_FLTCTRL_FFLTR3EN_MASK)</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8u</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_WIDTH                  4u</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_MASK                  0x8000u</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_SHIFT                 15u</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE_WIDTH                 1u</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FSTATE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FSTATE_SHIFT))&amp;FTM_FLTCTRL_FSTATE_MASK)</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0u</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_WIDTH                  1u</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADEN_SHIFT))&amp;FTM_QDCTRL_QUADEN_MASK)</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1u</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_WIDTH                  1u</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_TOFDIR_SHIFT))&amp;FTM_QDCTRL_TOFDIR_MASK)</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2u</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_WIDTH                  1u</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADIR_SHIFT))&amp;FTM_QDCTRL_QUADIR_MASK)</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3u</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_WIDTH                1u</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_QUADMODE_SHIFT))&amp;FTM_QDCTRL_QUADMODE_MASK)</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4u</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_WIDTH                  1u</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBPOL_SHIFT))&amp;FTM_QDCTRL_PHBPOL_MASK)</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5u</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_WIDTH                  1u</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAPOL_SHIFT))&amp;FTM_QDCTRL_PHAPOL_MASK)</span></div><div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6u</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_WIDTH               1u</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHBFLTREN_SHIFT))&amp;FTM_QDCTRL_PHBFLTREN_MASK)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7u</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_WIDTH               1u</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_QDCTRL_PHAFLTREN_SHIFT))&amp;FTM_QDCTRL_PHAFLTREN_MASK)</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_MASK                       0x1Fu</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_SHIFT                      0u</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ_WIDTH                      5u</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define FTM_CONF_LDFQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_LDFQ_SHIFT))&amp;FTM_CONF_LDFQ_MASK)</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6u</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_WIDTH                   2u</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9u</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_WIDTH                    1u</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEEN_SHIFT))&amp;FTM_CONF_GTBEEN_MASK)</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10u</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_WIDTH                   1u</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_GTBEOUT_SHIFT))&amp;FTM_CONF_GTBEOUT_MASK)</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_MASK                     0x800u</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_SHIFT                    11u</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR_WIDTH                    1u</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define FTM_CONF_ITRIGR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_ITRIGR_SHIFT))&amp;FTM_CONF_ITRIGR_MASK)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0u</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_WIDTH                 1u</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT0POL_SHIFT))&amp;FTM_FLTPOL_FLT0POL_MASK)</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1u</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_WIDTH                 1u</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT1POL_SHIFT))&amp;FTM_FLTPOL_FLT1POL_MASK)</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2u</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_WIDTH                 1u</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT2POL_SHIFT))&amp;FTM_FLTPOL_FLT2POL_MASK)</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3u</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_WIDTH                 1u</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTPOL_FLT3POL_SHIFT))&amp;FTM_FLTPOL_FLT3POL_MASK)</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0u</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_WIDTH             1u</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWTRIGMODE_SHIFT))&amp;FTM_SYNCONF_HWTRIGMODE_MASK)</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2u</span></div><div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_WIDTH                 1u</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_CNTINC_SHIFT))&amp;FTM_SYNCONF_CNTINC_MASK)</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4u</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_WIDTH                   1u</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_INVC_SHIFT))&amp;FTM_SYNCONF_INVC_MASK)</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5u</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_WIDTH                   1u</span></div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOC_SHIFT))&amp;FTM_SYNCONF_SWOC_MASK)</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7u</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_WIDTH               1u</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SYNCMODE_SHIFT))&amp;FTM_SYNCONF_SYNCMODE_MASK)</span></div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8u</span></div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_WIDTH               1u</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWRSTCNT_SHIFT))&amp;FTM_SYNCONF_SWRSTCNT_MASK)</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9u</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_WIDTH                1u</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWWRBUF_SHIFT))&amp;FTM_SYNCONF_SWWRBUF_MASK)</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10u</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_WIDTH                   1u</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWOM_SHIFT))&amp;FTM_SYNCONF_SWOM_MASK)</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11u</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_WIDTH                 1u</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWINVC_SHIFT))&amp;FTM_SYNCONF_SWINVC_MASK)</span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12u</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_WIDTH                  1u</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_SWSOC_SHIFT))&amp;FTM_SYNCONF_SWSOC_MASK)</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16u</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_WIDTH               1u</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWRSTCNT_SHIFT))&amp;FTM_SYNCONF_HWRSTCNT_MASK)</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17u</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_WIDTH                1u</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWWRBUF_SHIFT))&amp;FTM_SYNCONF_HWWRBUF_MASK)</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18u</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_WIDTH                   1u</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWOM_SHIFT))&amp;FTM_SYNCONF_HWOM_MASK)</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19u</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_WIDTH                 1u</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWINVC_SHIFT))&amp;FTM_SYNCONF_HWINVC_MASK)</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20u</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_WIDTH                  1u</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SYNCONF_HWSOC_SHIFT))&amp;FTM_SYNCONF_HWSOC_MASK)</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0u</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_WIDTH                 1u</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV0EN_SHIFT))&amp;FTM_INVCTRL_INV0EN_MASK)</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1u</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_WIDTH                 1u</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV1EN_SHIFT))&amp;FTM_INVCTRL_INV1EN_MASK)</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2u</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_WIDTH                 1u</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV2EN_SHIFT))&amp;FTM_INVCTRL_INV2EN_MASK)</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3u</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_WIDTH                 1u</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_INVCTRL_INV3EN_SHIFT))&amp;FTM_INVCTRL_INV3EN_MASK)</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0u</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_WIDTH                  1u</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OC_SHIFT))&amp;FTM_SWOCTRL_CH0OC_MASK)</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1u</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_WIDTH                  1u</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OC_SHIFT))&amp;FTM_SWOCTRL_CH1OC_MASK)</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2u</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_WIDTH                  1u</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OC_SHIFT))&amp;FTM_SWOCTRL_CH2OC_MASK)</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3u</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_WIDTH                  1u</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OC_SHIFT))&amp;FTM_SWOCTRL_CH3OC_MASK)</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4u</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_WIDTH                  1u</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OC_SHIFT))&amp;FTM_SWOCTRL_CH4OC_MASK)</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5u</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_WIDTH                  1u</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OC_SHIFT))&amp;FTM_SWOCTRL_CH5OC_MASK)</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6u</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_WIDTH                  1u</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OC_SHIFT))&amp;FTM_SWOCTRL_CH6OC_MASK)</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7u</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_WIDTH                  1u</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OC_SHIFT))&amp;FTM_SWOCTRL_CH7OC_MASK)</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8u</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_WIDTH                 1u</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH0OCV_SHIFT))&amp;FTM_SWOCTRL_CH0OCV_MASK)</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9u</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_WIDTH                 1u</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH1OCV_SHIFT))&amp;FTM_SWOCTRL_CH1OCV_MASK)</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10u</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_WIDTH                 1u</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH2OCV_SHIFT))&amp;FTM_SWOCTRL_CH2OCV_MASK)</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11u</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_WIDTH                 1u</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH3OCV_SHIFT))&amp;FTM_SWOCTRL_CH3OCV_MASK)</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12u</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_WIDTH                 1u</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH4OCV_SHIFT))&amp;FTM_SWOCTRL_CH4OCV_MASK)</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13u</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_WIDTH                 1u</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH5OCV_SHIFT))&amp;FTM_SWOCTRL_CH5OCV_MASK)</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14u</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_WIDTH                 1u</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH6OCV_SHIFT))&amp;FTM_SWOCTRL_CH6OCV_MASK)</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15u</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_WIDTH                 1u</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SWOCTRL_CH7OCV_SHIFT))&amp;FTM_SWOCTRL_CH7OCV_MASK)</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0u</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_WIDTH                 1u</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH0SEL_SHIFT))&amp;FTM_PWMLOAD_CH0SEL_MASK)</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1u</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_WIDTH                 1u</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH1SEL_SHIFT))&amp;FTM_PWMLOAD_CH1SEL_MASK)</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2u</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_WIDTH                 1u</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH2SEL_SHIFT))&amp;FTM_PWMLOAD_CH2SEL_MASK)</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3u</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_WIDTH                 1u</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH3SEL_SHIFT))&amp;FTM_PWMLOAD_CH3SEL_MASK)</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4u</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_WIDTH                 1u</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH4SEL_SHIFT))&amp;FTM_PWMLOAD_CH4SEL_MASK)</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5u</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_WIDTH                 1u</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH5SEL_SHIFT))&amp;FTM_PWMLOAD_CH5SEL_MASK)</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6u</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_WIDTH                 1u</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH6SEL_SHIFT))&amp;FTM_PWMLOAD_CH6SEL_MASK)</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7u</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_WIDTH                 1u</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_CH7SEL_SHIFT))&amp;FTM_PWMLOAD_CH7SEL_MASK)</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_MASK                   0x100u</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_SHIFT                  8u</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL_WIDTH                  1u</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_HCSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_HCSEL_SHIFT))&amp;FTM_PWMLOAD_HCSEL_MASK)</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9u</span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_WIDTH                   1u</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_LDOK_SHIFT))&amp;FTM_PWMLOAD_LDOK_MASK)</span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_MASK                    0x400u</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_SHIFT                   10u</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN_WIDTH                   1u</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLEN_SHIFT))&amp;FTM_PWMLOAD_GLEN_MASK)</span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_MASK                   0x800u</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_SHIFT                  11u</span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK_WIDTH                  1u</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_GLDOK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PWMLOAD_GLDOK_SHIFT))&amp;FTM_PWMLOAD_GLDOK_MASK)</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">/* HCR Bit Fields */</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_MASK                       0xFFFFu</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_SHIFT                      0u</span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL_WIDTH                      16u</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define FTM_HCR_HCVAL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_HCR_HCVAL_SHIFT))&amp;FTM_HCR_HCVAL_MASK)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment">/* PAIR0DEADTIME Bit Fields */</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_MASK             0x3Fu</span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_SHIFT            0u</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL_WIDTH            6u</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_MASK              0xC0u</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_SHIFT             6u</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS_WIDTH             2u</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR0DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_MASK           0xF0000u</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_SHIFT          16u</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX_WIDTH          4u</span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define FTM_PAIR0DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR0DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR0DEADTIME_DTVALEX_MASK)</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="comment">/* PAIR1DEADTIME Bit Fields */</span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_MASK             0x3Fu</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_SHIFT            0u</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL_WIDTH            6u</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_MASK              0xC0u</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_SHIFT             6u</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS_WIDTH             2u</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR1DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_MASK           0xF0000u</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_SHIFT          16u</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX_WIDTH          4u</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define FTM_PAIR1DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR1DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR1DEADTIME_DTVALEX_MASK)</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/* PAIR2DEADTIME Bit Fields */</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_MASK             0x3Fu</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_SHIFT            0u</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL_WIDTH            6u</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_MASK              0xC0u</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_SHIFT             6u</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS_WIDTH             2u</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR2DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_MASK           0xF0000u</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_SHIFT          16u</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX_WIDTH          4u</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="preprocessor">#define FTM_PAIR2DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR2DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR2DEADTIME_DTVALEX_MASK)</span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment">/* PAIR3DEADTIME Bit Fields */</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_MASK             0x3Fu</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_SHIFT            0u</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL_WIDTH            6u</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVAL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVAL_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_MASK              0xC0u</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_SHIFT             6u</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS_WIDTH             2u</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTPS(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTPS_SHIFT))&amp;FTM_PAIR3DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_MASK           0xF0000u</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_SHIFT          16u</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX_WIDTH          4u</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define FTM_PAIR3DEADTIME_DTVALEX(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_PAIR3DEADTIME_DTVALEX_SHIFT))&amp;FTM_PAIR3DEADTIME_DTVALEX_MASK)</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment">/* MOD_MIRROR Bit Fields */</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_MASK              0xF800u</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_SHIFT             11u</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD_WIDTH             5u</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_FRACMOD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_FRACMOD_SHIFT))&amp;FTM_MOD_MIRROR_FRACMOD_MASK)</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_MASK                  0xFFFF0000u</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_SHIFT                 16u</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD_WIDTH                 16u</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define FTM_MOD_MIRROR_MOD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MIRROR_MOD_SHIFT))&amp;FTM_MOD_MIRROR_MOD_MASK)</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="comment">/* CV_MIRROR Bit Fields */</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_MASK               0xF800u</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_SHIFT              11u</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL_WIDTH              5u</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_FRACVAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_FRACVAL_SHIFT))&amp;FTM_CV_MIRROR_FRACVAL_MASK)</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_SHIFT                  16u</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL_WIDTH                  16u</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define FTM_CV_MIRROR_VAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CV_MIRROR_VAL_SHIFT))&amp;FTM_CV_MIRROR_VAL_MASK)</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;</div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160; <span class="comment">/* end of group FTM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;</div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;</div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 6051</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ac921e3cc36103073cabc3b2bef2f3042"> 6052</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#ac921e3cc36103073cabc3b2bef2f3042">PDOR</a>;                              </div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a6f9077c689c9eb99811542d26f0c767c"> 6053</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a6f9077c689c9eb99811542d26f0c767c">PSOR</a>;                              </div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a99e6ffc0580622dfc8b01dbfc8171f8f"> 6054</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a99e6ffc0580622dfc8b01dbfc8171f8f">PCOR</a>;                              </div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a6cbf80656c872a7af99d87fb72a036b8"> 6055</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a6cbf80656c872a7af99d87fb72a036b8">PTOR</a>;                              </div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a556bdb616cd0af1828d849f0ef0ff78a"> 6056</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a556bdb616cd0af1828d849f0ef0ff78a">PDIR</a>;                              </div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#ab82ec3f1c282a35464c70ba65ee33801"> 6057</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#ab82ec3f1c282a35464c70ba65ee33801">PDDR</a>;                              </div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#afeecfec5d5ecb182ae94f79975c5a176"> 6058</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#afeecfec5d5ecb182ae94f79975c5a176">PIDR</a>;                              </div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="struct_g_p_i_o___type.html">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaab5fea80a9feb6f057d97a5026436d09"> 6062</a></span>&#160;<span class="preprocessor">#define GPIO_INSTANCE_COUNT                      (5u)</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;</div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;</div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga6e3037b53880ddd4072d88ed493e6581"> 6067</a></span>&#160;<span class="preprocessor">#define PTA_BASE                                 (0x400FF000u)</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;</div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga953adcb40e14085a9ffd1aa0ae40084b"> 6069</a></span>&#160;<span class="preprocessor">#define PTA                                      ((GPIO_Type *)PTA_BASE)</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;</div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga8cd67de0ed62c0fe8395cc6e40af2451"> 6071</a></span>&#160;<span class="preprocessor">#define PTB_BASE                                 (0x400FF040u)</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;</div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gab245b794143f5d4aea6d1a5336b8b33e"> 6073</a></span>&#160;<span class="preprocessor">#define PTB                                      ((GPIO_Type *)PTB_BASE)</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;</div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gafee763d072e472e36b335f8944b5de96"> 6075</a></span>&#160;<span class="preprocessor">#define PTC_BASE                                 (0x400FF080u)</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;</div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7deefa3e1c7e45e4ccb31a8117bc181f"> 6077</a></span>&#160;<span class="preprocessor">#define PTC                                      ((GPIO_Type *)PTC_BASE)</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaa002f1a0c5f963f8d162916b91e21bf0"> 6079</a></span>&#160;<span class="preprocessor">#define PTD_BASE                                 (0x400FF0C0u)</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gacee2910b398755be94f612b243052efe"> 6081</a></span>&#160;<span class="preprocessor">#define PTD                                      ((GPIO_Type *)PTD_BASE)</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;</div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gaac65442c7407ccb219eea68a45c2bdc6"> 6083</a></span>&#160;<span class="preprocessor">#define PTE_BASE                                 (0x400FF100u)</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga074482d761e5bcd022a14aa7b8c294d7"> 6085</a></span>&#160;<span class="preprocessor">#define PTE                                      ((GPIO_Type *)PTE_BASE)</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;</div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 6087</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { PTA_BASE, PTB_BASE, PTC_BASE, PTD_BASE, PTE_BASE }</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;</div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 6089</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { PTA, PTB, PTC, PTD, PTE }</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0u</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32u</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0u</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32u</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0u</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32u</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0u</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32u</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0u</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32u</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0u</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32u</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="comment">/* PIDR Bit Fields */</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_SHIFT                      0u</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID_WIDTH                      32u</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define GPIO_PIDR_PID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PIDR_PID_SHIFT))&amp;GPIO_PIDR_PID_MASK)</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;</div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;</div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">   -- LMEM Peripheral Access Layer</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;</div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html"> 6159</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a7e930c4872de6f2b6fc42bc39d1541d1"> 6160</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a7e930c4872de6f2b6fc42bc39d1541d1">PCCCR</a>;                             </div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#ab4bde4043f28aa48d861fdfaa11f6cd0"> 6161</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#ab4bde4043f28aa48d861fdfaa11f6cd0">PCCLCR</a>;                            </div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a0b7e042016365296526230a8c4a8eb44"> 6162</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a0b7e042016365296526230a8c4a8eb44">PCCSAR</a>;                            </div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#aeb2147eab7ee8904f594c368d1c8cec8"> 6163</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#aeb2147eab7ee8904f594c368d1c8cec8">PCCCVR</a>;                            </div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;       uint8_t RESERVED_0[16];</div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="struct_l_m_e_m___type.html#a02f291efad7d0fd6536dc96e31ebcb34"> 6165</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_m_e_m___type.html#a02f291efad7d0fd6536dc96e31ebcb34">PCCRMR</a>;                            </div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;} <a class="code" href="struct_l_m_e_m___type.html">LMEM_Type</a>, *<a class="code" href="struct_l_m_e_m___type.html">LMEM_MemMapPtr</a>;</div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga5754cccbb7b708271aa3c1f2a17bd073"> 6169</a></span>&#160;<span class="preprocessor">#define LMEM_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;</div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;</div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">/* LMEM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06174"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga02925350368b2cbce92627fedbb5f54a"> 6174</a></span>&#160;<span class="preprocessor">#define LMEM_BASE                                (0xE0082000u)</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;</div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#gac267c48c85a2abdfef2df74cf09dbf02"> 6176</a></span>&#160;<span class="preprocessor">#define LMEM                                     ((LMEM_Type *)LMEM_BASE)</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;</div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga645a7ada901b0b60c6db5e35bf279474"> 6178</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_ADDRS                          { LMEM_BASE }</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;</div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___l_m_e_m___peripheral___access___layer.html#ga3b8cec218a8a57a762a94905faf149b4"> 6180</a></span>&#160;<span class="preprocessor">#define LMEM_BASE_PTRS                           { LMEM }</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">   -- LMEM Register Masks</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;</div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment">/* PCCCR Bit Fields */</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_MASK                  0x1u</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_SHIFT                 0u</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE_WIDTH                 1u</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_ENCACHE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_ENCACHE_SHIFT))&amp;LMEM_PCCCR_ENCACHE_MASK)</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_MASK                    0x4u</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_SHIFT                   2u</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2_WIDTH                   1u</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR2_SHIFT))&amp;LMEM_PCCCR_PCCR2_MASK)</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_MASK                    0x8u</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_SHIFT                   3u</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3_WIDTH                   1u</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PCCR3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PCCR3_SHIFT))&amp;LMEM_PCCCR_PCCR3_MASK)</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_MASK                    0x1000000u</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_SHIFT                   24u</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0_WIDTH                   1u</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW0_SHIFT))&amp;LMEM_PCCCR_INVW0_MASK)</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_MASK                   0x2000000u</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_SHIFT                  25u</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0_WIDTH                  1u</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW0_SHIFT))&amp;LMEM_PCCCR_PUSHW0_MASK)</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_MASK                    0x4000000u</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_SHIFT                   26u</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1_WIDTH                   1u</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_INVW1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_INVW1_SHIFT))&amp;LMEM_PCCCR_INVW1_MASK)</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_MASK                   0x8000000u</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_SHIFT                  27u</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1_WIDTH                  1u</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_PUSHW1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_PUSHW1_SHIFT))&amp;LMEM_PCCCR_PUSHW1_MASK)</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_MASK                       0x80000000u</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_SHIFT                      31u</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO_WIDTH                      1u</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define LMEM_PCCCR_GO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCR_GO_SHIFT))&amp;LMEM_PCCCR_GO_MASK)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">/* PCCLCR Bit Fields */</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_MASK                     0x1u</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_SHIFT                    0u</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO_WIDTH                    1u</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LGO_SHIFT))&amp;LMEM_PCCLCR_LGO_MASK)</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_MASK               0x3FFCu</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_SHIFT              2u</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR_WIDTH              12u</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_CACHEADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_CACHEADDR_SHIFT))&amp;LMEM_PCCLCR_CACHEADDR_MASK)</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_MASK                    0x4000u</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_SHIFT                   14u</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL_WIDTH                   1u</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_WSEL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_WSEL_SHIFT))&amp;LMEM_PCCLCR_WSEL_MASK)</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_MASK                   0x10000u</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_SHIFT                  16u</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL_WIDTH                  1u</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_TDSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_TDSEL_SHIFT))&amp;LMEM_PCCLCR_TDSEL_MASK)</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_MASK                   0x100000u</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_SHIFT                  20u</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB_WIDTH                  1u</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIVB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIVB_SHIFT))&amp;LMEM_PCCLCR_LCIVB_MASK)</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_MASK                   0x200000u</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_SHIFT                  21u</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB_WIDTH                  1u</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCIMB(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCIMB_SHIFT))&amp;LMEM_PCCLCR_LCIMB_MASK)</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_MASK                   0x400000u</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_SHIFT                  22u</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY_WIDTH                  1u</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCWAY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCWAY_SHIFT))&amp;LMEM_PCCLCR_LCWAY_MASK)</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_MASK                    0x3000000u</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_SHIFT                   24u</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD_WIDTH                   2u</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LCMD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LCMD_SHIFT))&amp;LMEM_PCCLCR_LCMD_MASK)</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_MASK                  0x4000000u</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_SHIFT                 26u</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL_WIDTH                 1u</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LADSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LADSEL_SHIFT))&amp;LMEM_PCCLCR_LADSEL_MASK)</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_MASK                    0x8000000u</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_SHIFT                   27u</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC_WIDTH                   1u</span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;<span class="preprocessor">#define LMEM_PCCLCR_LACC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCLCR_LACC_SHIFT))&amp;LMEM_PCCLCR_LACC_MASK)</span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">/* PCCSAR Bit Fields */</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_MASK                     0x1u</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_SHIFT                    0u</span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO_WIDTH                    1u</span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_LGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_LGO_SHIFT))&amp;LMEM_PCCSAR_LGO_MASK)</span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_MASK                 0xFFFFFFFCu</span></div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_SHIFT                2u</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR_WIDTH                30u</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define LMEM_PCCSAR_PHYADDR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCSAR_PHYADDR_SHIFT))&amp;LMEM_PCCSAR_PHYADDR_MASK)</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">/* PCCCVR Bit Fields */</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_SHIFT                   0u</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA_WIDTH                   32u</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define LMEM_PCCCVR_DATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCCVR_DATA_SHIFT))&amp;LMEM_PCCCVR_DATA_MASK)</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="comment">/* PCCRMR Bit Fields */</span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_MASK                     0x3u</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_SHIFT                    0u</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15_WIDTH                    2u</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R15(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R15_SHIFT))&amp;LMEM_PCCRMR_R15_MASK)</span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_MASK                     0xCu</span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_SHIFT                    2u</span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14_WIDTH                    2u</span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R14(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R14_SHIFT))&amp;LMEM_PCCRMR_R14_MASK)</span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_MASK                     0x30u</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_SHIFT                    4u</span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13_WIDTH                    2u</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R13(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R13_SHIFT))&amp;LMEM_PCCRMR_R13_MASK)</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_MASK                     0xC0u</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_SHIFT                    6u</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12_WIDTH                    2u</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R12(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R12_SHIFT))&amp;LMEM_PCCRMR_R12_MASK)</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_MASK                     0x300u</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_SHIFT                    8u</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11_WIDTH                    2u</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R11(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R11_SHIFT))&amp;LMEM_PCCRMR_R11_MASK)</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_MASK                     0xC00u</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_SHIFT                    10u</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10_WIDTH                    2u</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R10_SHIFT))&amp;LMEM_PCCRMR_R10_MASK)</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_MASK                      0x3000u</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_SHIFT                     12u</span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9_WIDTH                     2u</span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R9(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R9_SHIFT))&amp;LMEM_PCCRMR_R9_MASK)</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_MASK                      0xC000u</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_SHIFT                     14u</span></div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8_WIDTH                     2u</span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R8(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R8_SHIFT))&amp;LMEM_PCCRMR_R8_MASK)</span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_MASK                      0x30000u</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_SHIFT                     16u</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7_WIDTH                     2u</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R7_SHIFT))&amp;LMEM_PCCRMR_R7_MASK)</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_MASK                      0xC0000u</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_SHIFT                     18u</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6_WIDTH                     2u</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R6(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R6_SHIFT))&amp;LMEM_PCCRMR_R6_MASK)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_MASK                      0x300000u</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_SHIFT                     20u</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5_WIDTH                     2u</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R5(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R5_SHIFT))&amp;LMEM_PCCRMR_R5_MASK)</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_MASK                      0xC00000u</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_SHIFT                     22u</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4_WIDTH                     2u</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R4(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R4_SHIFT))&amp;LMEM_PCCRMR_R4_MASK)</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_MASK                      0x3000000u</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_SHIFT                     24u</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3_WIDTH                     2u</span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R3_SHIFT))&amp;LMEM_PCCRMR_R3_MASK)</span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_MASK                      0xC000000u</span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_SHIFT                     26u</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2_WIDTH                     2u</span></div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R2_SHIFT))&amp;LMEM_PCCRMR_R2_MASK)</span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_MASK                      0x30000000u</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_SHIFT                     28u</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1_WIDTH                     2u</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R1_SHIFT))&amp;LMEM_PCCRMR_R1_MASK)</span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_MASK                      0xC0000000u</span></div><div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_SHIFT                     30u</span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0_WIDTH                     2u</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define LMEM_PCCRMR_R0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LMEM_PCCRMR_R0_SHIFT))&amp;LMEM_PCCRMR_R0_MASK)</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160; <span class="comment">/* end of group LMEM_Register_Masks */</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160; <span class="comment">/* end of group LMEM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;</div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="comment">   -- LPI2C Peripheral Access Layer</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;</div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html"> 6368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#af838e66ebaf2a23e272739de7b181503"> 6369</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#af838e66ebaf2a23e272739de7b181503">VERID</a>;                             </div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a0851afa4b90396c62d630fb3d609736f"> 6370</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a0851afa4b90396c62d630fb3d609736f">PARAM</a>;                             </div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa525ba5dc1f2bd60c440890f070acdc0"> 6372</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa525ba5dc1f2bd60c440890f070acdc0">MCR</a>;                               </div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a18aa290272dc824b7e1c0022058f174d"> 6373</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a18aa290272dc824b7e1c0022058f174d">MSR</a>;                               </div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9917bca18550709b76a2f3b8bba0fa94"> 6374</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9917bca18550709b76a2f3b8bba0fa94">MIER</a>;                              </div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8fe4e27458950097e74e60cea83e6afc"> 6375</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a8fe4e27458950097e74e60cea83e6afc">MDER</a>;                              </div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a117dce28cdf67694b420a58486b69e41"> 6376</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a117dce28cdf67694b420a58486b69e41">MCFGR0</a>;                            </div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac59e6319811f2dc3b9f239b723388e01"> 6377</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac59e6319811f2dc3b9f239b723388e01">MCFGR1</a>;                            </div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a92b493748085a88f32e3662f56a88c0b"> 6378</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a92b493748085a88f32e3662f56a88c0b">MCFGR2</a>;                            </div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a7a609a4bccbf08b17def8999acfa58ae"> 6379</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a7a609a4bccbf08b17def8999acfa58ae">MCFGR3</a>;                            </div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac9fd0ce94821f3a84014b1c8288e7037"> 6381</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac9fd0ce94821f3a84014b1c8288e7037">MDMR</a>;                              </div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ad8f43cefc57bbce134e5326c37d9c1a3"> 6383</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ad8f43cefc57bbce134e5326c37d9c1a3">MCCR0</a>;                             </div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;       uint8_t RESERVED_3[4];</div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a6771062c89604a70f05bdd7da8a0f107"> 6385</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a6771062c89604a70f05bdd7da8a0f107">MCCR1</a>;                             </div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;       uint8_t RESERVED_4[4];</div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a6046f0dc993f19639a18bd89f0476876"> 6387</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a6046f0dc993f19639a18bd89f0476876">MFCR</a>;                              </div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#affe4df9e07262245a9b536093d6040ea"> 6388</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#affe4df9e07262245a9b536093d6040ea">MFSR</a>;                              </div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#aa7f5ff6a18fbcb2962eb8234a861a17e"> 6389</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#aa7f5ff6a18fbcb2962eb8234a861a17e">MTDR</a>;                              </div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;       uint8_t RESERVED_5[12];</div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae8413abac61e24fb98756ef096c4f5e8"> 6391</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae8413abac61e24fb98756ef096c4f5e8">MRDR</a>;                              </div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;       uint8_t RESERVED_6[156];</div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a57d0b113c07197d94aef6df792943675"> 6393</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a57d0b113c07197d94aef6df792943675">SCR</a>;                               </div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a3b6c3c6c131721f90bf928fb15a36613"> 6394</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a3b6c3c6c131721f90bf928fb15a36613">SSR</a>;                               </div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#af50575f71f8e721c82d4246ee127b9c4"> 6395</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#af50575f71f8e721c82d4246ee127b9c4">SIER</a>;                              </div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#acfa86057c17ca9a44fd691ea56dc8829"> 6396</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#acfa86057c17ca9a44fd691ea56dc8829">SDER</a>;                              </div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;       uint8_t RESERVED_7[4];</div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ac59001cc45350be99128e45358da4a31"> 6398</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ac59001cc45350be99128e45358da4a31">SCFGR1</a>;                            </div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a8a45d1bfdfa8c4e81c889456179860a5"> 6399</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a8a45d1bfdfa8c4e81c889456179860a5">SCFGR2</a>;                            </div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;       uint8_t RESERVED_8[20];</div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a9433fe429ff678f5af0604f86390661e"> 6401</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a9433fe429ff678f5af0604f86390661e">SAMR</a>;                              </div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;       uint8_t RESERVED_9[12];</div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a6975297d051329a32663a588cbaccb4b"> 6403</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a6975297d051329a32663a588cbaccb4b">SASR</a>;                              </div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a4f6c1d5f91cb14081e7312ac45c0d2a4"> 6404</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a4f6c1d5f91cb14081e7312ac45c0d2a4">STAR</a>;                              </div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;       uint8_t RESERVED_10[8];</div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#a543761fdf0f313f82de2f810b43cc1f7"> 6406</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i2_c___type.html#a543761fdf0f313f82de2f810b43cc1f7">STDR</a>;                              </div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;       uint8_t RESERVED_11[12];</div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="struct_l_p_i2_c___type.html#ae5a2310b0ff7b665b6ea25f4a3880211"> 6408</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i2_c___type.html#ae5a2310b0ff7b665b6ea25f4a3880211">SRDR</a>;                              </div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;} <a class="code" href="struct_l_p_i2_c___type.html">LPI2C_Type</a>, *<a class="code" href="struct_l_p_i2_c___type.html">LPI2C_MemMapPtr</a>;</div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;</div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabc391c8d75d4160407ee4197c09a52bf"> 6412</a></span>&#160;<span class="preprocessor">#define LPI2C_INSTANCE_COUNT                     (2u)</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;</div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;</div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="comment">/* LPI2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabdd14194513906fe41137b0797d109ba"> 6417</a></span>&#160;<span class="preprocessor">#define LPI2C0_BASE                              (0x40066000u)</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;</div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga7701382ade504d7eddda8c1231279cec"> 6419</a></span>&#160;<span class="preprocessor">#define LPI2C0                                   ((LPI2C_Type *)LPI2C0_BASE)</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;</div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gaa59fe0e839ae800bc9ce95903b184fb0"> 6421</a></span>&#160;<span class="preprocessor">#define LPI2C1_BASE                              (0x40067000u)</span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;</div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gae9ef15442986812d986ae9cc6b4cdf88"> 6423</a></span>&#160;<span class="preprocessor">#define LPI2C1                                   ((LPI2C_Type *)LPI2C1_BASE)</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;</div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga5e9ac84e0af904cbab68bcc02674da6f"> 6425</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_ADDRS                         { LPI2C0_BASE, LPI2C1_BASE }</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;</div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9389abaa0248cd70e7bd4486a0198f4f"> 6427</a></span>&#160;<span class="preprocessor">#define LPI2C_BASE_PTRS                          { LPI2C0, LPI2C1 }</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;</div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga499e1757fe30f5cc3a3d7ffa99068351"> 6429</a></span>&#160;<span class="preprocessor">#define LPI2C_IRQS_ARR_COUNT                     (2u)</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#gabec6c77b1767ad6ae280879085ac9d52"> 6431</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS_CH_COUNT               (1u)</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;</div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga90595059fe846995b8157b2a0d465f85"> 6433</a></span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS_CH_COUNT                (1u)</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;</div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___l_p_i2_c___peripheral___access___layer.html#ga9bb76232a6e6b0adb2d45cb099444d1d"> 6435</a></span>&#160;<span class="preprocessor">#define LPI2C_MASTER_IRQS                        { LPI2C0_Master_IRQn, LPI2C1_Master_IRQn }</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define LPI2C_SLAVE_IRQS                         { LPI2C0_Slave_IRQn, LPI2C1_Slave_IRQn }</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;</div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="comment">   -- LPI2C Register Masks</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_MASK                 0xFFFFu</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_SHIFT                0u</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE_WIDTH                16u</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define LPI2C_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_FEATURE_SHIFT))&amp;LPI2C_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_MASK                   0xFF0000u</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_SHIFT                  16u</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR_WIDTH                  8u</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MINOR_SHIFT))&amp;LPI2C_VERID_MINOR_MASK)</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_MASK                   0xFF000000u</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_SHIFT                  24u</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR_WIDTH                  8u</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define LPI2C_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_VERID_MAJOR_SHIFT))&amp;LPI2C_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_MASK                 0xFu</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_SHIFT                0u</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO_WIDTH                4u</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MTXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MTXFIFO_SHIFT))&amp;LPI2C_PARAM_MTXFIFO_MASK)</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_MASK                 0xF00u</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_SHIFT                8u</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO_WIDTH                4u</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define LPI2C_PARAM_MRXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_PARAM_MRXFIFO_SHIFT))&amp;LPI2C_PARAM_MRXFIFO_MASK)</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_MASK                       0x1u</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_SHIFT                      0u</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN_WIDTH                      1u</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define LPI2C_MCR_MEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_MEN_SHIFT))&amp;LPI2C_MCR_MEN_MASK)</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_MASK                       0x2u</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_SHIFT                      1u</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST_WIDTH                      1u</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RST_SHIFT))&amp;LPI2C_MCR_RST_MASK)</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_MASK                     0x4u</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_SHIFT                    2u</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN_WIDTH                    1u</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DOZEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DOZEN_SHIFT))&amp;LPI2C_MCR_DOZEN_MASK)</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_MASK                     0x8u</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_SHIFT                    3u</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN_WIDTH                    1u</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define LPI2C_MCR_DBGEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_DBGEN_SHIFT))&amp;LPI2C_MCR_DBGEN_MASK)</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_MASK                       0x100u</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_SHIFT                      8u</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF_WIDTH                      1u</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RTF_SHIFT))&amp;LPI2C_MCR_RTF_MASK)</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_MASK                       0x200u</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_SHIFT                      9u</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF_WIDTH                      1u</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define LPI2C_MCR_RRF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCR_RRF_SHIFT))&amp;LPI2C_MCR_RRF_MASK)</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_MASK                       0x1u</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_SHIFT                      0u</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF_WIDTH                      1u</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define LPI2C_MSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_TDF_SHIFT))&amp;LPI2C_MSR_TDF_MASK)</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_MASK                       0x2u</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_SHIFT                      1u</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF_WIDTH                      1u</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define LPI2C_MSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_RDF_SHIFT))&amp;LPI2C_MSR_RDF_MASK)</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_MASK                       0x100u</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_SHIFT                      8u</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF_WIDTH                      1u</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define LPI2C_MSR_EPF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_EPF_SHIFT))&amp;LPI2C_MSR_EPF_MASK)</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_MASK                       0x200u</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_SHIFT                      9u</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF_WIDTH                      1u</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define LPI2C_MSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_SDF_SHIFT))&amp;LPI2C_MSR_SDF_MASK)</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_MASK                       0x400u</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_SHIFT                      10u</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF_WIDTH                      1u</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define LPI2C_MSR_NDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_NDF_SHIFT))&amp;LPI2C_MSR_NDF_MASK)</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_MASK                       0x800u</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_SHIFT                      11u</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF_WIDTH                      1u</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define LPI2C_MSR_ALF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_ALF_SHIFT))&amp;LPI2C_MSR_ALF_MASK)</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_MASK                       0x1000u</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_SHIFT                      12u</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF_WIDTH                      1u</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define LPI2C_MSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_FEF_SHIFT))&amp;LPI2C_MSR_FEF_MASK)</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_MASK                      0x2000u</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_SHIFT                     13u</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF_WIDTH                     1u</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define LPI2C_MSR_PLTF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_PLTF_SHIFT))&amp;LPI2C_MSR_PLTF_MASK)</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_MASK                       0x4000u</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_SHIFT                      14u</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF_WIDTH                      1u</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define LPI2C_MSR_DMF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_DMF_SHIFT))&amp;LPI2C_MSR_DMF_MASK)</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_MASK                       0x1000000u</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_SHIFT                      24u</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF_WIDTH                      1u</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define LPI2C_MSR_MBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_MBF_SHIFT))&amp;LPI2C_MSR_MBF_MASK)</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_MASK                       0x2000000u</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_SHIFT                      25u</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF_WIDTH                      1u</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define LPI2C_MSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MSR_BBF_SHIFT))&amp;LPI2C_MSR_BBF_MASK)</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_MASK                     0x1u</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_SHIFT                    0u</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE_WIDTH                    1u</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define LPI2C_MIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_TDIE_SHIFT))&amp;LPI2C_MIER_TDIE_MASK)</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_MASK                     0x2u</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_SHIFT                    1u</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE_WIDTH                    1u</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define LPI2C_MIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_RDIE_SHIFT))&amp;LPI2C_MIER_RDIE_MASK)</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_MASK                     0x100u</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_SHIFT                    8u</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE_WIDTH                    1u</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define LPI2C_MIER_EPIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_EPIE_SHIFT))&amp;LPI2C_MIER_EPIE_MASK)</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_MASK                     0x200u</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_SHIFT                    9u</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE_WIDTH                    1u</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define LPI2C_MIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_SDIE_SHIFT))&amp;LPI2C_MIER_SDIE_MASK)</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_MASK                     0x400u</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_SHIFT                    10u</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE_WIDTH                    1u</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define LPI2C_MIER_NDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_NDIE_SHIFT))&amp;LPI2C_MIER_NDIE_MASK)</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_MASK                     0x800u</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_SHIFT                    11u</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE_WIDTH                    1u</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define LPI2C_MIER_ALIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_ALIE_SHIFT))&amp;LPI2C_MIER_ALIE_MASK)</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_MASK                     0x1000u</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_SHIFT                    12u</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE_WIDTH                    1u</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define LPI2C_MIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_FEIE_SHIFT))&amp;LPI2C_MIER_FEIE_MASK)</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_MASK                    0x2000u</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_SHIFT                   13u</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE_WIDTH                   1u</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define LPI2C_MIER_PLTIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_PLTIE_SHIFT))&amp;LPI2C_MIER_PLTIE_MASK)</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_MASK                     0x4000u</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_SHIFT                    14u</span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE_WIDTH                    1u</span></div><div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor">#define LPI2C_MIER_DMIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MIER_DMIE_SHIFT))&amp;LPI2C_MIER_DMIE_MASK)</span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="comment">/* MDER Bit Fields */</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_MASK                     0x1u</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_SHIFT                    0u</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE_WIDTH                    1u</span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define LPI2C_MDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_TDDE_SHIFT))&amp;LPI2C_MDER_TDDE_MASK)</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_MASK                     0x2u</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_SHIFT                    1u</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE_WIDTH                    1u</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define LPI2C_MDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDER_RDDE_SHIFT))&amp;LPI2C_MDER_RDDE_MASK)</span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="comment">/* MCFGR0 Bit Fields */</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_MASK                   0x1u</span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_SHIFT                  0u</span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN_WIDTH                  1u</span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HREN_SHIFT))&amp;LPI2C_MCFGR0_HREN_MASK)</span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_MASK                  0x2u</span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_SHIFT                 1u</span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL_WIDTH                 1u</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRPOL_SHIFT))&amp;LPI2C_MCFGR0_HRPOL_MASK)</span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_MASK                  0x4u</span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_SHIFT                 2u</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL_WIDTH                 1u</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_HRSEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_HRSEL_SHIFT))&amp;LPI2C_MCFGR0_HRSEL_MASK)</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_MASK                0x100u</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_SHIFT               8u</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO_WIDTH               1u</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_CIRFIFO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_CIRFIFO_SHIFT))&amp;LPI2C_MCFGR0_CIRFIFO_MASK)</span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_MASK                   0x200u</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_SHIFT                  9u</span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO_WIDTH                  1u</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR0_RDMO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR0_RDMO_SHIFT))&amp;LPI2C_MCFGR0_RDMO_MASK)</span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="comment">/* MCFGR1 Bit Fields */</span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_MASK               0x7u</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_SHIFT              0u</span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE_WIDTH              3u</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PRESCALE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PRESCALE_SHIFT))&amp;LPI2C_MCFGR1_PRESCALE_MASK)</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_MASK               0x100u</span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_SHIFT              8u</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP_WIDTH              1u</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_AUTOSTOP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_AUTOSTOP_SHIFT))&amp;LPI2C_MCFGR1_AUTOSTOP_MASK)</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_MASK                 0x200u</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_SHIFT                9u</span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK_WIDTH                1u</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_IGNACK_SHIFT))&amp;LPI2C_MCFGR1_IGNACK_MASK)</span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_MASK                0x400u</span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_SHIFT               10u</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG_WIDTH               1u</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_TIMECFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_TIMECFG_SHIFT))&amp;LPI2C_MCFGR1_TIMECFG_MASK)</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_MASK                 0x70000u</span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_SHIFT                16u</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG_WIDTH                3u</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_MATCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_MATCFG_SHIFT))&amp;LPI2C_MCFGR1_MATCFG_MASK)</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_MASK                 0x7000000u</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_SHIFT                24u</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG_WIDTH                3u</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR1_PINCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR1_PINCFG_SHIFT))&amp;LPI2C_MCFGR1_PINCFG_MASK)</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="comment">/* MCFGR2 Bit Fields */</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_MASK                0xFFFu</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_SHIFT               0u</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE_WIDTH               12u</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_BUSIDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_BUSIDLE_SHIFT))&amp;LPI2C_MCFGR2_BUSIDLE_MASK)</span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_MASK                0xF0000u</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_SHIFT               16u</span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL_WIDTH               4u</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSCL_SHIFT))&amp;LPI2C_MCFGR2_FILTSCL_MASK)</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_MASK                0xF000000u</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_SHIFT               24u</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA_WIDTH               4u</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR2_FILTSDA_SHIFT))&amp;LPI2C_MCFGR2_FILTSDA_MASK)</span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="comment">/* MCFGR3 Bit Fields */</span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_MASK                 0xFFF00u</span></div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_SHIFT                8u</span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW_WIDTH                12u</span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define LPI2C_MCFGR3_PINLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCFGR3_PINLOW_SHIFT))&amp;LPI2C_MCFGR3_PINLOW_MASK)</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="comment">/* MDMR Bit Fields */</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_MASK                   0xFFu</span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_SHIFT                  0u</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0_WIDTH                  8u</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH0_SHIFT))&amp;LPI2C_MDMR_MATCH0_MASK)</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_MASK                   0xFF0000u</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_SHIFT                  16u</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1_WIDTH                  8u</span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor">#define LPI2C_MDMR_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MDMR_MATCH1_SHIFT))&amp;LPI2C_MDMR_MATCH1_MASK)</span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment">/* MCCR0 Bit Fields */</span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_MASK                   0x3Fu</span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_SHIFT                  0u</span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO_WIDTH                  6u</span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKLO_SHIFT))&amp;LPI2C_MCCR0_CLKLO_MASK)</span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_MASK                   0x3F00u</span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_SHIFT                  8u</span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI_WIDTH                  6u</span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_CLKHI_SHIFT))&amp;LPI2C_MCCR0_CLKHI_MASK)</span></div><div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_MASK                 0x3F0000u</span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_SHIFT                16u</span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD_WIDTH                6u</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_SETHOLD_SHIFT))&amp;LPI2C_MCCR0_SETHOLD_MASK)</span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_MASK                  0x3F000000u</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_SHIFT                 24u</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD_WIDTH                 6u</span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define LPI2C_MCCR0_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR0_DATAVD_SHIFT))&amp;LPI2C_MCCR0_DATAVD_MASK)</span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">/* MCCR1 Bit Fields */</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_MASK                   0x3Fu</span></div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_SHIFT                  0u</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO_WIDTH                  6u</span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKLO(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKLO_SHIFT))&amp;LPI2C_MCCR1_CLKLO_MASK)</span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_MASK                   0x3F00u</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_SHIFT                  8u</span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI_WIDTH                  6u</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_CLKHI(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_CLKHI_SHIFT))&amp;LPI2C_MCCR1_CLKHI_MASK)</span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_MASK                 0x3F0000u</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_SHIFT                16u</span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD_WIDTH                6u</span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_SETHOLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_SETHOLD_SHIFT))&amp;LPI2C_MCCR1_SETHOLD_MASK)</span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_MASK                  0x3F000000u</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_SHIFT                 24u</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD_WIDTH                 6u</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define LPI2C_MCCR1_DATAVD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MCCR1_DATAVD_SHIFT))&amp;LPI2C_MCCR1_DATAVD_MASK)</span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment">/* MFCR Bit Fields */</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_MASK                  0x3u</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_SHIFT                 0u</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER_WIDTH                 2u</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_TXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_TXWATER_SHIFT))&amp;LPI2C_MFCR_TXWATER_MASK)</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_MASK                  0x30000u</span></div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_SHIFT                 16u</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER_WIDTH                 2u</span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define LPI2C_MFCR_RXWATER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFCR_RXWATER_SHIFT))&amp;LPI2C_MFCR_RXWATER_MASK)</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="comment">/* MFSR Bit Fields */</span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_MASK                  0x7u</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_SHIFT                 0u</span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT_WIDTH                 3u</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_TXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_TXCOUNT_SHIFT))&amp;LPI2C_MFSR_TXCOUNT_MASK)</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_MASK                  0x70000u</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_SHIFT                 16u</span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT_WIDTH                 3u</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define LPI2C_MFSR_RXCOUNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MFSR_RXCOUNT_SHIFT))&amp;LPI2C_MFSR_RXCOUNT_MASK)</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="comment">/* MTDR Bit Fields */</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_MASK                     0xFFu</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_SHIFT                    0u</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA_WIDTH                    8u</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_DATA_SHIFT))&amp;LPI2C_MTDR_DATA_MASK)</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_MASK                      0x700u</span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_SHIFT                     8u</span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD_WIDTH                     3u</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define LPI2C_MTDR_CMD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MTDR_CMD_SHIFT))&amp;LPI2C_MTDR_CMD_MASK)</span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="comment">/* MRDR Bit Fields */</span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_MASK                     0xFFu</span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_SHIFT                    0u</span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA_WIDTH                    8u</span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_DATA_SHIFT))&amp;LPI2C_MRDR_DATA_MASK)</span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_MASK                  0x4000u</span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_SHIFT                 14u</span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY_WIDTH                 1u</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define LPI2C_MRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_MRDR_RXEMPTY_SHIFT))&amp;LPI2C_MRDR_RXEMPTY_MASK)</span></div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_MASK                       0x1u</span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_SHIFT                      0u</span></div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN_WIDTH                      1u</span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define LPI2C_SCR_SEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_SEN_SHIFT))&amp;LPI2C_SCR_SEN_MASK)</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_MASK                       0x2u</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_SHIFT                      1u</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST_WIDTH                      1u</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define LPI2C_SCR_RST(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_RST_SHIFT))&amp;LPI2C_SCR_RST_MASK)</span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_MASK                    0x10u</span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_SHIFT                   4u</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN_WIDTH                   1u</span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTEN_SHIFT))&amp;LPI2C_SCR_FILTEN_MASK)</span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_MASK                    0x20u</span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_SHIFT                   5u</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ_WIDTH                   1u</span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define LPI2C_SCR_FILTDZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCR_FILTDZ_SHIFT))&amp;LPI2C_SCR_FILTDZ_MASK)</span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="comment">/* SSR Bit Fields */</span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_MASK                       0x1u</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_SHIFT                      0u</span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF_WIDTH                      1u</span></div><div class="line"><a name="l06749"></a><span class="lineno"> 6749</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TDF_SHIFT))&amp;LPI2C_SSR_TDF_MASK)</span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_MASK                       0x2u</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_SHIFT                      1u</span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF_WIDTH                      1u</span></div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RDF_SHIFT))&amp;LPI2C_SSR_RDF_MASK)</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_MASK                       0x4u</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_SHIFT                      2u</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF_WIDTH                      1u</span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AVF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AVF_SHIFT))&amp;LPI2C_SSR_AVF_MASK)</span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_MASK                       0x8u</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_SHIFT                      3u</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF_WIDTH                      1u</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;<span class="preprocessor">#define LPI2C_SSR_TAF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_TAF_SHIFT))&amp;LPI2C_SSR_TAF_MASK)</span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_MASK                       0x100u</span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_SHIFT                      8u</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF_WIDTH                      1u</span></div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define LPI2C_SSR_RSF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_RSF_SHIFT))&amp;LPI2C_SSR_RSF_MASK)</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_MASK                       0x200u</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_SHIFT                      9u</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF_WIDTH                      1u</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SDF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SDF_SHIFT))&amp;LPI2C_SSR_SDF_MASK)</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_MASK                       0x400u</span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_SHIFT                      10u</span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF_WIDTH                      1u</span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BEF_SHIFT))&amp;LPI2C_SSR_BEF_MASK)</span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_MASK                       0x800u</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_SHIFT                      11u</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF_WIDTH                      1u</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define LPI2C_SSR_FEF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_FEF_SHIFT))&amp;LPI2C_SSR_FEF_MASK)</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_MASK                      0x1000u</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_SHIFT                     12u</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F_WIDTH                     1u</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM0F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM0F_SHIFT))&amp;LPI2C_SSR_AM0F_MASK)</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_MASK                      0x2000u</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_SHIFT                     13u</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F_WIDTH                     1u</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define LPI2C_SSR_AM1F(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_AM1F_SHIFT))&amp;LPI2C_SSR_AM1F_MASK)</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_MASK                       0x4000u</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_SHIFT                      14u</span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF_WIDTH                      1u</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define LPI2C_SSR_GCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_GCF_SHIFT))&amp;LPI2C_SSR_GCF_MASK)</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_MASK                      0x8000u</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_SHIFT                     15u</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF_WIDTH                     1u</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SARF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SARF_SHIFT))&amp;LPI2C_SSR_SARF_MASK)</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_MASK                       0x1000000u</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_SHIFT                      24u</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF_WIDTH                      1u</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor">#define LPI2C_SSR_SBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_SBF_SHIFT))&amp;LPI2C_SSR_SBF_MASK)</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_MASK                       0x2000000u</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_SHIFT                      25u</span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF_WIDTH                      1u</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define LPI2C_SSR_BBF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SSR_BBF_SHIFT))&amp;LPI2C_SSR_BBF_MASK)</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="comment">/* SIER Bit Fields */</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_MASK                     0x1u</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_SHIFT                    0u</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE_WIDTH                    1u</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TDIE_SHIFT))&amp;LPI2C_SIER_TDIE_MASK)</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_MASK                     0x2u</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_SHIFT                    1u</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE_WIDTH                    1u</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RDIE_SHIFT))&amp;LPI2C_SIER_RDIE_MASK)</span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_MASK                     0x4u</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_SHIFT                    2u</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE_WIDTH                    1u</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AVIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AVIE_SHIFT))&amp;LPI2C_SIER_AVIE_MASK)</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_MASK                     0x8u</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_SHIFT                    3u</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE_WIDTH                    1u</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define LPI2C_SIER_TAIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_TAIE_SHIFT))&amp;LPI2C_SIER_TAIE_MASK)</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_MASK                     0x100u</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_SHIFT                    8u</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE_WIDTH                    1u</span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define LPI2C_SIER_RSIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_RSIE_SHIFT))&amp;LPI2C_SIER_RSIE_MASK)</span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_MASK                     0x200u</span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_SHIFT                    9u</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE_WIDTH                    1u</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SDIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SDIE_SHIFT))&amp;LPI2C_SIER_SDIE_MASK)</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_MASK                     0x400u</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_SHIFT                    10u</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE_WIDTH                    1u</span></div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="preprocessor">#define LPI2C_SIER_BEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_BEIE_SHIFT))&amp;LPI2C_SIER_BEIE_MASK)</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_MASK                     0x800u</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_SHIFT                    11u</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE_WIDTH                    1u</span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define LPI2C_SIER_FEIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_FEIE_SHIFT))&amp;LPI2C_SIER_FEIE_MASK)</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_MASK                    0x1000u</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_SHIFT                   12u</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE_WIDTH                   1u</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM0IE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM0IE_SHIFT))&amp;LPI2C_SIER_AM0IE_MASK)</span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_MASK                     0x2000u</span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_SHIFT                    13u</span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F_WIDTH                    1u</span></div><div class="line"><a name="l06842"></a><span class="lineno"> 6842</span>&#160;<span class="preprocessor">#define LPI2C_SIER_AM1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_AM1F_SHIFT))&amp;LPI2C_SIER_AM1F_MASK)</span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_MASK                     0x4000u</span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_SHIFT                    14u</span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE_WIDTH                    1u</span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define LPI2C_SIER_GCIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_GCIE_SHIFT))&amp;LPI2C_SIER_GCIE_MASK)</span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_MASK                    0x8000u</span></div><div class="line"><a name="l06848"></a><span class="lineno"> 6848</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_SHIFT                   15u</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE_WIDTH                   1u</span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define LPI2C_SIER_SARIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SIER_SARIE_SHIFT))&amp;LPI2C_SIER_SARIE_MASK)</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="comment">/* SDER Bit Fields */</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_MASK                     0x1u</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_SHIFT                    0u</span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE_WIDTH                    1u</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define LPI2C_SDER_TDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_TDDE_SHIFT))&amp;LPI2C_SDER_TDDE_MASK)</span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_MASK                     0x2u</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_SHIFT                    1u</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE_WIDTH                    1u</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define LPI2C_SDER_RDDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_RDDE_SHIFT))&amp;LPI2C_SDER_RDDE_MASK)</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_MASK                     0x4u</span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_SHIFT                    2u</span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE_WIDTH                    1u</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define LPI2C_SDER_AVDE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SDER_AVDE_SHIFT))&amp;LPI2C_SDER_AVDE_MASK)</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="comment">/* SCFGR1 Bit Fields */</span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_MASK               0x1u</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_SHIFT              0u</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL_WIDTH              1u</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADRSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADRSTALL_SHIFT))&amp;LPI2C_SCFGR1_ADRSTALL_MASK)</span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_MASK                0x2u</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_SHIFT               1u</span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL_WIDTH               1u</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXSTALL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXSTALL_SHIFT))&amp;LPI2C_SCFGR1_RXSTALL_MASK)</span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_MASK               0x4u</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_SHIFT              2u</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL_WIDTH              1u</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXDSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXDSTALL_SHIFT))&amp;LPI2C_SCFGR1_TXDSTALL_MASK)</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_MASK               0x8u</span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_SHIFT              3u</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL_WIDTH              1u</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ACKSTALL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ACKSTALL_SHIFT))&amp;LPI2C_SCFGR1_ACKSTALL_MASK)</span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_MASK                   0x100u</span></div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_SHIFT                  8u</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN_WIDTH                  1u</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_GCEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_GCEN_SHIFT))&amp;LPI2C_SCFGR1_GCEN_MASK)</span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_MASK                   0x200u</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_SHIFT                  9u</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN_WIDTH                  1u</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_SAEN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_SAEN_SHIFT))&amp;LPI2C_SCFGR1_SAEN_MASK)</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_MASK                  0x400u</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_SHIFT                 10u</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG_WIDTH                 1u</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_TXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_TXCFG_SHIFT))&amp;LPI2C_SCFGR1_TXCFG_MASK)</span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_MASK                  0x800u</span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_SHIFT                 11u</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG_WIDTH                 1u</span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_RXCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_RXCFG_SHIFT))&amp;LPI2C_SCFGR1_RXCFG_MASK)</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_MASK                 0x1000u</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_SHIFT                12u</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK_WIDTH                1u</span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_IGNACK(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_IGNACK_SHIFT))&amp;LPI2C_SCFGR1_IGNACK_MASK)</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_MASK                  0x2000u</span></div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_SHIFT                 13u</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN_WIDTH                 1u</span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_HSMEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_HSMEN_SHIFT))&amp;LPI2C_SCFGR1_HSMEN_MASK)</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_MASK                0x70000u</span></div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_SHIFT               16u</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG_WIDTH               3u</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR1_ADDRCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR1_ADDRCFG_SHIFT))&amp;LPI2C_SCFGR1_ADDRCFG_MASK)</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/* SCFGR2 Bit Fields */</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_MASK                0xFu</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_SHIFT               0u</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD_WIDTH               4u</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_CLKHOLD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_CLKHOLD_SHIFT))&amp;LPI2C_SCFGR2_CLKHOLD_MASK)</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_MASK                 0x3F00u</span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_SHIFT                8u</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD_WIDTH                6u</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_DATAVD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_DATAVD_SHIFT))&amp;LPI2C_SCFGR2_DATAVD_MASK)</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_MASK                0xF0000u</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_SHIFT               16u</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL_WIDTH               4u</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSCL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSCL_SHIFT))&amp;LPI2C_SCFGR2_FILTSCL_MASK)</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_MASK                0xF000000u</span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_SHIFT               24u</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA_WIDTH               4u</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define LPI2C_SCFGR2_FILTSDA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SCFGR2_FILTSDA_SHIFT))&amp;LPI2C_SCFGR2_FILTSDA_MASK)</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="comment">/* SAMR Bit Fields */</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_MASK                    0x7FEu</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_SHIFT                   1u</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0_WIDTH                   10u</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR0_SHIFT))&amp;LPI2C_SAMR_ADDR0_MASK)</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_MASK                    0x7FE0000u</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_SHIFT                   17u</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1_WIDTH                   10u</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define LPI2C_SAMR_ADDR1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SAMR_ADDR1_SHIFT))&amp;LPI2C_SAMR_ADDR1_MASK)</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="comment">/* SASR Bit Fields */</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_MASK                    0x7FFu</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_SHIFT                   0u</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR_WIDTH                   11u</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define LPI2C_SASR_RADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_RADDR_SHIFT))&amp;LPI2C_SASR_RADDR_MASK)</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_MASK                      0x4000u</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_SHIFT                     14u</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV_WIDTH                     1u</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="preprocessor">#define LPI2C_SASR_ANV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SASR_ANV_SHIFT))&amp;LPI2C_SASR_ANV_MASK)</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/* STAR Bit Fields */</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_MASK                   0x1u</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_SHIFT                  0u</span></div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK_WIDTH                  1u</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">#define LPI2C_STAR_TXNACK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STAR_TXNACK_SHIFT))&amp;LPI2C_STAR_TXNACK_MASK)</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="comment">/* STDR Bit Fields */</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_MASK                     0xFFu</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_SHIFT                    0u</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA_WIDTH                    8u</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;<span class="preprocessor">#define LPI2C_STDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_STDR_DATA_SHIFT))&amp;LPI2C_STDR_DATA_MASK)</span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="comment">/* SRDR Bit Fields */</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_MASK                     0xFFu</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_SHIFT                    0u</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA_WIDTH                    8u</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_DATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_DATA_SHIFT))&amp;LPI2C_SRDR_DATA_MASK)</span></div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_MASK                  0x4000u</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_SHIFT                 14u</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY_WIDTH                 1u</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_RXEMPTY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_RXEMPTY_SHIFT))&amp;LPI2C_SRDR_RXEMPTY_MASK)</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_MASK                      0x8000u</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_SHIFT                     15u</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF_WIDTH                     1u</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">#define LPI2C_SRDR_SOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPI2C_SRDR_SOF_SHIFT))&amp;LPI2C_SRDR_SOF_MASK)</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160; <span class="comment">/* end of group LPI2C_Register_Masks */</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;</div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160; <span class="comment">/* end of group LPI2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;</div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;</div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment">   -- LPIT Peripheral Access Layer</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;</div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b"> 6989</a></span>&#160;<span class="preprocessor">#define LPIT_TMR_COUNT                           4u</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html"> 6992</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ac62a3c315ce9a23d182f3015c63b8ea1"> 6993</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#ac62a3c315ce9a23d182f3015c63b8ea1">VERID</a>;                             </div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a17356eec1fa1c002eef328f46fee1300"> 6994</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#a17356eec1fa1c002eef328f46fee1300">PARAM</a>;                             </div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a09b32e0e78730c1fb4035b52b910edb0"> 6995</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a09b32e0e78730c1fb4035b52b910edb0">MCR</a>;                               </div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a04cbf9e945df785f18d1031244a60e02"> 6996</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a04cbf9e945df785f18d1031244a60e02">MSR</a>;                               </div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ac4612bcc49c0d8064747e25e12cb7471"> 6997</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ac4612bcc49c0d8064747e25e12cb7471">MIER</a>;                              </div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a346b847916697bcd25c74c9b4236cdba"> 6998</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a346b847916697bcd25c74c9b4236cdba">SETTEN</a>;                            </div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#ad8ab64d88448b19c6c304993d328fdd6"> 6999</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#ad8ab64d88448b19c6c304993d328fdd6">CLRTEN</a>;                            </div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a0e8b7c35acd4c6b92e463486d8b12f9c"> 7002</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a0e8b7c35acd4c6b92e463486d8b12f9c">TVAL</a>;                              </div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#aa88ef421bb59a67b4966e0a347bd8469"> 7003</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_i_t___type.html#aa88ef421bb59a67b4966e0a347bd8469">CVAL</a>;                              </div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="struct_l_p_i_t___type.html#a6cc7d4017a86cb8a7e1e63d67f1ef476"> 7004</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_i_t___type.html#a6cc7d4017a86cb8a7e1e63d67f1ef476">TCTRL</a>;                             </div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;         uint8_t RESERVED_0[4];</div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;  } TMR[<a class="code" href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a>];</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;} <a class="code" href="struct_l_p_i_t___type.html">LPIT_Type</a>, *<a class="code" href="struct_l_p_i_t___type.html">LPIT_MemMapPtr</a>;</div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;</div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gad18c31b2ea8515891fc5c0ca1b8cf0b3"> 7010</a></span>&#160;<span class="preprocessor">#define LPIT_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;</div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="comment">/* LPIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga5010d88a5fbd30c1d67a20c99c234902"> 7015</a></span>&#160;<span class="preprocessor">#define LPIT0_BASE                               (0x40037000u)</span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;</div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga89424e58df849c7843fd494a74e7cabf"> 7017</a></span>&#160;<span class="preprocessor">#define LPIT0                                    ((LPIT_Type *)LPIT0_BASE)</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;</div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga81bd73758f97691dfcf2c7b286aee471"> 7019</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_ADDRS                          { LPIT0_BASE }</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;</div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#ga43bfaf4c159746c32875e1abb26dd83e"> 7021</a></span>&#160;<span class="preprocessor">#define LPIT_BASE_PTRS                           { LPIT0 }</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;</div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gabc86c006747fd93335102f43efb2b4b1"> 7023</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_ARR_COUNT                      (1u)</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;</div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaad25c44636b209b82b189b4fa98977e3"> 7025</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS_CH_COUNT                       (4u)</span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;</div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___l_p_i_t___peripheral___access___layer.html#gaf35616c929d8a1363ac8e9d5a9d7e657"> 7027</a></span>&#160;<span class="preprocessor">#define LPIT_IRQS                                { LPIT0_Ch0_IRQn, LPIT0_Ch1_IRQn, LPIT0_Ch2_IRQn, LPIT0_Ch3_IRQn }</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;</div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;<span class="comment">   -- LPIT Register Masks</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;</div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_MASK                  0xFFFFu</span></div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_SHIFT                 0u</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE_WIDTH                 16u</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define LPIT_VERID_FEATURE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_FEATURE_SHIFT))&amp;LPIT_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_MASK                    0xFF0000u</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_SHIFT                   16u</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR_WIDTH                   8u</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define LPIT_VERID_MINOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MINOR_SHIFT))&amp;LPIT_VERID_MINOR_MASK)</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_MASK                    0xFF000000u</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_SHIFT                   24u</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR_WIDTH                   8u</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">#define LPIT_VERID_MAJOR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_VERID_MAJOR_SHIFT))&amp;LPIT_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_MASK                  0xFFu</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_SHIFT                 0u</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL_WIDTH                 8u</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="preprocessor">#define LPIT_PARAM_CHANNEL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_CHANNEL_SHIFT))&amp;LPIT_PARAM_CHANNEL_MASK)</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_MASK                 0xFF00u</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_SHIFT                8u</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG_WIDTH                8u</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define LPIT_PARAM_EXT_TRIG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_PARAM_EXT_TRIG_SHIFT))&amp;LPIT_PARAM_EXT_TRIG_MASK)</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_MASK                      0x1u</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_SHIFT                     0u</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN_WIDTH                     1u</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define LPIT_MCR_M_CEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_M_CEN_SHIFT))&amp;LPIT_MCR_M_CEN_MASK)</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_MASK                     0x2u</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_SHIFT                    1u</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST_WIDTH                    1u</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="preprocessor">#define LPIT_MCR_SW_RST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_SW_RST_SHIFT))&amp;LPIT_MCR_SW_RST_MASK)</span></div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_MASK                    0x4u</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_SHIFT                   2u</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN_WIDTH                   1u</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">#define LPIT_MCR_DOZE_EN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DOZE_EN_SHIFT))&amp;LPIT_MCR_DOZE_EN_MASK)</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_MASK                     0x8u</span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_SHIFT                    3u</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN_WIDTH                    1u</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define LPIT_MCR_DBG_EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MCR_DBG_EN_SHIFT))&amp;LPIT_MCR_DBG_EN_MASK)</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;<span class="comment">/* MSR Bit Fields */</span></div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_MASK                       0x1u</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_SHIFT                      0u</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0_WIDTH                      1u</span></div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF0_SHIFT))&amp;LPIT_MSR_TIF0_MASK)</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_MASK                       0x2u</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_SHIFT                      1u</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1_WIDTH                      1u</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF1_SHIFT))&amp;LPIT_MSR_TIF1_MASK)</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_MASK                       0x4u</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_SHIFT                      2u</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2_WIDTH                      1u</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF2_SHIFT))&amp;LPIT_MSR_TIF2_MASK)</span></div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_MASK                       0x8u</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_SHIFT                      3u</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3_WIDTH                      1u</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define LPIT_MSR_TIF3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MSR_TIF3_SHIFT))&amp;LPIT_MSR_TIF3_MASK)</span></div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment">/* MIER Bit Fields */</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_MASK                      0x1u</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_SHIFT                     0u</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0_WIDTH                     1u</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE0_SHIFT))&amp;LPIT_MIER_TIE0_MASK)</span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_MASK                      0x2u</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_SHIFT                     1u</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1_WIDTH                     1u</span></div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE1_SHIFT))&amp;LPIT_MIER_TIE1_MASK)</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_MASK                      0x4u</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_SHIFT                     2u</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2_WIDTH                     1u</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE2_SHIFT))&amp;LPIT_MIER_TIE2_MASK)</span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_MASK                      0x8u</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_SHIFT                     3u</span></div><div class="line"><a name="l07109"></a><span class="lineno"> 7109</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3_WIDTH                     1u</span></div><div class="line"><a name="l07110"></a><span class="lineno"> 7110</span>&#160;<span class="preprocessor">#define LPIT_MIER_TIE3(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_MIER_TIE3_SHIFT))&amp;LPIT_MIER_TIE3_MASK)</span></div><div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="comment">/* SETTEN Bit Fields */</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_MASK              0x1u</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_SHIFT             0u</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0_WIDTH             1u</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_0_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_0_MASK)</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_MASK              0x2u</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_SHIFT             1u</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1_WIDTH             1u</span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_1_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_1_MASK)</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_MASK              0x4u</span></div><div class="line"><a name="l07121"></a><span class="lineno"> 7121</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_SHIFT             2u</span></div><div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2_WIDTH             1u</span></div><div class="line"><a name="l07123"></a><span class="lineno"> 7123</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_2_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_2_MASK)</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_MASK              0x8u</span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_SHIFT             3u</span></div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3_WIDTH             1u</span></div><div class="line"><a name="l07127"></a><span class="lineno"> 7127</span>&#160;<span class="preprocessor">#define LPIT_SETTEN_SET_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_SETTEN_SET_T_EN_3_SHIFT))&amp;LPIT_SETTEN_SET_T_EN_3_MASK)</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="comment">/* CLRTEN Bit Fields */</span></div><div class="line"><a name="l07129"></a><span class="lineno"> 7129</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_MASK              0x1u</span></div><div class="line"><a name="l07130"></a><span class="lineno"> 7130</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_SHIFT             0u</span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0_WIDTH             1u</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_0(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_0_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_0_MASK)</span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_MASK              0x2u</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_SHIFT             1u</span></div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1_WIDTH             1u</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_1(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_1_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_1_MASK)</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_MASK              0x4u</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_SHIFT             2u</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2_WIDTH             1u</span></div><div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_2(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_2_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_2_MASK)</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_MASK              0x8u</span></div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_SHIFT             3u</span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3_WIDTH             1u</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor">#define LPIT_CLRTEN_CLR_T_EN_3(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_CLRTEN_CLR_T_EN_3_SHIFT))&amp;LPIT_CLRTEN_CLR_T_EN_3_MASK)</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">/* TMR_TVAL Bit Fields */</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_SHIFT              0u</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL_WIDTH              32u</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="preprocessor">#define LPIT_TMR_TVAL_TMR_VAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TVAL_TMR_VAL_SHIFT))&amp;LPIT_TMR_TVAL_TMR_VAL_MASK)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">/* TMR_CVAL Bit Fields */</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT          0u</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL_WIDTH          32u</span></div><div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define LPIT_TMR_CVAL_TMR_CUR_VAL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_CVAL_TMR_CUR_VAL_SHIFT))&amp;LPIT_TMR_CVAL_TMR_CUR_VAL_MASK)</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;<span class="comment">/* TMR_TCTRL Bit Fields */</span></div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_MASK                 0x1u</span></div><div class="line"><a name="l07157"></a><span class="lineno"> 7157</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_SHIFT                0u</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN_WIDTH                1u</span></div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_T_EN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_T_EN_SHIFT))&amp;LPIT_TMR_TCTRL_T_EN_MASK)</span></div><div class="line"><a name="l07160"></a><span class="lineno"> 7160</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_MASK                0x2u</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_SHIFT               1u</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN_WIDTH               1u</span></div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_CHAIN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_CHAIN_SHIFT))&amp;LPIT_TMR_TCTRL_CHAIN_MASK)</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_MASK                 0xCu</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_SHIFT                2u</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE_WIDTH                2u</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_MODE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_MODE_SHIFT))&amp;LPIT_TMR_TCTRL_MODE_MASK)</span></div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_MASK                 0x10000u</span></div><div class="line"><a name="l07169"></a><span class="lineno"> 7169</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_SHIFT                16u</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT_WIDTH                1u</span></div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOT_SHIFT))&amp;LPIT_TMR_TCTRL_TSOT_MASK)</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_MASK                 0x20000u</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_SHIFT                17u</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI_WIDTH                1u</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TSOI(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TSOI_SHIFT))&amp;LPIT_TMR_TCTRL_TSOI_MASK)</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_MASK                 0x40000u</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_SHIFT                18u</span></div><div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT_WIDTH                1u</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TROT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TROT_SHIFT))&amp;LPIT_TMR_TCTRL_TROT_MASK)</span></div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_MASK              0x800000u</span></div><div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_SHIFT             23u</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC_WIDTH             1u</span></div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SRC_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SRC_MASK)</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_MASK              0xF000000u</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_SHIFT             24u</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL_WIDTH             4u</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="preprocessor">#define LPIT_TMR_TCTRL_TRG_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPIT_TMR_TCTRL_TRG_SEL_SHIFT))&amp;LPIT_TMR_TCTRL_TRG_SEL_MASK)</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160; <span class="comment">/* end of group LPIT_Register_Masks */</span></div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;</div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160; <span class="comment">/* end of group LPIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;</div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;</div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="comment">   -- LPSPI Peripheral Access Layer</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;</div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html"> 7212</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a6e4cd6c842f0be9c26216ec8020b877e"> 7213</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a6e4cd6c842f0be9c26216ec8020b877e">VERID</a>;                             </div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a790b7ba8f38a26ef5b49aa0dd4a37b30"> 7214</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a790b7ba8f38a26ef5b49aa0dd4a37b30">PARAM</a>;                             </div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ac6bf4faa4ff8f04499ae13504a3cd08d"> 7216</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ac6bf4faa4ff8f04499ae13504a3cd08d">CR</a>;                                </div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a93969ba91877bef2d656f95a9983f5b8"> 7217</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a93969ba91877bef2d656f95a9983f5b8">SR</a>;                                </div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a052739c0863600f62280be3a51543274"> 7218</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a052739c0863600f62280be3a51543274">IER</a>;                               </div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a5f5e50abf2d4a440dfd45edc4e75db7f"> 7219</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a5f5e50abf2d4a440dfd45edc4e75db7f">DER</a>;                               </div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ade05739daf1c12b22b5bc7b167746398"> 7220</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ade05739daf1c12b22b5bc7b167746398">CFGR0</a>;                             </div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ac8fd4d2acad570f79deddd19b3350166"> 7221</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ac8fd4d2acad570f79deddd19b3350166">CFGR1</a>;                             </div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;       uint8_t RESERVED_1[8];</div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a6ca2b3a896db41739b21b44c8de244eb"> 7223</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a6ca2b3a896db41739b21b44c8de244eb">DMR0</a>;                              </div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ad47d21763a6647640b80c032292bc18c"> 7224</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ad47d21763a6647640b80c032292bc18c">DMR1</a>;                              </div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a0ca3a085db4f18302f4c8abe0f42f616"> 7226</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a0ca3a085db4f18302f4c8abe0f42f616">CCR</a>;                               </div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;       uint8_t RESERVED_3[20];</div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#ac7572ed1b7ee40abbb11b47bfd7a99d4"> 7228</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#ac7572ed1b7ee40abbb11b47bfd7a99d4">FCR</a>;                               </div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#af3d42129737a90509160b5e522248df6"> 7229</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#af3d42129737a90509160b5e522248df6">FSR</a>;                               </div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a8fdef5accd02c3eb795ebf0727d6ac6e"> 7230</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a8fdef5accd02c3eb795ebf0727d6ac6e">TCR</a>;                               </div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a94c980eeab645c37a1028a4d007717bf"> 7231</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a94c980eeab645c37a1028a4d007717bf">TDR</a>;                               </div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;       uint8_t RESERVED_4[8];</div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a1d22690ae88ad2eb23a5cc5c7fd10bae"> 7233</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a1d22690ae88ad2eb23a5cc5c7fd10bae">RSR</a>;                               </div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="struct_l_p_s_p_i___type.html#a960a60969ca22b283664cbf2046fba24"> 7234</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_s_p_i___type.html#a960a60969ca22b283664cbf2046fba24">RDR</a>;                               </div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;} <a class="code" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a>, *<a class="code" href="struct_l_p_s_p_i___type.html">LPSPI_MemMapPtr</a>;</div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4"> 7238</a></span>&#160;<span class="preprocessor">#define LPSPI_INSTANCE_COUNT                     (3u)</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;</div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;</div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">/* LPSPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4"> 7243</a></span>&#160;<span class="preprocessor">#define LPSPI0_BASE                              (0x4002C000u)</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;</div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538"> 7245</a></span>&#160;<span class="preprocessor">#define LPSPI0                                   ((LPSPI_Type *)LPSPI0_BASE)</span></div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;</div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97"> 7247</a></span>&#160;<span class="preprocessor">#define LPSPI1_BASE                              (0x4002D000u)</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;</div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009"> 7249</a></span>&#160;<span class="preprocessor">#define LPSPI1                                   ((LPSPI_Type *)LPSPI1_BASE)</span></div><div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;</div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d"> 7251</a></span>&#160;<span class="preprocessor">#define LPSPI2_BASE                              (0x4002E000u)</span></div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;</div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d"> 7253</a></span>&#160;<span class="preprocessor">#define LPSPI2                                   ((LPSPI_Type *)LPSPI2_BASE)</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;</div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646"> 7255</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_ADDRS                         { LPSPI0_BASE, LPSPI1_BASE, LPSPI2_BASE }</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;</div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62"> 7257</a></span>&#160;<span class="preprocessor">#define LPSPI_BASE_PTRS                          { LPSPI0, LPSPI1, LPSPI2 }</span></div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;</div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4"> 7259</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_ARR_COUNT                     (1u)</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;</div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045"> 7261</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS_CH_COUNT                      (1u)</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;</div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e"> 7263</a></span>&#160;<span class="preprocessor">#define LPSPI_IRQS                               { LPSPI0_IRQn, LPSPI1_IRQn, LPSPI2_IRQn }</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;</div><div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;<span class="comment">   -- LPSPI Register Masks</span></div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_MASK                 0xFFFFu</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_SHIFT                0u</span></div><div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE_WIDTH                16u</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;<span class="preprocessor">#define LPSPI_VERID_FEATURE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_FEATURE_SHIFT))&amp;LPSPI_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_MASK                   0xFF0000u</span></div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_SHIFT                  16u</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR_WIDTH                  8u</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MINOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MINOR_SHIFT))&amp;LPSPI_VERID_MINOR_MASK)</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_MASK                   0xFF000000u</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_SHIFT                  24u</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR_WIDTH                  8u</span></div><div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define LPSPI_VERID_MAJOR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_VERID_MAJOR_SHIFT))&amp;LPSPI_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_MASK                  0xFFu</span></div><div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_SHIFT                 0u</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO_WIDTH                 8u</span></div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_TXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_TXFIFO_SHIFT))&amp;LPSPI_PARAM_TXFIFO_MASK)</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_MASK                  0xFF00u</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_SHIFT                 8u</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO_WIDTH                 8u</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define LPSPI_PARAM_RXFIFO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_PARAM_RXFIFO_SHIFT))&amp;LPSPI_PARAM_RXFIFO_MASK)</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_MASK                        0x1u</span></div><div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_SHIFT                       0u</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN_WIDTH                       1u</span></div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="preprocessor">#define LPSPI_CR_MEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_MEN_SHIFT))&amp;LPSPI_CR_MEN_MASK)</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_MASK                        0x2u</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_SHIFT                       1u</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor">#define LPSPI_CR_RST_WIDTH                       1u</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define LPSPI_CR_RST(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RST_SHIFT))&amp;LPSPI_CR_RST_MASK)</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_MASK                      0x4u</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_SHIFT                     2u</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN_WIDTH                     1u</span></div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="preprocessor">#define LPSPI_CR_DOZEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DOZEN_SHIFT))&amp;LPSPI_CR_DOZEN_MASK)</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_MASK                      0x8u</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_SHIFT                     3u</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN_WIDTH                     1u</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="preprocessor">#define LPSPI_CR_DBGEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_DBGEN_SHIFT))&amp;LPSPI_CR_DBGEN_MASK)</span></div><div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_MASK                        0x100u</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_SHIFT                       8u</span></div><div class="line"><a name="l07315"></a><span class="lineno"> 7315</span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF_WIDTH                       1u</span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define LPSPI_CR_RTF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RTF_SHIFT))&amp;LPSPI_CR_RTF_MASK)</span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_MASK                        0x200u</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_SHIFT                       9u</span></div><div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF_WIDTH                       1u</span></div><div class="line"><a name="l07320"></a><span class="lineno"> 7320</span>&#160;<span class="preprocessor">#define LPSPI_CR_RRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CR_RRF_SHIFT))&amp;LPSPI_CR_RRF_MASK)</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_MASK                        0x1u</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_SHIFT                       0u</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF_WIDTH                       1u</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define LPSPI_SR_TDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TDF_SHIFT))&amp;LPSPI_SR_TDF_MASK)</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_MASK                        0x2u</span></div><div class="line"><a name="l07327"></a><span class="lineno"> 7327</span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_SHIFT                       1u</span></div><div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF_WIDTH                       1u</span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;<span class="preprocessor">#define LPSPI_SR_RDF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_RDF_SHIFT))&amp;LPSPI_SR_RDF_MASK)</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_MASK                        0x100u</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_SHIFT                       8u</span></div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF_WIDTH                       1u</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor">#define LPSPI_SR_WCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_WCF_SHIFT))&amp;LPSPI_SR_WCF_MASK)</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_MASK                        0x200u</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_SHIFT                       9u</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF_WIDTH                       1u</span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define LPSPI_SR_FCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_FCF_SHIFT))&amp;LPSPI_SR_FCF_MASK)</span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_MASK                        0x400u</span></div><div class="line"><a name="l07339"></a><span class="lineno"> 7339</span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_SHIFT                       10u</span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF_WIDTH                       1u</span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor">#define LPSPI_SR_TCF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TCF_SHIFT))&amp;LPSPI_SR_TCF_MASK)</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_MASK                        0x800u</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_SHIFT                       11u</span></div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF_WIDTH                       1u</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define LPSPI_SR_TEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_TEF_SHIFT))&amp;LPSPI_SR_TEF_MASK)</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_MASK                        0x1000u</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_SHIFT                       12u</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define LPSPI_SR_REF_WIDTH                       1u</span></div><div class="line"><a name="l07349"></a><span class="lineno"> 7349</span>&#160;<span class="preprocessor">#define LPSPI_SR_REF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_REF_SHIFT))&amp;LPSPI_SR_REF_MASK)</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_MASK                        0x2000u</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_SHIFT                       13u</span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF_WIDTH                       1u</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="preprocessor">#define LPSPI_SR_DMF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_DMF_SHIFT))&amp;LPSPI_SR_DMF_MASK)</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_MASK                        0x1000000u</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_SHIFT                       24u</span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF_WIDTH                       1u</span></div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="preprocessor">#define LPSPI_SR_MBF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_SR_MBF_SHIFT))&amp;LPSPI_SR_MBF_MASK)</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_MASK                      0x1u</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_SHIFT                     0u</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE_WIDTH                     1u</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="preprocessor">#define LPSPI_IER_TDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TDIE_SHIFT))&amp;LPSPI_IER_TDIE_MASK)</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_MASK                      0x2u</span></div><div class="line"><a name="l07364"></a><span class="lineno"> 7364</span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_SHIFT                     1u</span></div><div class="line"><a name="l07365"></a><span class="lineno"> 7365</span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE_WIDTH                     1u</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor">#define LPSPI_IER_RDIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_RDIE_SHIFT))&amp;LPSPI_IER_RDIE_MASK)</span></div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_MASK                      0x100u</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_SHIFT                     8u</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE_WIDTH                     1u</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="preprocessor">#define LPSPI_IER_WCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_WCIE_SHIFT))&amp;LPSPI_IER_WCIE_MASK)</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_MASK                      0x200u</span></div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_SHIFT                     9u</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE_WIDTH                     1u</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor">#define LPSPI_IER_FCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_FCIE_SHIFT))&amp;LPSPI_IER_FCIE_MASK)</span></div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_MASK                      0x400u</span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_SHIFT                     10u</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE_WIDTH                     1u</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">#define LPSPI_IER_TCIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TCIE_SHIFT))&amp;LPSPI_IER_TCIE_MASK)</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_MASK                      0x800u</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_SHIFT                     11u</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE_WIDTH                     1u</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="preprocessor">#define LPSPI_IER_TEIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_TEIE_SHIFT))&amp;LPSPI_IER_TEIE_MASK)</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_MASK                      0x1000u</span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_SHIFT                     12u</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE_WIDTH                     1u</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define LPSPI_IER_REIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_REIE_SHIFT))&amp;LPSPI_IER_REIE_MASK)</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_MASK                      0x2000u</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_SHIFT                     13u</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE_WIDTH                     1u</span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define LPSPI_IER_DMIE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_IER_DMIE_SHIFT))&amp;LPSPI_IER_DMIE_MASK)</span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="comment">/* DER Bit Fields */</span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_MASK                      0x1u</span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_SHIFT                     0u</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE_WIDTH                     1u</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define LPSPI_DER_TDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_TDDE_SHIFT))&amp;LPSPI_DER_TDDE_MASK)</span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_MASK                      0x2u</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_SHIFT                     1u</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE_WIDTH                     1u</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define LPSPI_DER_RDDE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DER_RDDE_SHIFT))&amp;LPSPI_DER_RDDE_MASK)</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="comment">/* CFGR0 Bit Fields */</span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_MASK                    0x1u</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_SHIFT                   0u</span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN_WIDTH                   1u</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HREN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HREN_SHIFT))&amp;LPSPI_CFGR0_HREN_MASK)</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_MASK                   0x2u</span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_SHIFT                  1u</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL_WIDTH                  1u</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRPOL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRPOL_SHIFT))&amp;LPSPI_CFGR0_HRPOL_MASK)</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_MASK                   0x4u</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_SHIFT                  2u</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL_WIDTH                  1u</span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_HRSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_HRSEL_SHIFT))&amp;LPSPI_CFGR0_HRSEL_MASK)</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_MASK                 0x100u</span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_SHIFT                8u</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO_WIDTH                1u</span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_CIRFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_CIRFIFO_SHIFT))&amp;LPSPI_CFGR0_CIRFIFO_MASK)</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_MASK                    0x200u</span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_SHIFT                   9u</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO_WIDTH                   1u</span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define LPSPI_CFGR0_RDMO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR0_RDMO_SHIFT))&amp;LPSPI_CFGR0_RDMO_MASK)</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="comment">/* CFGR1 Bit Fields */</span></div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_MASK                  0x1u</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_SHIFT                 0u</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER_WIDTH                 1u</span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MASTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MASTER_SHIFT))&amp;LPSPI_CFGR1_MASTER_MASK)</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_MASK                  0x2u</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_SHIFT                 1u</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE_WIDTH                 1u</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_SAMPLE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_SAMPLE_SHIFT))&amp;LPSPI_CFGR1_SAMPLE_MASK)</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_MASK                 0x4u</span></div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_SHIFT                2u</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS_WIDTH                1u</span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_AUTOPCS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_AUTOPCS_SHIFT))&amp;LPSPI_CFGR1_AUTOPCS_MASK)</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_MASK                 0x8u</span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_SHIFT                3u</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL_WIDTH                1u</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_NOSTALL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_NOSTALL_SHIFT))&amp;LPSPI_CFGR1_NOSTALL_MASK)</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_MASK                  0xF00u</span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_SHIFT                 8u</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL_WIDTH                 4u</span></div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSPOL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSPOL_SHIFT))&amp;LPSPI_CFGR1_PCSPOL_MASK)</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_MASK                  0x70000u</span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_SHIFT                 16u</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG_WIDTH                 3u</span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_MATCFG_SHIFT))&amp;LPSPI_CFGR1_MATCFG_MASK)</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_MASK                  0x3000000u</span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_SHIFT                 24u</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG_WIDTH                 2u</span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PINCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PINCFG_SHIFT))&amp;LPSPI_CFGR1_PINCFG_MASK)</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_MASK                  0x4000000u</span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_SHIFT                 26u</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG_WIDTH                 1u</span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_OUTCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_OUTCFG_SHIFT))&amp;LPSPI_CFGR1_OUTCFG_MASK)</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_MASK                  0x8000000u</span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_SHIFT                 27u</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG_WIDTH                 1u</span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define LPSPI_CFGR1_PCSCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CFGR1_PCSCFG_SHIFT))&amp;LPSPI_CFGR1_PCSCFG_MASK)</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="comment">/* DMR0 Bit Fields */</span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_SHIFT                  0u</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0_WIDTH                  32u</span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define LPSPI_DMR0_MATCH0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR0_MATCH0_SHIFT))&amp;LPSPI_DMR0_MATCH0_MASK)</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="comment">/* DMR1 Bit Fields */</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_SHIFT                  0u</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1_WIDTH                  32u</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define LPSPI_DMR1_MATCH1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_DMR1_MATCH1_SHIFT))&amp;LPSPI_DMR1_MATCH1_MASK)</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_MASK                    0xFFu</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_SHIFT                   0u</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV_WIDTH                   8u</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKDIV(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKDIV_SHIFT))&amp;LPSPI_CCR_SCKDIV_MASK)</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_MASK                       0xFF00u</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_SHIFT                      8u</span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT_WIDTH                      8u</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define LPSPI_CCR_DBT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_DBT_SHIFT))&amp;LPSPI_CCR_DBT_MASK)</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_MASK                    0xFF0000u</span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_SHIFT                   16u</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK_WIDTH                   8u</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#define LPSPI_CCR_PCSSCK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_PCSSCK_SHIFT))&amp;LPSPI_CCR_PCSSCK_MASK)</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_MASK                    0xFF000000u</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_SHIFT                   24u</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS_WIDTH                   8u</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="preprocessor">#define LPSPI_CCR_SCKPCS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_CCR_SCKPCS_SHIFT))&amp;LPSPI_CCR_SCKPCS_MASK)</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="comment">/* FCR Bit Fields */</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_MASK                   0x3u</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_SHIFT                  0u</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER_WIDTH                  2u</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor">#define LPSPI_FCR_TXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_TXWATER_SHIFT))&amp;LPSPI_FCR_TXWATER_MASK)</span></div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_MASK                   0x30000u</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_SHIFT                  16u</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER_WIDTH                  2u</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;<span class="preprocessor">#define LPSPI_FCR_RXWATER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FCR_RXWATER_SHIFT))&amp;LPSPI_FCR_RXWATER_MASK)</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;<span class="comment">/* FSR Bit Fields */</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_MASK                   0x7u</span></div><div class="line"><a name="l07496"></a><span class="lineno"> 7496</span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_SHIFT                  0u</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT_WIDTH                  3u</span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor">#define LPSPI_FSR_TXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_TXCOUNT_SHIFT))&amp;LPSPI_FSR_TXCOUNT_MASK)</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_MASK                   0x70000u</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_SHIFT                  16u</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT_WIDTH                  3u</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor">#define LPSPI_FSR_RXCOUNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_FSR_RXCOUNT_SHIFT))&amp;LPSPI_FSR_RXCOUNT_MASK)</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_MASK                   0xFFFu</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_SHIFT                  0u</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ_WIDTH                  12u</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor">#define LPSPI_TCR_FRAMESZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_FRAMESZ_SHIFT))&amp;LPSPI_TCR_FRAMESZ_MASK)</span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_MASK                     0x30000u</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_SHIFT                    16u</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH_WIDTH                    2u</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="preprocessor">#define LPSPI_TCR_WIDTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_WIDTH_SHIFT))&amp;LPSPI_TCR_WIDTH_MASK)</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_MASK                     0x40000u</span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_SHIFT                    18u</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK_WIDTH                    1u</span></div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="preprocessor">#define LPSPI_TCR_TXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_TXMSK_SHIFT))&amp;LPSPI_TCR_TXMSK_MASK)</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_MASK                     0x80000u</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_SHIFT                    19u</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK_WIDTH                    1u</span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="preprocessor">#define LPSPI_TCR_RXMSK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_RXMSK_SHIFT))&amp;LPSPI_TCR_RXMSK_MASK)</span></div><div class="line"><a name="l07520"></a><span class="lineno"> 7520</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_MASK                     0x100000u</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_SHIFT                    20u</span></div><div class="line"><a name="l07522"></a><span class="lineno"> 7522</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC_WIDTH                    1u</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONTC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONTC_SHIFT))&amp;LPSPI_TCR_CONTC_MASK)</span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_MASK                      0x200000u</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_SHIFT                     21u</span></div><div class="line"><a name="l07526"></a><span class="lineno"> 7526</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT_WIDTH                     1u</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CONT_SHIFT))&amp;LPSPI_TCR_CONT_MASK)</span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_MASK                      0x400000u</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_SHIFT                     22u</span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW_WIDTH                     1u</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="preprocessor">#define LPSPI_TCR_BYSW(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_BYSW_SHIFT))&amp;LPSPI_TCR_BYSW_MASK)</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_MASK                      0x800000u</span></div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_SHIFT                     23u</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF_WIDTH                     1u</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="preprocessor">#define LPSPI_TCR_LSBF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_LSBF_SHIFT))&amp;LPSPI_TCR_LSBF_MASK)</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_MASK                       0x3000000u</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_SHIFT                      24u</span></div><div class="line"><a name="l07538"></a><span class="lineno"> 7538</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS_WIDTH                      2u</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PCS_SHIFT))&amp;LPSPI_TCR_PCS_MASK)</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_MASK                  0x38000000u</span></div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_SHIFT                 27u</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE_WIDTH                 3u</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="preprocessor">#define LPSPI_TCR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_PRESCALE_SHIFT))&amp;LPSPI_TCR_PRESCALE_MASK)</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_MASK                      0x40000000u</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_SHIFT                     30u</span></div><div class="line"><a name="l07546"></a><span class="lineno"> 7546</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA_WIDTH                     1u</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPHA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPHA_SHIFT))&amp;LPSPI_TCR_CPHA_MASK)</span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_MASK                      0x80000000u</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_SHIFT                     31u</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL_WIDTH                     1u</span></div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="preprocessor">#define LPSPI_TCR_CPOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TCR_CPOL_SHIFT))&amp;LPSPI_TCR_CPOL_MASK)</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_SHIFT                     0u</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA_WIDTH                     32u</span></div><div class="line"><a name="l07556"></a><span class="lineno"> 7556</span>&#160;<span class="preprocessor">#define LPSPI_TDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_TDR_DATA_SHIFT))&amp;LPSPI_TDR_DATA_MASK)</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;<span class="comment">/* RSR Bit Fields */</span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_MASK                       0x1u</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_SHIFT                      0u</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF_WIDTH                      1u</span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor">#define LPSPI_RSR_SOF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_SOF_SHIFT))&amp;LPSPI_RSR_SOF_MASK)</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_MASK                   0x2u</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_SHIFT                  1u</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY_WIDTH                  1u</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="preprocessor">#define LPSPI_RSR_RXEMPTY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RSR_RXEMPTY_SHIFT))&amp;LPSPI_RSR_RXEMPTY_MASK)</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_SHIFT                     0u</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA_WIDTH                     32u</span></div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="preprocessor">#define LPSPI_RDR_DATA(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPSPI_RDR_DATA_SHIFT))&amp;LPSPI_RDR_DATA_MASK)</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160; <span class="comment">/* end of group LPSPI_Register_Masks */</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;</div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160; <span class="comment">/* end of group LPSPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;</div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 7595</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07596"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#ad2b8873ac6e1e0bc210303429b92c1b7"> 7596</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#ad2b8873ac6e1e0bc210303429b92c1b7">CSR</a>;                               </div><div class="line"><a name="l07597"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#ab741d086ab73baabaa6cbdf832dfee98"> 7597</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#ab741d086ab73baabaa6cbdf832dfee98">PSR</a>;                               </div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a55c89f76dcafd66dd40a42aff80640d1"> 7598</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a55c89f76dcafd66dd40a42aff80640d1">CMR</a>;                               </div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#acc64c3151143b28e6358331d7c8a15ba"> 7599</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#acc64c3151143b28e6358331d7c8a15ba">CNR</a>;                               </div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;</div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaf831dacfc54d96a060f5c95c43a0c6b2"> 7603</a></span>&#160;<span class="preprocessor">#define LPTMR_INSTANCE_COUNT                     (1u)</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;</div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 7608</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;</div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 7610</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;</div><div class="line"><a name="l07612"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 7612</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;</div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 7614</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;</div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga8b0ce4b04d56dc70e11ec36b5e5dbe34"> 7616</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_ARR_COUNT                     (1u)</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;</div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gabb669dc3508b85df67279e1dec81b827"> 7618</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS_CH_COUNT                      (1u)</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga5bf0032641d320fc7d486d703800c729"> 7620</a></span>&#160;<span class="preprocessor">#define LPTMR_IRQS                               { LPTMR0_IRQn }</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;</div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;</div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0u</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1u</span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1u</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1u</span></div><div class="line"><a name="l07639"></a><span class="lineno"> 7639</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2u</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1u</span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3u</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1u</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4u</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2u</span></div><div class="line"><a name="l07651"></a><span class="lineno"> 7651</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6u</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1u</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7u</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1u</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_MASK                      0x100u</span></div><div class="line"><a name="l07661"></a><span class="lineno"> 7661</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_SHIFT                     8u</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE_WIDTH                     1u</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TDRE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TDRE_SHIFT))&amp;LPTMR_CSR_TDRE_MASK)</span></div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0u</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2u</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2u</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1u</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3u</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4u</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0u</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16u</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0u</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16u</span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;</div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;</div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;</div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;<span class="comment">   -- LPUART Peripheral Access Layer</span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;</div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html"> 7711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a6af98a56302c6c0d87e08c9f61f94b63"> 7712</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a6af98a56302c6c0d87e08c9f61f94b63">VERID</a>;                             </div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#af9e33fb9b5350e5e300bb0b2b2244872"> 7713</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#af9e33fb9b5350e5e300bb0b2b2244872">PARAM</a>;                             </div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a16043a5bc3ae52491472b84ac004be39"> 7714</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a16043a5bc3ae52491472b84ac004be39">GLOBAL</a>;                            </div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#aefcfc9f6de6be6ee02d1774dc0fe181e"> 7715</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#aefcfc9f6de6be6ee02d1774dc0fe181e">PINCFG</a>;                            </div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a11ab9cd2e4f863e837d8b210a00bb741"> 7716</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a11ab9cd2e4f863e837d8b210a00bb741">BAUD</a>;                              </div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ade0a8e60f9c34e385172d3c48bd7ba9b"> 7717</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ade0a8e60f9c34e385172d3c48bd7ba9b">STAT</a>;                              </div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#adb503411119f14d105172b5b08f04c81"> 7718</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#adb503411119f14d105172b5b08f04c81">CTRL</a>;                              </div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a1a577ae29397429931e5b449fa5c8212"> 7719</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a1a577ae29397429931e5b449fa5c8212">DATA</a>;                              </div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a82406af49925259432cb641c2715dcb1"> 7720</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a82406af49925259432cb641c2715dcb1">MATCH</a>;                             </div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ae5ab54dbdcc7611c064f257f6599cfb4"> 7721</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ae5ab54dbdcc7611c064f257f6599cfb4">MODIR</a>;                             </div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#a71c01484c370a9a2322dadd6c2747af4"> 7722</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#a71c01484c370a9a2322dadd6c2747af4">FIFO</a>;                              </div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="struct_l_p_u_a_r_t___type.html#ac733588511b0c39117c7bffab6c8e75a"> 7723</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_u_a_r_t___type.html#ac733588511b0c39117c7bffab6c8e75a">WATER</a>;                             </div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;} <a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a>, *<a class="code" href="struct_l_p_u_a_r_t___type.html">LPUART_MemMapPtr</a>;</div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;</div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga928c2245e995db36b9e1e42ed00f7398"> 7727</a></span>&#160;<span class="preprocessor">#define LPUART_INSTANCE_COUNT                    (3u)</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;</div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="comment">/* LPUART - Peripheral instance base addresses */</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga8d65c662026d150cdf0aa1e586fde2cb"> 7732</a></span>&#160;<span class="preprocessor">#define LPUART0_BASE                             (0x4006A000u)</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;</div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5b2895bb50a19a21ddb954c28977629b"> 7734</a></span>&#160;<span class="preprocessor">#define LPUART0                                  ((LPUART_Type *)LPUART0_BASE)</span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;</div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga42584c807077cea9525819eaf29c7e34"> 7736</a></span>&#160;<span class="preprocessor">#define LPUART1_BASE                             (0x4006B000u)</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga73eb37d103f4e4f2d18ec3d3f5208ab9"> 7738</a></span>&#160;<span class="preprocessor">#define LPUART1                                  ((LPUART_Type *)LPUART1_BASE)</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;</div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gac5a4522c462710a2981143cbbadd7d99"> 7740</a></span>&#160;<span class="preprocessor">#define LPUART2_BASE                             (0x4006C000u)</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;</div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#gaeb546d3c2b55e486a3d4711255c46fc9"> 7742</a></span>&#160;<span class="preprocessor">#define LPUART2                                  ((LPUART_Type *)LPUART2_BASE)</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;</div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5c0c0d1905e4cb91614fe021176e8178"> 7744</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_ADDRS                        { LPUART0_BASE, LPUART1_BASE, LPUART2_BASE }</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;</div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga23d9c24323d49602ca4e69ed873982de"> 7746</a></span>&#160;<span class="preprocessor">#define LPUART_BASE_PTRS                         { LPUART0, LPUART1, LPUART2 }</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;</div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3cedaef64e624cb3f651b36bd46d31ab"> 7748</a></span>&#160;<span class="preprocessor">#define LPUART_IRQS_ARR_COUNT                    (1u)</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;</div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga3290bd65d1c90e3d7a179ee17d426a46"> 7750</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS_CH_COUNT               (1u)</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;</div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___l_p_u_a_r_t___peripheral___access___layer.html#ga5fc5deafd2728edf687f15b780aa116b"> 7752</a></span>&#160;<span class="preprocessor">#define LPUART_RX_TX_IRQS                        { LPUART0_RxTx_IRQn, LPUART1_RxTx_IRQn, LPUART2_RxTx_IRQn }</span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;</div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">   -- LPUART Register Masks</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_MASK                0xFFFFu</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_SHIFT               0u</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE_WIDTH               16u</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define LPUART_VERID_FEATURE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_FEATURE_SHIFT))&amp;LPUART_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_MASK                  0xFF0000u</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_SHIFT                 16u</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR_WIDTH                 8u</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor">#define LPUART_VERID_MINOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MINOR_SHIFT))&amp;LPUART_VERID_MINOR_MASK)</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_MASK                  0xFF000000u</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_SHIFT                 24u</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR_WIDTH                 8u</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="preprocessor">#define LPUART_VERID_MAJOR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_VERID_MAJOR_SHIFT))&amp;LPUART_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_MASK                 0xFFu</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_SHIFT                0u</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO_WIDTH                8u</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor">#define LPUART_PARAM_TXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_TXFIFO_SHIFT))&amp;LPUART_PARAM_TXFIFO_MASK)</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_MASK                 0xFF00u</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_SHIFT                8u</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO_WIDTH                8u</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define LPUART_PARAM_RXFIFO(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PARAM_RXFIFO_SHIFT))&amp;LPUART_PARAM_RXFIFO_MASK)</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment">/* GLOBAL Bit Fields */</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_MASK                   0x2u</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_SHIFT                  1u</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST_WIDTH                  1u</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define LPUART_GLOBAL_RST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_GLOBAL_RST_SHIFT))&amp;LPUART_GLOBAL_RST_MASK)</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;<span class="comment">/* PINCFG Bit Fields */</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_MASK                0x3u</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_SHIFT               0u</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL_WIDTH               2u</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define LPUART_PINCFG_TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_PINCFG_TRGSEL_SHIFT))&amp;LPUART_PINCFG_TRGSEL_MASK)</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="comment">/* BAUD Bit Fields */</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_MASK                     0x1FFFu</span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_SHIFT                    0u</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR_WIDTH                    13u</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBR_SHIFT))&amp;LPUART_BAUD_SBR_MASK)</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_MASK                    0x2000u</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_SHIFT                   13u</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS_WIDTH                   1u</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define LPUART_BAUD_SBNS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_SBNS_SHIFT))&amp;LPUART_BAUD_SBNS_MASK)</span></div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_MASK                 0x4000u</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_SHIFT                14u</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE_WIDTH                1u</span></div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RXEDGIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RXEDGIE_SHIFT))&amp;LPUART_BAUD_RXEDGIE_MASK)</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_MASK                  0x8000u</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_SHIFT                 15u</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE_WIDTH                 1u</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define LPUART_BAUD_LBKDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_LBKDIE_SHIFT))&amp;LPUART_BAUD_LBKDIE_MASK)</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_MASK               0x10000u</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_SHIFT              16u</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS_WIDTH              1u</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RESYNCDIS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RESYNCDIS_SHIFT))&amp;LPUART_BAUD_RESYNCDIS_MASK)</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_MASK                0x20000u</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_SHIFT               17u</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE_WIDTH               1u</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define LPUART_BAUD_BOTHEDGE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_BOTHEDGE_SHIFT))&amp;LPUART_BAUD_BOTHEDGE_MASK)</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_MASK                  0xC0000u</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_SHIFT                 18u</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG_WIDTH                 2u</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MATCFG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MATCFG_SHIFT))&amp;LPUART_BAUD_MATCFG_MASK)</span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_MASK                  0x100000u</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_SHIFT                 20u</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE_WIDTH                 1u</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RIDMAE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RIDMAE_SHIFT))&amp;LPUART_BAUD_RIDMAE_MASK)</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_MASK                   0x200000u</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_SHIFT                  21u</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE_WIDTH                  1u</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define LPUART_BAUD_RDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_RDMAE_SHIFT))&amp;LPUART_BAUD_RDMAE_MASK)</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_MASK                   0x800000u</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_SHIFT                  23u</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE_WIDTH                  1u</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#define LPUART_BAUD_TDMAE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_TDMAE_SHIFT))&amp;LPUART_BAUD_TDMAE_MASK)</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_MASK                     0x1F000000u</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_SHIFT                    24u</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR_WIDTH                    5u</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define LPUART_BAUD_OSR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_OSR_SHIFT))&amp;LPUART_BAUD_OSR_MASK)</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_MASK                     0x20000000u</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_SHIFT                    29u</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10_WIDTH                    1u</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="preprocessor">#define LPUART_BAUD_M10(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_M10_SHIFT))&amp;LPUART_BAUD_M10_MASK)</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_MASK                   0x40000000u</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_SHIFT                  30u</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2_WIDTH                  1u</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN2_SHIFT))&amp;LPUART_BAUD_MAEN2_MASK)</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_MASK                   0x80000000u</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_SHIFT                  31u</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1_WIDTH                  1u</span></div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor">#define LPUART_BAUD_MAEN1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_BAUD_MAEN1_SHIFT))&amp;LPUART_BAUD_MAEN1_MASK)</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_MASK                    0x4000u</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_SHIFT                   14u</span></div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F_WIDTH                   1u</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA2F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA2F_SHIFT))&amp;LPUART_STAT_MA2F_MASK)</span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_MASK                    0x8000u</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_SHIFT                   15u</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F_WIDTH                   1u</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define LPUART_STAT_MA1F(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MA1F_SHIFT))&amp;LPUART_STAT_MA1F_MASK)</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_MASK                      0x10000u</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_SHIFT                     16u</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF_WIDTH                     1u</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define LPUART_STAT_PF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_PF_SHIFT))&amp;LPUART_STAT_PF_MASK)</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_MASK                      0x20000u</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_SHIFT                     17u</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE_WIDTH                     1u</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="preprocessor">#define LPUART_STAT_FE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_FE_SHIFT))&amp;LPUART_STAT_FE_MASK)</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_MASK                      0x40000u</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_SHIFT                     18u</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF_WIDTH                     1u</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define LPUART_STAT_NF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_NF_SHIFT))&amp;LPUART_STAT_NF_MASK)</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_MASK                      0x80000u</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_SHIFT                     19u</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR_WIDTH                     1u</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define LPUART_STAT_OR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_OR_SHIFT))&amp;LPUART_STAT_OR_MASK)</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_MASK                    0x100000u</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_SHIFT                   20u</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE_WIDTH                   1u</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;<span class="preprocessor">#define LPUART_STAT_IDLE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_IDLE_SHIFT))&amp;LPUART_STAT_IDLE_MASK)</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_MASK                    0x200000u</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_SHIFT                   21u</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF_WIDTH                   1u</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define LPUART_STAT_RDRF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RDRF_SHIFT))&amp;LPUART_STAT_RDRF_MASK)</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_MASK                      0x400000u</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_SHIFT                     22u</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC_WIDTH                     1u</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define LPUART_STAT_TC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TC_SHIFT))&amp;LPUART_STAT_TC_MASK)</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_MASK                    0x800000u</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_SHIFT                   23u</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE_WIDTH                   1u</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define LPUART_STAT_TDRE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_TDRE_SHIFT))&amp;LPUART_STAT_TDRE_MASK)</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_MASK                     0x1000000u</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_SHIFT                    24u</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF_WIDTH                    1u</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define LPUART_STAT_RAF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RAF_SHIFT))&amp;LPUART_STAT_RAF_MASK)</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_MASK                   0x2000000u</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_SHIFT                  25u</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE_WIDTH                  1u</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDE_SHIFT))&amp;LPUART_STAT_LBKDE_MASK)</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_MASK                   0x4000000u</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_SHIFT                  26u</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13_WIDTH                  1u</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define LPUART_STAT_BRK13(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_BRK13_SHIFT))&amp;LPUART_STAT_BRK13_MASK)</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_MASK                   0x8000000u</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_SHIFT                  27u</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID_WIDTH                  1u</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define LPUART_STAT_RWUID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RWUID_SHIFT))&amp;LPUART_STAT_RWUID_MASK)</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_MASK                   0x10000000u</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_SHIFT                  28u</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV_WIDTH                  1u</span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXINV_SHIFT))&amp;LPUART_STAT_RXINV_MASK)</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_MASK                    0x20000000u</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_SHIFT                   29u</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF_WIDTH                   1u</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define LPUART_STAT_MSBF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_MSBF_SHIFT))&amp;LPUART_STAT_MSBF_MASK)</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_MASK                 0x40000000u</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_SHIFT                30u</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF_WIDTH                1u</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor">#define LPUART_STAT_RXEDGIF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_RXEDGIF_SHIFT))&amp;LPUART_STAT_RXEDGIF_MASK)</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_MASK                  0x80000000u</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_SHIFT                 31u</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF_WIDTH                 1u</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define LPUART_STAT_LBKDIF(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_STAT_LBKDIF_SHIFT))&amp;LPUART_STAT_LBKDIF_MASK)</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_MASK                      0x1u</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_SHIFT                     0u</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT_WIDTH                     1u</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PT_SHIFT))&amp;LPUART_CTRL_PT_MASK)</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_MASK                      0x2u</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_SHIFT                     1u</span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE_WIDTH                     1u</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PE_SHIFT))&amp;LPUART_CTRL_PE_MASK)</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_MASK                     0x4u</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_SHIFT                    2u</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT_WIDTH                    1u</span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILT_SHIFT))&amp;LPUART_CTRL_ILT_MASK)</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_MASK                    0x8u</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_SHIFT                   3u</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE_WIDTH                   1u</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define LPUART_CTRL_WAKE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_WAKE_SHIFT))&amp;LPUART_CTRL_WAKE_MASK)</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_MASK                       0x10u</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_SHIFT                      4u</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M_WIDTH                      1u</span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M_SHIFT))&amp;LPUART_CTRL_M_MASK)</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_MASK                    0x20u</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_SHIFT                   5u</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC_WIDTH                   1u</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RSRC_SHIFT))&amp;LPUART_CTRL_RSRC_MASK)</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_MASK                  0x40u</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_SHIFT                 6u</span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN_WIDTH                 1u</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define LPUART_CTRL_DOZEEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_DOZEEN_SHIFT))&amp;LPUART_CTRL_DOZEEN_MASK)</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_MASK                   0x80u</span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_SHIFT                  7u</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS_WIDTH                  1u</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define LPUART_CTRL_LOOPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_LOOPS_SHIFT))&amp;LPUART_CTRL_LOOPS_MASK)</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_MASK                 0x700u</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_SHIFT                8u</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG_WIDTH                3u</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define LPUART_CTRL_IDLECFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_IDLECFG_SHIFT))&amp;LPUART_CTRL_IDLECFG_MASK)</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_MASK                      0x800u</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_SHIFT                     11u</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7_WIDTH                     1u</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define LPUART_CTRL_M7(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_M7_SHIFT))&amp;LPUART_CTRL_M7_MASK)</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_MASK                   0x4000u</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_SHIFT                  14u</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE_WIDTH                  1u</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA2IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA2IE_SHIFT))&amp;LPUART_CTRL_MA2IE_MASK)</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_MASK                   0x8000u</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_SHIFT                  15u</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE_WIDTH                  1u</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define LPUART_CTRL_MA1IE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_MA1IE_SHIFT))&amp;LPUART_CTRL_MA1IE_MASK)</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_MASK                     0x10000u</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_SHIFT                    16u</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK_WIDTH                    1u</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define LPUART_CTRL_SBK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_SBK_SHIFT))&amp;LPUART_CTRL_SBK_MASK)</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_MASK                     0x20000u</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_SHIFT                    17u</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU_WIDTH                    1u</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RWU(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RWU_SHIFT))&amp;LPUART_CTRL_RWU_MASK)</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_MASK                      0x40000u</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_SHIFT                     18u</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE_WIDTH                     1u</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RE_SHIFT))&amp;LPUART_CTRL_RE_MASK)</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_MASK                      0x80000u</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_SHIFT                     19u</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE_WIDTH                     1u</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TE_SHIFT))&amp;LPUART_CTRL_TE_MASK)</span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_MASK                    0x100000u</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_SHIFT                   20u</span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE_WIDTH                   1u</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ILIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ILIE_SHIFT))&amp;LPUART_CTRL_ILIE_MASK)</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_MASK                     0x200000u</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_SHIFT                    21u</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE_WIDTH                    1u</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define LPUART_CTRL_RIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_RIE_SHIFT))&amp;LPUART_CTRL_RIE_MASK)</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_MASK                    0x400000u</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_SHIFT                   22u</span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE_WIDTH                   1u</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TCIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TCIE_SHIFT))&amp;LPUART_CTRL_TCIE_MASK)</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_MASK                     0x800000u</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_SHIFT                    23u</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE_WIDTH                    1u</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TIE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TIE_SHIFT))&amp;LPUART_CTRL_TIE_MASK)</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_MASK                    0x1000000u</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_SHIFT                   24u</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE_WIDTH                   1u</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define LPUART_CTRL_PEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_PEIE_SHIFT))&amp;LPUART_CTRL_PEIE_MASK)</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_MASK                    0x2000000u</span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_SHIFT                   25u</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE_WIDTH                   1u</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define LPUART_CTRL_FEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_FEIE_SHIFT))&amp;LPUART_CTRL_FEIE_MASK)</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_MASK                    0x4000000u</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_SHIFT                   26u</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE_WIDTH                   1u</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define LPUART_CTRL_NEIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_NEIE_SHIFT))&amp;LPUART_CTRL_NEIE_MASK)</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_MASK                    0x8000000u</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_SHIFT                   27u</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE_WIDTH                   1u</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define LPUART_CTRL_ORIE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_ORIE_SHIFT))&amp;LPUART_CTRL_ORIE_MASK)</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_MASK                   0x10000000u</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_SHIFT                  28u</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV_WIDTH                  1u</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXINV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXINV_SHIFT))&amp;LPUART_CTRL_TXINV_MASK)</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_MASK                   0x20000000u</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_SHIFT                  29u</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR_WIDTH                  1u</span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define LPUART_CTRL_TXDIR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_TXDIR_SHIFT))&amp;LPUART_CTRL_TXDIR_MASK)</span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_MASK                    0x40000000u</span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_SHIFT                   30u</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8_WIDTH                   1u</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R9T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R9T8_SHIFT))&amp;LPUART_CTRL_R9T8_MASK)</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_MASK                    0x80000000u</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_SHIFT                   31u</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9_WIDTH                   1u</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define LPUART_CTRL_R8T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_CTRL_R8T9_SHIFT))&amp;LPUART_CTRL_R8T9_MASK)</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_MASK                    0x1u</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_SHIFT                   0u</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0_WIDTH                   1u</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define LPUART_DATA_R0T0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R0T0_SHIFT))&amp;LPUART_DATA_R0T0_MASK)</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_MASK                    0x2u</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_SHIFT                   1u</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1_WIDTH                   1u</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define LPUART_DATA_R1T1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R1T1_SHIFT))&amp;LPUART_DATA_R1T1_MASK)</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_MASK                    0x4u</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_SHIFT                   2u</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2_WIDTH                   1u</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define LPUART_DATA_R2T2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R2T2_SHIFT))&amp;LPUART_DATA_R2T2_MASK)</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_MASK                    0x8u</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_SHIFT                   3u</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3_WIDTH                   1u</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define LPUART_DATA_R3T3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R3T3_SHIFT))&amp;LPUART_DATA_R3T3_MASK)</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_MASK                    0x10u</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_SHIFT                   4u</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4_WIDTH                   1u</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define LPUART_DATA_R4T4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R4T4_SHIFT))&amp;LPUART_DATA_R4T4_MASK)</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_MASK                    0x20u</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_SHIFT                   5u</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5_WIDTH                   1u</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define LPUART_DATA_R5T5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R5T5_SHIFT))&amp;LPUART_DATA_R5T5_MASK)</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_MASK                    0x40u</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_SHIFT                   6u</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6_WIDTH                   1u</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="preprocessor">#define LPUART_DATA_R6T6(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R6T6_SHIFT))&amp;LPUART_DATA_R6T6_MASK)</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_MASK                    0x80u</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_SHIFT                   7u</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7_WIDTH                   1u</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define LPUART_DATA_R7T7(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R7T7_SHIFT))&amp;LPUART_DATA_R7T7_MASK)</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_MASK                    0x100u</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_SHIFT                   8u</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8_WIDTH                   1u</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define LPUART_DATA_R8T8(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R8T8_SHIFT))&amp;LPUART_DATA_R8T8_MASK)</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_MASK                    0x200u</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_SHIFT                   9u</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9_WIDTH                   1u</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor">#define LPUART_DATA_R9T9(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_R9T9_SHIFT))&amp;LPUART_DATA_R9T9_MASK)</span></div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_MASK                  0x800u</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_SHIFT                 11u</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE_WIDTH                 1u</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define LPUART_DATA_IDLINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_IDLINE_SHIFT))&amp;LPUART_DATA_IDLINE_MASK)</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_MASK                  0x1000u</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_SHIFT                 12u</span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT_WIDTH                 1u</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define LPUART_DATA_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_RXEMPT_SHIFT))&amp;LPUART_DATA_RXEMPT_MASK)</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_MASK                  0x2000u</span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_SHIFT                 13u</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC_WIDTH                 1u</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">#define LPUART_DATA_FRETSC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_FRETSC_SHIFT))&amp;LPUART_DATA_FRETSC_MASK)</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_MASK                 0x4000u</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_SHIFT                14u</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE_WIDTH                1u</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define LPUART_DATA_PARITYE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_PARITYE_SHIFT))&amp;LPUART_DATA_PARITYE_MASK)</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_MASK                   0x8000u</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_SHIFT                  15u</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY_WIDTH                  1u</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define LPUART_DATA_NOISY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_DATA_NOISY_SHIFT))&amp;LPUART_DATA_NOISY_MASK)</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="comment">/* MATCH Bit Fields */</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_MASK                    0x3FFu</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_SHIFT                   0u</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1_WIDTH                   10u</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA1_SHIFT))&amp;LPUART_MATCH_MA1_MASK)</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_MASK                    0x3FF0000u</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_SHIFT                   16u</span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2_WIDTH                   10u</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="preprocessor">#define LPUART_MATCH_MA2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MATCH_MA2_SHIFT))&amp;LPUART_MATCH_MA2_MASK)</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="comment">/* MODIR Bit Fields */</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_MASK                 0x1u</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_SHIFT                0u</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE_WIDTH                1u</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSE_SHIFT))&amp;LPUART_MODIR_TXCTSE_MASK)</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_MASK                 0x2u</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_SHIFT                1u</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE_WIDTH                1u</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSE_SHIFT))&amp;LPUART_MODIR_TXRTSE_MASK)</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_MASK               0x4u</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_SHIFT              2u</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL_WIDTH              1u</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXRTSPOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXRTSPOL_SHIFT))&amp;LPUART_MODIR_TXRTSPOL_MASK)</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_MASK                 0x8u</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_SHIFT                3u</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE_WIDTH                1u</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RXRTSE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RXRTSE_SHIFT))&amp;LPUART_MODIR_RXRTSE_MASK)</span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_MASK                 0x10u</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_SHIFT                4u</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC_WIDTH                1u</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSC_SHIFT))&amp;LPUART_MODIR_TXCTSC_MASK)</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_MASK               0x20u</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_SHIFT              5u</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC_WIDTH              1u</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TXCTSSRC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TXCTSSRC_SHIFT))&amp;LPUART_MODIR_TXCTSSRC_MASK)</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_MASK               0x300u</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_SHIFT              8u</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER_WIDTH              2u</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define LPUART_MODIR_RTSWATER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_RTSWATER_SHIFT))&amp;LPUART_MODIR_RTSWATER_MASK)</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_MASK                    0x30000u</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_SHIFT                   16u</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP_WIDTH                   2u</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define LPUART_MODIR_TNP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_TNP_SHIFT))&amp;LPUART_MODIR_TNP_MASK)</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_MASK                   0x40000u</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_SHIFT                  18u</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN_WIDTH                  1u</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="preprocessor">#define LPUART_MODIR_IREN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_MODIR_IREN_SHIFT))&amp;LPUART_MODIR_IREN_MASK)</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="comment">/* FIFO Bit Fields */</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_MASK              0x7u</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_SHIFT             0u</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE_WIDTH             3u</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_MASK                    0x8u</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_SHIFT                   3u</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE_WIDTH                   1u</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFE_SHIFT))&amp;LPUART_FIFO_RXFE_MASK)</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_MASK              0x70u</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_SHIFT             4u</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE_WIDTH             3u</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFIFOSIZE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFIFOSIZE_SHIFT))&amp;LPUART_FIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_MASK                    0x80u</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_SHIFT                   7u</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE_WIDTH                   1u</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFE_SHIFT))&amp;LPUART_FIFO_TXFE_MASK)</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_MASK                   0x100u</span></div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_SHIFT                  8u</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE_WIDTH                  1u</span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUFE_SHIFT))&amp;LPUART_FIFO_RXUFE_MASK)</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_MASK                   0x200u</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_SHIFT                  9u</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE_WIDTH                  1u</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOFE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOFE_SHIFT))&amp;LPUART_FIFO_TXOFE_MASK)</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_MASK                  0x1C00u</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_SHIFT                 10u</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN_WIDTH                 3u</span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXIDEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXIDEN_SHIFT))&amp;LPUART_FIFO_RXIDEN_MASK)</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_MASK                 0x4000u</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_SHIFT                14u</span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH_WIDTH                1u</span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXFLUSH_SHIFT))&amp;LPUART_FIFO_RXFLUSH_MASK)</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_MASK                 0x8000u</span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_SHIFT                15u</span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH_WIDTH                1u</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXFLUSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXFLUSH_SHIFT))&amp;LPUART_FIFO_TXFLUSH_MASK)</span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_MASK                    0x10000u</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_SHIFT                   16u</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF_WIDTH                   1u</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXUF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXUF_SHIFT))&amp;LPUART_FIFO_RXUF_MASK)</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_MASK                    0x20000u</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_SHIFT                   17u</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF_WIDTH                   1u</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXOF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXOF_SHIFT))&amp;LPUART_FIFO_TXOF_MASK)</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_MASK                  0x400000u</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_SHIFT                 22u</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT_WIDTH                 1u</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define LPUART_FIFO_RXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_RXEMPT_SHIFT))&amp;LPUART_FIFO_RXEMPT_MASK)</span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_MASK                  0x800000u</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_SHIFT                 23u</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT_WIDTH                 1u</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define LPUART_FIFO_TXEMPT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_FIFO_TXEMPT_SHIFT))&amp;LPUART_FIFO_TXEMPT_MASK)</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="comment">/* WATER Bit Fields */</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_MASK                0x3u</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_SHIFT               0u</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER_WIDTH               2u</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXWATER_SHIFT))&amp;LPUART_WATER_TXWATER_MASK)</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_MASK                0x700u</span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_SHIFT               8u</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT_WIDTH               3u</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor">#define LPUART_WATER_TXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_TXCOUNT_SHIFT))&amp;LPUART_WATER_TXCOUNT_MASK)</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_MASK                0x30000u</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_SHIFT               16u</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER_WIDTH               2u</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXWATER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXWATER_SHIFT))&amp;LPUART_WATER_RXWATER_MASK)</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_MASK                0x7000000u</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_SHIFT               24u</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT_WIDTH               3u</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">#define LPUART_WATER_RXCOUNT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;LPUART_WATER_RXCOUNT_SHIFT))&amp;LPUART_WATER_RXCOUNT_MASK)</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160; <span class="comment">/* end of group LPUART_Register_Masks */</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160; <span class="comment">/* end of group LPUART_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;</div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;</div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;</div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7"> 8237</a></span>&#160;<span class="preprocessor">#define MCM_LMDR_COUNT                           2u</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;</div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 8240</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a5e78c4a46a0df3df72ac7628602e995e"> 8242</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a5e78c4a46a0df3df72ac7628602e995e">PLASC</a>;                             </div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a98eee6acafcaaa20439deaf62d2094a3"> 8243</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a98eee6acafcaaa20439deaf62d2094a3">PLAMC</a>;                             </div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a4501b737dff86ffe5188f2bab0a00465"> 8244</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a4501b737dff86ffe5188f2bab0a00465">CPCR</a>;                              </div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ac4d315871eb2da293af0fefbe2fe1fc0"> 8245</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ac4d315871eb2da293af0fefbe2fe1fc0">ISCR</a>;                              </div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l08247"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a813dac0368671ec7fd08b41b6d479bec"> 8247</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a813dac0368671ec7fd08b41b6d479bec">PID</a>;                               </div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;       uint8_t RESERVED_2[12];</div><div class="line"><a name="l08249"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a19d474145b218ee4af3309bb6e61bfbb"> 8249</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a19d474145b218ee4af3309bb6e61bfbb">CPO</a>;                               </div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;       uint8_t RESERVED_3[956];</div><div class="line"><a name="l08251"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab3d39c8aa5986ca726c76180df82883e"> 8251</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR[<a class="code" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>];              </div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ac0e86a77712566da70f687014cb9d600"> 8252</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ac0e86a77712566da70f687014cb9d600">LMDR2</a>;                             </div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;       uint8_t RESERVED_4[116];</div><div class="line"><a name="l08254"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#aeb405287d5ed8e3507a0e8d1c1289650"> 8254</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#aeb405287d5ed8e3507a0e8d1c1289650">LMPECR</a>;                            </div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l08256"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a30f25b0114c08863a4e435cb93dd70ed"> 8256</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a30f25b0114c08863a4e435cb93dd70ed">LMPEIR</a>;                            </div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a64dfffa3c253798ad823729f5e23b6b5"> 8258</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a64dfffa3c253798ad823729f5e23b6b5">LMFAR</a>;                             </div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a5ec519abfcc1a388c85e063902080b09"> 8259</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a5ec519abfcc1a388c85e063902080b09">LMFATR</a>;                            </div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;       uint8_t RESERVED_7[8];</div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#af20a182c51067ea880d8bb59a6566738"> 8261</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#af20a182c51067ea880d8bb59a6566738">LMFDHR</a>;                            </div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a3cb8505317334c942395a28f4859e359"> 8262</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_c_m___type.html#a3cb8505317334c942395a28f4859e359">LMFDLR</a>;                            </div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="struct_m_c_m___type.html">MCM_MemMapPtr</a>;</div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;</div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae5c9c212aed0ce65e35b82b4c47f1624"> 8266</a></span>&#160;<span class="preprocessor">#define MCM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;</div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;</div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08271"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 8271</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xE0080000u)</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;</div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 8273</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;</div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 8275</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;</div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 8277</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;</div><div class="line"><a name="l08279"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga2b0691b5ca7cfc860aafe54608c1b0b6"> 8279</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;</div><div class="line"><a name="l08281"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84a877682c69bfef7d130b448ae6baa0"> 8281</a></span>&#160;<span class="preprocessor">#define MCM_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;</div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gac60ca8f617b85ec161957b21d024e070"> 8283</a></span>&#160;<span class="preprocessor">#define MCM_IRQS                                 { MCM_IRQn }</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;</div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;</div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0u</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8u</span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0u</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8u</span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">/* CPCR Bit Fields */</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_MASK                 0x3u</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_SHIFT                0u</span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST_WIDTH                2u</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define MCM_CPCR_HLT_FSM_ST(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_HLT_FSM_ST_SHIFT))&amp;MCM_CPCR_HLT_FSM_ST_MASK)</span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_MASK               0x4u</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_SHIFT              2u</span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ_WIDTH              1u</span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLT_REQ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLT_REQ_SHIFT))&amp;MCM_CPCR_AXBS_HLT_REQ_MASK)</span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_MASK                  0x8u</span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_SHIFT                 3u</span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD_WIDTH                 1u</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define MCM_CPCR_AXBS_HLTD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_AXBS_HLTD_SHIFT))&amp;MCM_CPCR_AXBS_HLTD_MASK)</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_MASK                0x10u</span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_SHIFT               4u</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE_WIDTH               1u</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define MCM_CPCR_FMC_PF_IDLE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_FMC_PF_IDLE_SHIFT))&amp;MCM_CPCR_FMC_PF_IDLE_MASK)</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_MASK               0x40u</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_SHIFT              6u</span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE_WIDTH              1u</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define MCM_CPCR_PBRIDGE_IDLE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_PBRIDGE_IDLE_SHIFT))&amp;MCM_CPCR_PBRIDGE_IDLE_MASK)</span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_MASK                       0x200u</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_SHIFT                      9u</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR_WIDTH                      1u</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define MCM_CPCR_CBRR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_CBRR_SHIFT))&amp;MCM_CPCR_CBRR_MASK)</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_MASK                    0x3000000u</span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_SHIFT                   24u</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP_WIDTH                   2u</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUAP_SHIFT))&amp;MCM_CPCR_SRAMUAP_MASK)</span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_MASK                    0x4000000u</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_SHIFT                   26u</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP_WIDTH                   1u</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMUWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMUWP_SHIFT))&amp;MCM_CPCR_SRAMUWP_MASK)</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_MASK                    0x30000000u</span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_SHIFT                   28u</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP_WIDTH                   2u</span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLAP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLAP_SHIFT))&amp;MCM_CPCR_SRAMLAP_MASK)</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_MASK                    0x40000000u</span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_SHIFT                   30u</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP_WIDTH                   1u</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define MCM_CPCR_SRAMLWP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPCR_SRAMLWP_SHIFT))&amp;MCM_CPCR_SRAMLWP_MASK)</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">/* ISCR Bit Fields */</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_MASK                       0x100u</span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_SHIFT                      8u</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC_WIDTH                      1u</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOC_SHIFT))&amp;MCM_ISCR_FIOC_MASK)</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_MASK                       0x200u</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_SHIFT                      9u</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC_WIDTH                      1u</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZC_SHIFT))&amp;MCM_ISCR_FDZC_MASK)</span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_MASK                       0x400u</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_SHIFT                      10u</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC_WIDTH                      1u</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFC_SHIFT))&amp;MCM_ISCR_FOFC_MASK)</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_MASK                       0x800u</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_SHIFT                      11u</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC_WIDTH                      1u</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFC_SHIFT))&amp;MCM_ISCR_FUFC_MASK)</span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_MASK                       0x1000u</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_SHIFT                      12u</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC_WIDTH                      1u</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXC_SHIFT))&amp;MCM_ISCR_FIXC_MASK)</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_MASK                       0x8000u</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_SHIFT                      15u</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC_WIDTH                      1u</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDC_SHIFT))&amp;MCM_ISCR_FIDC_MASK)</span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_MASK                      0x1000000u</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_SHIFT                     24u</span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE_WIDTH                     1u</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIOCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIOCE_SHIFT))&amp;MCM_ISCR_FIOCE_MASK)</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_MASK                      0x2000000u</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_SHIFT                     25u</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE_WIDTH                     1u</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define MCM_ISCR_FDZCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FDZCE_SHIFT))&amp;MCM_ISCR_FDZCE_MASK)</span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_MASK                      0x4000000u</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_SHIFT                     26u</span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE_WIDTH                     1u</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define MCM_ISCR_FOFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FOFCE_SHIFT))&amp;MCM_ISCR_FOFCE_MASK)</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_MASK                      0x8000000u</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_SHIFT                     27u</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE_WIDTH                     1u</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define MCM_ISCR_FUFCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FUFCE_SHIFT))&amp;MCM_ISCR_FUFCE_MASK)</span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_MASK                      0x10000000u</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_SHIFT                     28u</span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE_WIDTH                     1u</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIXCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIXCE_SHIFT))&amp;MCM_ISCR_FIXCE_MASK)</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_MASK                      0x80000000u</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_SHIFT                     31u</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE_WIDTH                     1u</span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define MCM_ISCR_FIDCE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ISCR_FIDCE_SHIFT))&amp;MCM_ISCR_FIDCE_MASK)</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="comment">/* PID Bit Fields */</span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define MCM_PID_PID_MASK                         0xFFu</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define MCM_PID_PID_SHIFT                        0u</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define MCM_PID_PID_WIDTH                        8u</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="preprocessor">#define MCM_PID_PID(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PID_PID_SHIFT))&amp;MCM_PID_PID_MASK)</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0u</span></div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1u</span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1u</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1u</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2u</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1u</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">/* LMDR Bit Fields */</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_MASK                        0xFu</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_SHIFT                       0u</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0_WIDTH                       4u</span></div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="preprocessor">#define MCM_LMDR_CF0(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_CF0_SHIFT))&amp;MCM_LMDR_CF0_MASK)</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_MASK                         0xE000u</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_SHIFT                        13u</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define MCM_LMDR_MT_WIDTH                        3u</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define MCM_LMDR_MT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_MT_SHIFT))&amp;MCM_LMDR_MT_MASK)</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_MASK                       0x10000u</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_SHIFT                      16u</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK_WIDTH                      1u</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define MCM_LMDR_LOCK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LOCK_SHIFT))&amp;MCM_LMDR_LOCK_MASK)</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_MASK                        0xE0000u</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_SHIFT                       17u</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW_WIDTH                       3u</span></div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define MCM_LMDR_DPW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_DPW_SHIFT))&amp;MCM_LMDR_DPW_MASK)</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_MASK                         0xF00000u</span></div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_SHIFT                        20u</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define MCM_LMDR_WY_WIDTH                        4u</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor">#define MCM_LMDR_WY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_WY_SHIFT))&amp;MCM_LMDR_WY_MASK)</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_MASK                       0xF000000u</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_SHIFT                      24u</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ_WIDTH                      4u</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZ_SHIFT))&amp;MCM_LMDR_LMSZ_MASK)</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_MASK                      0x10000000u</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_SHIFT                     28u</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH_WIDTH                     1u</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define MCM_LMDR_LMSZH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_LMSZH_SHIFT))&amp;MCM_LMDR_LMSZH_MASK)</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define MCM_LMDR_V_MASK                          0x80000000u</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="preprocessor">#define MCM_LMDR_V_SHIFT                         31u</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define MCM_LMDR_V_WIDTH                         1u</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define MCM_LMDR_V(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR_V_SHIFT))&amp;MCM_LMDR_V_MASK)</span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="comment">/* LMDR2 Bit Fields */</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_MASK                       0xF0u</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_SHIFT                      4u</span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1_WIDTH                      4u</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define MCM_LMDR2_CF1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_CF1_SHIFT))&amp;MCM_LMDR2_CF1_MASK)</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_MASK                        0xE000u</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_SHIFT                       13u</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT_WIDTH                       3u</span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define MCM_LMDR2_MT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_MT_SHIFT))&amp;MCM_LMDR2_MT_MASK)</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_MASK                      0x10000u</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_SHIFT                     16u</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK_WIDTH                     1u</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LOCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LOCK_SHIFT))&amp;MCM_LMDR2_LOCK_MASK)</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_MASK                       0xE0000u</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_SHIFT                      17u</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW_WIDTH                      3u</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define MCM_LMDR2_DPW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_DPW_SHIFT))&amp;MCM_LMDR2_DPW_MASK)</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_MASK                        0xF00000u</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_SHIFT                       20u</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY_WIDTH                       4u</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">#define MCM_LMDR2_WY(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_WY_SHIFT))&amp;MCM_LMDR2_WY_MASK)</span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_MASK                      0xF000000u</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_SHIFT                     24u</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ_WIDTH                     4u</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZ_SHIFT))&amp;MCM_LMDR2_LMSZ_MASK)</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_MASK                     0x10000000u</span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_SHIFT                    28u</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH_WIDTH                    1u</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define MCM_LMDR2_LMSZH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_LMSZH_SHIFT))&amp;MCM_LMDR2_LMSZH_MASK)</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_MASK                         0x80000000u</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_SHIFT                        31u</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define MCM_LMDR2_V_WIDTH                        1u</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define MCM_LMDR2_V(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMDR2_V_SHIFT))&amp;MCM_LMDR2_V_MASK)</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="comment">/* LMPECR Bit Fields */</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_MASK                    0x1u</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_SHIFT                   0u</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR_WIDTH                   1u</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ERNCR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ERNCR_SHIFT))&amp;MCM_LMPECR_ERNCR_MASK)</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_MASK                    0x100u</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_SHIFT                   8u</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR_WIDTH                   1u</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ER1BR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ER1BR_SHIFT))&amp;MCM_LMPECR_ER1BR_MASK)</span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_MASK                     0x100000u</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_SHIFT                    20u</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR_WIDTH                    1u</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define MCM_LMPECR_ECPR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPECR_ECPR_SHIFT))&amp;MCM_LMPECR_ECPR_MASK)</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="comment">/* LMPEIR Bit Fields */</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_MASK                      0xFFu</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_SHIFT                     0u</span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC_WIDTH                     8u</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_ENC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_ENC_SHIFT))&amp;MCM_LMPEIR_ENC_MASK)</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_MASK                      0xFF00u</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_SHIFT                     8u</span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B_WIDTH                     8u</span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_E1B(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_E1B_SHIFT))&amp;MCM_LMPEIR_E1B_MASK)</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_MASK                       0xFF0000u</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_SHIFT                      16u</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE_WIDTH                      8u</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PE_SHIFT))&amp;MCM_LMPEIR_PE_MASK)</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_MASK                   0x1F000000u</span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_SHIFT                  24u</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC_WIDTH                  5u</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_PEELOC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_PEELOC_SHIFT))&amp;MCM_LMPEIR_PEELOC_MASK)</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_MASK                        0x80000000u</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_SHIFT                       31u</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V_WIDTH                       1u</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor">#define MCM_LMPEIR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMPEIR_V_SHIFT))&amp;MCM_LMPEIR_V_MASK)</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="comment">/* LMFAR Bit Fields */</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_SHIFT                    0u</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD_WIDTH                    32u</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define MCM_LMFAR_EFADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFAR_EFADD_SHIFT))&amp;MCM_LMFAR_EFADD_MASK)</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="comment">/* LMFATR Bit Fields */</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_MASK                   0xFu</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_SHIFT                  0u</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT_WIDTH                  4u</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFPRT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFPRT_SHIFT))&amp;MCM_LMFATR_PEFPRT_MASK)</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_MASK                  0x70u</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_SHIFT                 4u</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE_WIDTH                 3u</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFSIZE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFSIZE_SHIFT))&amp;MCM_LMFATR_PEFSIZE_MASK)</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_MASK                     0x80u</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_SHIFT                    7u</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW_WIDTH                    1u</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFW_SHIFT))&amp;MCM_LMFATR_PEFW_MASK)</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_MASK                   0xFF00u</span></div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_SHIFT                  8u</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST_WIDTH                  8u</span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">#define MCM_LMFATR_PEFMST(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_PEFMST_SHIFT))&amp;MCM_LMFATR_PEFMST_MASK)</span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_MASK                      0x80000000u</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_SHIFT                     31u</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR_WIDTH                     1u</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define MCM_LMFATR_OVR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFATR_OVR_SHIFT))&amp;MCM_LMFATR_OVR_MASK)</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="comment">/* LMFDHR Bit Fields */</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_SHIFT                   0u</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH_WIDTH                   32u</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define MCM_LMFDHR_PEFDH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDHR_PEFDH_SHIFT))&amp;MCM_LMFDHR_PEFDH_MASK)</span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">/* LMFDLR Bit Fields */</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_SHIFT                   0u</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL_WIDTH                   32u</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define MCM_LMFDLR_PEFDL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_LMFDLR_PEFDL_SHIFT))&amp;MCM_LMFDLR_PEFDL_MASK)</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;</div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;</div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="comment">   -- MPU Peripheral Access Layer</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;</div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6"> 8570</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EDR_COUNT                        5u</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define MPU_RGD_COUNT                            16u</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_COUNT                         16u</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;</div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html"> 8575</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a117d107e462475621f7b3302c6435c90"> 8576</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a117d107e462475621f7b3302c6435c90">CESR</a>;                              </div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;       uint8_t RESERVED_0[12];</div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a61d6ec903120825300ebfb77961f2264"> 8579</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a61d6ec903120825300ebfb77961f2264">EAR</a>;                               </div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a16ed527683eda2266dfd2bcda3b4dc83"> 8582</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_p_u___type.html#a16ed527683eda2266dfd2bcda3b4dc83">EDR</a>;                               </div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;  } EAR_EDR[<a class="code" href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a>];</div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;       uint8_t RESERVED_1[968];</div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x400, array step: 0x10 */</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a8a419da822982c23b23a6125a7c72f31"> 8588</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a8a419da822982c23b23a6125a7c72f31">WORD0</a>;                             </div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a4aeebe4fa659f7417e17955b5668b096"> 8589</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a4aeebe4fa659f7417e17955b5668b096">WORD1</a>;                             </div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a9e0c2ee81b914c7136b02a4a3ffa9118"> 8590</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a9e0c2ee81b914c7136b02a4a3ffa9118">WORD2</a>;                             </div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a3d04d8beb2b33986518a6edf8519cdcb"> 8591</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_p_u___type.html#a3d04d8beb2b33986518a6edf8519cdcb">WORD3</a>;                             </div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;  } RGD[MPU_RGD_COUNT];</div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;       uint8_t RESERVED_2[768];</div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="struct_m_p_u___type.html#a1f9c64cddcb12f12a949f228df28f4a4"> 8594</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RGDAAC[MPU_RGDAAC_COUNT];          </div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;} <a class="code" href="struct_m_p_u___type.html">MPU_Type</a>, *<a class="code" href="struct_m_p_u___type.html">MPU_MemMapPtr</a>;</div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;</div><div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gacb2ba9cd393ca45929e4c8062616ce4b"> 8600</a></span>&#160;<span class="preprocessor">#define MPU_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;</div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;</div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaa0805ccd2bc4e42d63adb0618d2af571"> 8605</a></span>&#160;<span class="preprocessor">#define MPU_BASE                                 (0x4000D000u)</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;</div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#gaad8182e72fe5037a6ba1eb65a1554e0b"> 8607</a></span>&#160;<span class="preprocessor">#define MPU                                      ((MPU_Type *)MPU_BASE)</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;</div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga05c682e671650e23a7103fb69e46ce86"> 8609</a></span>&#160;<span class="preprocessor">#define MPU_BASE_ADDRS                           { MPU_BASE }</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;</div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral___access___layer.html#ga78460c4504e0b1effc8715d3fdb92f25"> 8611</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTRS                            { MPU }</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;</div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="comment">   -- MPU Register Masks</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;</div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0u</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_WIDTH                       1u</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define MPU_CESR_VLD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_VLD_SHIFT))&amp;MPU_CESR_VLD_MASK)</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8u</span></div><div class="line"><a name="l08629"></a><span class="lineno"> 8629</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_WIDTH                      4u</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12u</span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_WIDTH                       4u</span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16u</span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_WIDTH                       4u</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_MASK                     0x8000000u</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_SHIFT                    27u</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4_WIDTH                    1u</span></div><div class="line"><a name="l08642"></a><span class="lineno"> 8642</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR4_SHIFT))&amp;MPU_CESR_SPERR4_MASK)</span></div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_MASK                     0x10000000u</span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_SHIFT                    28u</span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3_WIDTH                    1u</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR3(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR3_SHIFT))&amp;MPU_CESR_SPERR3_MASK)</span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_MASK                     0x20000000u</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_SHIFT                    29u</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2_WIDTH                    1u</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR2_SHIFT))&amp;MPU_CESR_SPERR2_MASK)</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_MASK                     0x40000000u</span></div><div class="line"><a name="l08652"></a><span class="lineno"> 8652</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_SHIFT                    30u</span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1_WIDTH                    1u</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR1_SHIFT))&amp;MPU_CESR_SPERR1_MASK)</span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_MASK                     0x80000000u</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_SHIFT                    31u</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0_WIDTH                    1u</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR0_SHIFT))&amp;MPU_CESR_SPERR0_MASK)</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0u</span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_WIDTH                      32u</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0u</span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_WIDTH                        1u</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="preprocessor">#define MPU_EDR_ERW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_ERW_SHIFT))&amp;MPU_EDR_ERW_MASK)</span></div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1u</span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_WIDTH                      3u</span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4u</span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_WIDTH                        4u</span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_MASK                        0xFF00u</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_SHIFT                       8u</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID_WIDTH                       8u</span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define MPU_EDR_EPID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EPID_SHIFT))&amp;MPU_EDR_EPID_MASK)</span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16u</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_WIDTH                       16u</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="comment">/* RGD_WORD0 Bit Fields */</span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_MASK               0xFFFFFFE0u</span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_SHIFT              5u</span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR_WIDTH              27u</span></div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD0_SRTADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD0_SRTADDR_SHIFT))&amp;MPU_RGD_WORD0_SRTADDR_MASK)</span></div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="comment">/* RGD_WORD1 Bit Fields */</span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_MASK               0xFFFFFFE0u</span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_SHIFT              5u</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR_WIDTH              27u</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD1_ENDADDR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD1_ENDADDR_SHIFT))&amp;MPU_RGD_WORD1_ENDADDR_MASK)</span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="comment">/* RGD_WORD2 Bit Fields */</span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_MASK                  0x7u</span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_SHIFT                 0u</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM_WIDTH                 3u</span></div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0UM_SHIFT))&amp;MPU_RGD_WORD2_M0UM_MASK)</span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_MASK                  0x18u</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_SHIFT                 3u</span></div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM_WIDTH                 2u</span></div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0SM_SHIFT))&amp;MPU_RGD_WORD2_M0SM_MASK)</span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_MASK                  0x20u</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_SHIFT                 5u</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE_WIDTH                 1u</span></div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M0PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M0PE_SHIFT))&amp;MPU_RGD_WORD2_M0PE_MASK)</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_MASK                  0x1C0u</span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_SHIFT                 6u</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM_WIDTH                 3u</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1UM_SHIFT))&amp;MPU_RGD_WORD2_M1UM_MASK)</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_MASK                  0x600u</span></div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_SHIFT                 9u</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM_WIDTH                 2u</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1SM_SHIFT))&amp;MPU_RGD_WORD2_M1SM_MASK)</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_MASK                  0x800u</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_SHIFT                 11u</span></div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE_WIDTH                 1u</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M1PE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M1PE_SHIFT))&amp;MPU_RGD_WORD2_M1PE_MASK)</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_MASK                  0x7000u</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_SHIFT                 12u</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM_WIDTH                 3u</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2UM_SHIFT))&amp;MPU_RGD_WORD2_M2UM_MASK)</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_MASK                  0x18000u</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_SHIFT                 15u</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM_WIDTH                 2u</span></div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M2SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M2SM_SHIFT))&amp;MPU_RGD_WORD2_M2SM_MASK)</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_MASK                  0x1C0000u</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_SHIFT                 18u</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM_WIDTH                 3u</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3UM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3UM_SHIFT))&amp;MPU_RGD_WORD2_M3UM_MASK)</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_MASK                  0x600000u</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_SHIFT                 21u</span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM_WIDTH                 2u</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M3SM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M3SM_SHIFT))&amp;MPU_RGD_WORD2_M3SM_MASK)</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_MASK                  0x1000000u</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_SHIFT                 24u</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE_WIDTH                 1u</span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4WE_SHIFT))&amp;MPU_RGD_WORD2_M4WE_MASK)</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_MASK                  0x2000000u</span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_SHIFT                 25u</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE_WIDTH                 1u</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M4RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M4RE_SHIFT))&amp;MPU_RGD_WORD2_M4RE_MASK)</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_MASK                  0x4000000u</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_SHIFT                 26u</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE_WIDTH                 1u</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5WE_SHIFT))&amp;MPU_RGD_WORD2_M5WE_MASK)</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_MASK                  0x8000000u</span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_SHIFT                 27u</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE_WIDTH                 1u</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M5RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M5RE_SHIFT))&amp;MPU_RGD_WORD2_M5RE_MASK)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_MASK                  0x10000000u</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_SHIFT                 28u</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE_WIDTH                 1u</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6WE_SHIFT))&amp;MPU_RGD_WORD2_M6WE_MASK)</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_MASK                  0x20000000u</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_SHIFT                 29u</span></div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE_WIDTH                 1u</span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M6RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M6RE_SHIFT))&amp;MPU_RGD_WORD2_M6RE_MASK)</span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_MASK                  0x40000000u</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_SHIFT                 30u</span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE_WIDTH                 1u</span></div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7WE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7WE_SHIFT))&amp;MPU_RGD_WORD2_M7WE_MASK)</span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_MASK                  0x80000000u</span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_SHIFT                 31u</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE_WIDTH                 1u</span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD2_M7RE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD2_M7RE_SHIFT))&amp;MPU_RGD_WORD2_M7RE_MASK)</span></div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment">/* RGD_WORD3 Bit Fields */</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_MASK                   0x1u</span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_SHIFT                  0u</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD_WIDTH                  1u</span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_VLD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_VLD_SHIFT))&amp;MPU_RGD_WORD3_VLD_MASK)</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_MASK               0xFF0000u</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_SHIFT              16u</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK_WIDTH              8u</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PIDMASK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PIDMASK_SHIFT))&amp;MPU_RGD_WORD3_PIDMASK_MASK)</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_MASK                   0xFF000000u</span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_SHIFT                  24u</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID_WIDTH                  8u</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define MPU_RGD_WORD3_PID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGD_WORD3_PID_SHIFT))&amp;MPU_RGD_WORD3_PID_MASK)</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0u</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_WIDTH                    3u</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3u</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_WIDTH                    2u</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_MASK                     0x20u</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_SHIFT                    5u</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE_WIDTH                    1u</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0PE_SHIFT))&amp;MPU_RGDAAC_M0PE_MASK)</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6u</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_WIDTH                    3u</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9u</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_WIDTH                    2u</span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_MASK                     0x800u</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_SHIFT                    11u</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE_WIDTH                    1u</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1PE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1PE_SHIFT))&amp;MPU_RGDAAC_M1PE_MASK)</span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12u</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_WIDTH                    3u</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15u</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_WIDTH                    2u</span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18u</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_WIDTH                    3u</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21u</span></div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_WIDTH                    2u</span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24u</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_WIDTH                    1u</span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4WE_SHIFT))&amp;MPU_RGDAAC_M4WE_MASK)</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25u</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_WIDTH                    1u</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M4RE_SHIFT))&amp;MPU_RGDAAC_M4RE_MASK)</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26u</span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_WIDTH                    1u</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5WE_SHIFT))&amp;MPU_RGDAAC_M5WE_MASK)</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27u</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_WIDTH                    1u</span></div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M5RE_SHIFT))&amp;MPU_RGDAAC_M5RE_MASK)</span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28u</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_WIDTH                    1u</span></div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6WE_SHIFT))&amp;MPU_RGDAAC_M6WE_MASK)</span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29u</span></div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_WIDTH                    1u</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M6RE_SHIFT))&amp;MPU_RGDAAC_M6RE_MASK)</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30u</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_WIDTH                    1u</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7WE_SHIFT))&amp;MPU_RGDAAC_M7WE_MASK)</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31u</span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_WIDTH                    1u</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M7RE_SHIFT))&amp;MPU_RGDAAC_M7RE_MASK)</span></div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;</div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160; <span class="comment">/* end of group MPU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;</div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;</div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;<span class="comment">   -- MSCM Peripheral Access Layer</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;</div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7"> 8876</a></span>&#160;<span class="preprocessor">#define MSCM_OCMDR_COUNT                         4u</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;</div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html"> 8879</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aab4236c123e51fb2df6a3d88e35b298e"> 8880</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#aab4236c123e51fb2df6a3d88e35b298e">CPxTYPE</a>;                           </div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a0958919acf92ba3be0cd89ad9f794ba1"> 8881</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a0958919acf92ba3be0cd89ad9f794ba1">CPxNUM</a>;                            </div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a6c5df6aa6c002e7ad6361b9b820e63c9"> 8882</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a6c5df6aa6c002e7ad6361b9b820e63c9">CPxMASTER</a>;                         </div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#abb992fe1170e2f06a911204473ed0a3f"> 8883</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#abb992fe1170e2f06a911204473ed0a3f">CPxCOUNT</a>;                          </div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ab3de44efc5dbb5895117bb75b9475422"> 8884</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ab3de44efc5dbb5895117bb75b9475422">CPxCFG0</a>;                           </div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#abcbb577f14ce9d5a04f385b3496bb77a"> 8885</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#abcbb577f14ce9d5a04f385b3496bb77a">CPxCFG1</a>;                           </div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a38ff2220283af9364655e2ebcfa222b9"> 8886</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a38ff2220283af9364655e2ebcfa222b9">CPxCFG2</a>;                           </div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#adac5853fed5c1af0ca9e1bfa9316ac91"> 8887</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#adac5853fed5c1af0ca9e1bfa9316ac91">CPxCFG3</a>;                           </div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a8c3d4356a31e534c79432b012a2c5d69"> 8888</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a8c3d4356a31e534c79432b012a2c5d69">CP0TYPE</a>;                           </div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ac107358088c50dc4e3e1bb98008efb3a"> 8889</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ac107358088c50dc4e3e1bb98008efb3a">CP0NUM</a>;                            </div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a36b36bf5b6c921fd76d58e033e6de29f"> 8890</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a36b36bf5b6c921fd76d58e033e6de29f">CP0MASTER</a>;                         </div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#af42900a9c06a82dbc50bd63f77c07ab9"> 8891</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#af42900a9c06a82dbc50bd63f77c07ab9">CP0COUNT</a>;                          </div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#aa07b2b5cc4b92ce4848cc333fba6e2d3"> 8892</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#aa07b2b5cc4b92ce4848cc333fba6e2d3">CP0CFG0</a>;                           </div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a01f5f7ecf7b584da7e337355eba5480d"> 8893</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a01f5f7ecf7b584da7e337355eba5480d">CP0CFG1</a>;                           </div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a611ee6d4c1ff976559ac2077940027f1"> 8894</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#a611ee6d4c1ff976559ac2077940027f1">CP0CFG2</a>;                           </div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#ae4ba1cd6862ecec17785bc842e812cff"> 8895</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_s_c_m___type.html#ae4ba1cd6862ecec17785bc842e812cff">CP0CFG3</a>;                           </div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;       uint8_t RESERVED_0[960];</div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="struct_m_s_c_m___type.html#a0d11e5e72e8fb017767bb2555fa2e8ec"> 8897</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCMDR[<a class="code" href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a>];           </div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;} <a class="code" href="struct_m_s_c_m___type.html">MSCM_Type</a>, *<a class="code" href="struct_m_s_c_m___type.html">MSCM_MemMapPtr</a>;</div><div class="line"><a name="l08899"></a><span class="lineno"> 8899</span>&#160;</div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#gae3cde6c7d27088c23e35768c754038ea"> 8901</a></span>&#160;<span class="preprocessor">#define MSCM_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l08902"></a><span class="lineno"> 8902</span>&#160;</div><div class="line"><a name="l08903"></a><span class="lineno"> 8903</span>&#160;</div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;<span class="comment">/* MSCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga1222316c7709670ab8d1157fad85263a"> 8906</a></span>&#160;<span class="preprocessor">#define MSCM_BASE                                (0x40001000u)</span></div><div class="line"><a name="l08907"></a><span class="lineno"> 8907</span>&#160;</div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga088faa846b1a1e77e4ac0cba2660dcaf"> 8908</a></span>&#160;<span class="preprocessor">#define MSCM                                     ((MSCM_Type *)MSCM_BASE)</span></div><div class="line"><a name="l08909"></a><span class="lineno"> 8909</span>&#160;</div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga858477410291f4c079beae9dab9f2d4b"> 8910</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_ADDRS                          { MSCM_BASE }</span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;</div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___m_s_c_m___peripheral___access___layer.html#ga997d1fdc9b0b324e76674e8672d7804a"> 8912</a></span>&#160;<span class="preprocessor">#define MSCM_BASE_PTRS                           { MSCM }</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;</div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="comment">   -- MSCM Register Masks</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;</div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="comment">/* CPxTYPE Bit Fields */</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_MASK                   0xFFu</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_SHIFT                  0u</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ_WIDTH                  8u</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_RYPZ_SHIFT))&amp;MSCM_CPxTYPE_RYPZ_MASK)</span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_SHIFT           8u</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY_WIDTH           24u</span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define MSCM_CPxTYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxTYPE_PERSONALITY_SHIFT))&amp;MSCM_CPxTYPE_PERSONALITY_MASK)</span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="comment">/* CPxNUM Bit Fields */</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_MASK                     0x1u</span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_SHIFT                    0u</span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN_WIDTH                    1u</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="preprocessor">#define MSCM_CPxNUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxNUM_CPN_SHIFT))&amp;MSCM_CPxNUM_CPN_MASK)</span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="comment">/* CPxMASTER Bit Fields */</span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_MASK                 0x3Fu</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_SHIFT                0u</span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN_WIDTH                6u</span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define MSCM_CPxMASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxMASTER_PPMN_SHIFT))&amp;MSCM_CPxMASTER_PPMN_MASK)</span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="comment">/* CPxCOUNT Bit Fields */</span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_MASK                  0x3u</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_SHIFT                 0u</span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT_WIDTH                 2u</span></div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define MSCM_CPxCOUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCOUNT_PCNT_SHIFT))&amp;MSCM_CPxCOUNT_PCNT_MASK)</span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="comment">/* CPxCFG0 Bit Fields */</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_MASK                   0xFFu</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_SHIFT                  0u</span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY_WIDTH                  8u</span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCWY_SHIFT))&amp;MSCM_CPxCFG0_DCWY_MASK)</span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_MASK                   0xFF00u</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_SHIFT                  8u</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ_WIDTH                  8u</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_DCSZ_SHIFT))&amp;MSCM_CPxCFG0_DCSZ_MASK)</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_MASK                   0xFF0000u</span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_SHIFT                  16u</span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY_WIDTH                  8u</span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICWY_SHIFT))&amp;MSCM_CPxCFG0_ICWY_MASK)</span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_MASK                   0xFF000000u</span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_SHIFT                  24u</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ_WIDTH                  8u</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG0_ICSZ_SHIFT))&amp;MSCM_CPxCFG0_ICSZ_MASK)</span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="comment">/* CPxCFG1 Bit Fields */</span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_MASK                   0xFF0000u</span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_SHIFT                  16u</span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY_WIDTH                  8u</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2WY_SHIFT))&amp;MSCM_CPxCFG1_L2WY_MASK)</span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_MASK                   0xFF000000u</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_SHIFT                  24u</span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ_WIDTH                  8u</span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG1_L2SZ_SHIFT))&amp;MSCM_CPxCFG1_L2SZ_MASK)</span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="comment">/* CPxCFG2 Bit Fields */</span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_MASK                  0xFF00u</span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_SHIFT                 8u</span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ_WIDTH                 8u</span></div><div class="line"><a name="l08977"></a><span class="lineno"> 8977</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMUSZ_SHIFT))&amp;MSCM_CPxCFG2_TMUSZ_MASK)</span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_MASK                  0xFF000000u</span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_SHIFT                 24u</span></div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ_WIDTH                 8u</span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG2_TMLSZ_SHIFT))&amp;MSCM_CPxCFG2_TMLSZ_MASK)</span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">/* CPxCFG3 Bit Fields */</span></div><div class="line"><a name="l08983"></a><span class="lineno"> 8983</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_MASK                    0x1u</span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_SHIFT                   0u</span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU_WIDTH                   1u</span></div><div class="line"><a name="l08986"></a><span class="lineno"> 8986</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_FPU_SHIFT))&amp;MSCM_CPxCFG3_FPU_MASK)</span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_MASK                   0x2u</span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_SHIFT                  1u</span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD_WIDTH                  1u</span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SIMD_SHIFT))&amp;MSCM_CPxCFG3_SIMD_MASK)</span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_MASK                    0x4u</span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_SHIFT                   2u</span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ_WIDTH                   1u</span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_JAZ_SHIFT))&amp;MSCM_CPxCFG3_JAZ_MASK)</span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_MASK                    0x8u</span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_SHIFT                   3u</span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU_WIDTH                   1u</span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_MMU_SHIFT))&amp;MSCM_CPxCFG3_MMU_MASK)</span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_MASK                     0x10u</span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_SHIFT                    4u</span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ_WIDTH                    1u</span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_TZ_SHIFT))&amp;MSCM_CPxCFG3_TZ_MASK)</span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_MASK                    0x20u</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_SHIFT                   5u</span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP_WIDTH                   1u</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_CMP_SHIFT))&amp;MSCM_CPxCFG3_CMP_MASK)</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_MASK                     0x40u</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_SHIFT                    6u</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB_WIDTH                    1u</span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_BB_SHIFT))&amp;MSCM_CPxCFG3_BB_MASK)</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_MASK                    0x300u</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_SHIFT                   8u</span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP_WIDTH                   2u</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define MSCM_CPxCFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CPxCFG3_SBP_SHIFT))&amp;MSCM_CPxCFG3_SBP_MASK)</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="comment">/* CP0TYPE Bit Fields */</span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_MASK                   0xFFu</span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_SHIFT                  0u</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ_WIDTH                  8u</span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_RYPZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_RYPZ_SHIFT))&amp;MSCM_CP0TYPE_RYPZ_MASK)</span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_MASK            0xFFFFFF00u</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_SHIFT           8u</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY_WIDTH           24u</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">#define MSCM_CP0TYPE_PERSONALITY(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0TYPE_PERSONALITY_SHIFT))&amp;MSCM_CP0TYPE_PERSONALITY_MASK)</span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="comment">/* CP0NUM Bit Fields */</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_MASK                     0x1u</span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_SHIFT                    0u</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN_WIDTH                    1u</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define MSCM_CP0NUM_CPN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0NUM_CPN_SHIFT))&amp;MSCM_CP0NUM_CPN_MASK)</span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="comment">/* CP0MASTER Bit Fields */</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_MASK                 0x3Fu</span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_SHIFT                0u</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN_WIDTH                6u</span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor">#define MSCM_CP0MASTER_PPMN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0MASTER_PPMN_SHIFT))&amp;MSCM_CP0MASTER_PPMN_MASK)</span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="comment">/* CP0COUNT Bit Fields */</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_MASK                  0x3u</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_SHIFT                 0u</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT_WIDTH                 2u</span></div><div class="line"><a name="l09038"></a><span class="lineno"> 9038</span>&#160;<span class="preprocessor">#define MSCM_CP0COUNT_PCNT(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0COUNT_PCNT_SHIFT))&amp;MSCM_CP0COUNT_PCNT_MASK)</span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="comment">/* CP0CFG0 Bit Fields */</span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_MASK                   0xFFu</span></div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_SHIFT                  0u</span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY_WIDTH                  8u</span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCWY_SHIFT))&amp;MSCM_CP0CFG0_DCWY_MASK)</span></div><div class="line"><a name="l09044"></a><span class="lineno"> 9044</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_MASK                   0xFF00u</span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_SHIFT                  8u</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ_WIDTH                  8u</span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_DCSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_DCSZ_SHIFT))&amp;MSCM_CP0CFG0_DCSZ_MASK)</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_MASK                   0xFF0000u</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_SHIFT                  16u</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY_WIDTH                  8u</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICWY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICWY_SHIFT))&amp;MSCM_CP0CFG0_ICWY_MASK)</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_MASK                   0xFF000000u</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_SHIFT                  24u</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ_WIDTH                  8u</span></div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG0_ICSZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG0_ICSZ_SHIFT))&amp;MSCM_CP0CFG0_ICSZ_MASK)</span></div><div class="line"><a name="l09056"></a><span class="lineno"> 9056</span>&#160;<span class="comment">/* CP0CFG1 Bit Fields */</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_MASK                   0xFF0000u</span></div><div class="line"><a name="l09058"></a><span class="lineno"> 9058</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_SHIFT                  16u</span></div><div class="line"><a name="l09059"></a><span class="lineno"> 9059</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY_WIDTH                  8u</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2WY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2WY_SHIFT))&amp;MSCM_CP0CFG1_L2WY_MASK)</span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_MASK                   0xFF000000u</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_SHIFT                  24u</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ_WIDTH                  8u</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG1_L2SZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG1_L2SZ_SHIFT))&amp;MSCM_CP0CFG1_L2SZ_MASK)</span></div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="comment">/* CP0CFG2 Bit Fields */</span></div><div class="line"><a name="l09066"></a><span class="lineno"> 9066</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_MASK                  0xFF00u</span></div><div class="line"><a name="l09067"></a><span class="lineno"> 9067</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_SHIFT                 8u</span></div><div class="line"><a name="l09068"></a><span class="lineno"> 9068</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ_WIDTH                 8u</span></div><div class="line"><a name="l09069"></a><span class="lineno"> 9069</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMUSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMUSZ_SHIFT))&amp;MSCM_CP0CFG2_TMUSZ_MASK)</span></div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_MASK                  0xFF000000u</span></div><div class="line"><a name="l09071"></a><span class="lineno"> 9071</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_SHIFT                 24u</span></div><div class="line"><a name="l09072"></a><span class="lineno"> 9072</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ_WIDTH                 8u</span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG2_TMLSZ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG2_TMLSZ_SHIFT))&amp;MSCM_CP0CFG2_TMLSZ_MASK)</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;<span class="comment">/* CP0CFG3 Bit Fields */</span></div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_MASK                    0x1u</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_SHIFT                   0u</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU_WIDTH                   1u</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_FPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_FPU_SHIFT))&amp;MSCM_CP0CFG3_FPU_MASK)</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_MASK                   0x2u</span></div><div class="line"><a name="l09080"></a><span class="lineno"> 9080</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_SHIFT                  1u</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD_WIDTH                  1u</span></div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SIMD(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SIMD_SHIFT))&amp;MSCM_CP0CFG3_SIMD_MASK)</span></div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_MASK                    0x4u</span></div><div class="line"><a name="l09084"></a><span class="lineno"> 9084</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_SHIFT                   2u</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ_WIDTH                   1u</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_JAZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_JAZ_SHIFT))&amp;MSCM_CP0CFG3_JAZ_MASK)</span></div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_MASK                    0x8u</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_SHIFT                   3u</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU_WIDTH                   1u</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_MMU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_MMU_SHIFT))&amp;MSCM_CP0CFG3_MMU_MASK)</span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_MASK                     0x10u</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_SHIFT                    4u</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ_WIDTH                    1u</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_TZ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_TZ_SHIFT))&amp;MSCM_CP0CFG3_TZ_MASK)</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_MASK                    0x20u</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_SHIFT                   5u</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP_WIDTH                   1u</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_CMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_CMP_SHIFT))&amp;MSCM_CP0CFG3_CMP_MASK)</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_MASK                     0x40u</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_SHIFT                    6u</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB_WIDTH                    1u</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_BB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_BB_SHIFT))&amp;MSCM_CP0CFG3_BB_MASK)</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_MASK                    0x300u</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_SHIFT                   8u</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP_WIDTH                   2u</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="preprocessor">#define MSCM_CP0CFG3_SBP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_CP0CFG3_SBP_SHIFT))&amp;MSCM_CP0CFG3_SBP_MASK)</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">/* OCMDR Bit Fields */</span></div><div class="line"><a name="l09108"></a><span class="lineno"> 9108</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM0_MASK                     0xFu</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM0_SHIFT                    0u</span></div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM0_WIDTH                    4u</span></div><div class="line"><a name="l09111"></a><span class="lineno"> 9111</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM0_SHIFT))&amp;MSCM_OCMDR_OCM0_MASK)</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_MASK                     0xF0u</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_SHIFT                    4u</span></div><div class="line"><a name="l09114"></a><span class="lineno"> 9114</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1_WIDTH                    4u</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM1_SHIFT))&amp;MSCM_OCMDR_OCM1_MASK)</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM2_MASK                     0xF00u</span></div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM2_SHIFT                    8u</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM2_WIDTH                    4u</span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCM2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCM2_SHIFT))&amp;MSCM_OCMDR_OCM2_MASK)</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_MASK                    0x1000u</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_SHIFT                   12u</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU_WIDTH                   1u</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMPU(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMPU_SHIFT))&amp;MSCM_OCMDR_OCMPU_MASK)</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_MASK                     0xE000u</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_SHIFT                    13u</span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT_WIDTH                    3u</span></div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMT_SHIFT))&amp;MSCM_OCMDR_OCMT_MASK)</span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_MASK                       0x10000u</span></div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_SHIFT                      16u</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO_WIDTH                      1u</span></div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_RO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_RO_SHIFT))&amp;MSCM_OCMDR_RO_MASK)</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_MASK                     0xE0000u</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_SHIFT                    17u</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW_WIDTH                    3u</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMW_SHIFT))&amp;MSCM_OCMDR_OCMW_MASK)</span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_MASK                    0xF000000u</span></div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_SHIFT                   24u</span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ_WIDTH                   4u</span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZ(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZ_SHIFT))&amp;MSCM_OCMDR_OCMSZ_MASK)</span></div><div class="line"><a name="l09140"></a><span class="lineno"> 9140</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_MASK                   0x10000000u</span></div><div class="line"><a name="l09141"></a><span class="lineno"> 9141</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_SHIFT                  28u</span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH_WIDTH                  1u</span></div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_OCMSZH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_OCMSZH_SHIFT))&amp;MSCM_OCMDR_OCMSZH_MASK)</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_MASK                        0x80000000u</span></div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_SHIFT                       31u</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V_WIDTH                       1u</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="preprocessor">#define MSCM_OCMDR_V(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MSCM_OCMDR_V_SHIFT))&amp;MSCM_OCMDR_V_MASK)</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160; <span class="comment">/* end of group MSCM_Register_Masks */</span></div><div class="line"><a name="l09152"></a><span class="lineno"> 9152</span>&#160;</div><div class="line"><a name="l09153"></a><span class="lineno"> 9153</span>&#160; <span class="comment">/* end of group MSCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;</div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;</div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="comment">   -- PCC Peripheral Access Layer</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;</div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0"> 9170</a></span>&#160;<span class="preprocessor">#define PCC_PCCn_COUNT                           122u</span></div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;</div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html"> 9173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="struct_p_c_c___type.html#aeee4ebb7758bfeda9b47873c92163c63"> 9174</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCCn[<a class="code" href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a>];              </div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;} <a class="code" href="struct_p_c_c___type.html">PCC_Type</a>, *<a class="code" href="struct_p_c_c___type.html">PCC_MemMapPtr</a>;</div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;</div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga3f8631eeac3f9f18fb9d500c83d6361d"> 9178</a></span>&#160;<span class="preprocessor">#define PCC_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l09179"></a><span class="lineno"> 9179</span>&#160;</div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;</div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="comment">/* PCC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#gab8008db9b2d14fa1dc5cc04c41d55b3f"> 9183</a></span>&#160;<span class="preprocessor">#define PCC_BASE                                 (0x40065000u)</span></div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;</div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga2723ba3b5ec6ca3bf76a1068bebdc624"> 9185</a></span>&#160;<span class="preprocessor">#define PCC                                      ((PCC_Type *)PCC_BASE)</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;</div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga28495d3ce53d7f878081e805f91fea68"> 9187</a></span>&#160;<span class="preprocessor">#define PCC_BASE_ADDRS                           { PCC_BASE }</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;</div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___p_c_c___peripheral___access___layer.html#ga822b28e17eb937373ce134ac1929f6b9"> 9189</a></span>&#160;<span class="preprocessor">#define PCC_BASE_PTRS                            { PCC }</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;</div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="comment">/* PCC index offsets */</span></div><div class="line"><a name="l09192"></a><span class="lineno"> 9192</span>&#160;<span class="preprocessor">#define PCC_FTFC_INDEX                           32</span></div><div class="line"><a name="l09193"></a><span class="lineno"> 9193</span>&#160;<span class="preprocessor">#define PCC_DMAMUX_INDEX                         33</span></div><div class="line"><a name="l09194"></a><span class="lineno"> 9194</span>&#160;<span class="preprocessor">#define PCC_FlexCAN0_INDEX                       36</span></div><div class="line"><a name="l09195"></a><span class="lineno"> 9195</span>&#160;<span class="preprocessor">#define PCC_FlexCAN1_INDEX                       37</span></div><div class="line"><a name="l09196"></a><span class="lineno"> 9196</span>&#160;<span class="preprocessor">#define PCC_FTM3_INDEX                           38</span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;<span class="preprocessor">#define PCC_ADC1_INDEX                           39</span></div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="preprocessor">#define PCC_FlexCAN2_INDEX                       43</span></div><div class="line"><a name="l09199"></a><span class="lineno"> 9199</span>&#160;<span class="preprocessor">#define PCC_LPSPI0_INDEX                         44</span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;<span class="preprocessor">#define PCC_LPSPI1_INDEX                         45</span></div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="preprocessor">#define PCC_LPSPI2_INDEX                         46</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="preprocessor">#define PCC_PDB1_INDEX                           49</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="preprocessor">#define PCC_CRC_INDEX                            50</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="preprocessor">#define PCC_PDB0_INDEX                           54</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="preprocessor">#define PCC_LPIT_INDEX                           55</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;<span class="preprocessor">#define PCC_FTM0_INDEX                           56</span></div><div class="line"><a name="l09207"></a><span class="lineno"> 9207</span>&#160;<span class="preprocessor">#define PCC_FTM1_INDEX                           57</span></div><div class="line"><a name="l09208"></a><span class="lineno"> 9208</span>&#160;<span class="preprocessor">#define PCC_FTM2_INDEX                           58</span></div><div class="line"><a name="l09209"></a><span class="lineno"> 9209</span>&#160;<span class="preprocessor">#define PCC_ADC0_INDEX                           59</span></div><div class="line"><a name="l09210"></a><span class="lineno"> 9210</span>&#160;<span class="preprocessor">#define PCC_RTC_INDEX                            61</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;<span class="preprocessor">#define PCC_LPTMR0_INDEX                         64</span></div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="preprocessor">#define PCC_PORTA_INDEX                          73</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;<span class="preprocessor">#define PCC_PORTB_INDEX                          74</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;<span class="preprocessor">#define PCC_PORTC_INDEX                          75</span></div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="preprocessor">#define PCC_PORTD_INDEX                          76</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="preprocessor">#define PCC_PORTE_INDEX                          77</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="preprocessor">#define PCC_SAI0_INDEX                           84</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="preprocessor">#define PCC_SAI1_INDEX                           85</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="preprocessor">#define PCC_FlexIO_INDEX                         90</span></div><div class="line"><a name="l09220"></a><span class="lineno"> 9220</span>&#160;<span class="preprocessor">#define PCC_EWM_INDEX                            97</span></div><div class="line"><a name="l09221"></a><span class="lineno"> 9221</span>&#160;<span class="preprocessor">#define PCC_LPI2C0_INDEX                         102</span></div><div class="line"><a name="l09222"></a><span class="lineno"> 9222</span>&#160;<span class="preprocessor">#define PCC_LPI2C1_INDEX                         103</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;<span class="preprocessor">#define PCC_LPUART0_INDEX                        106</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;<span class="preprocessor">#define PCC_LPUART1_INDEX                        107</span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="preprocessor">#define PCC_LPUART2_INDEX                        108</span></div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="preprocessor">#define PCC_FTM4_INDEX                           110</span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;<span class="preprocessor">#define PCC_FTM5_INDEX                           111</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="preprocessor">#define PCC_FTM6_INDEX                           112</span></div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="preprocessor">#define PCC_FTM7_INDEX                           113</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="preprocessor">#define PCC_CMP0_INDEX                           115</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="preprocessor">#define PCC_QSPI_INDEX                           118</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="preprocessor">#define PCC_ENET_INDEX                           121</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;</div><div class="line"><a name="l09234"></a><span class="lineno"> 9234</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;<span class="comment">   -- PCC Register Masks</span></div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;</div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="comment">/* PCCn Bit Fields */</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_MASK                        0x7u</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_SHIFT                       0u</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD_WIDTH                       3u</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCD_SHIFT))&amp;PCC_PCCn_PCD_MASK)</span></div><div class="line"><a name="l09248"></a><span class="lineno"> 9248</span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_MASK                       0x8u</span></div><div class="line"><a name="l09249"></a><span class="lineno"> 9249</span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_SHIFT                      3u</span></div><div class="line"><a name="l09250"></a><span class="lineno"> 9250</span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC_WIDTH                      1u</span></div><div class="line"><a name="l09251"></a><span class="lineno"> 9251</span>&#160;<span class="preprocessor">#define PCC_PCCn_FRAC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_FRAC_SHIFT))&amp;PCC_PCCn_FRAC_MASK)</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_MASK                        0x7000000u</span></div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_SHIFT                       24u</span></div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS_WIDTH                       3u</span></div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;<span class="preprocessor">#define PCC_PCCn_PCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PCS_SHIFT))&amp;PCC_PCCn_PCS_MASK)</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_MASK                        0x40000000u</span></div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_SHIFT                       30u</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC_WIDTH                       1u</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="preprocessor">#define PCC_PCCn_CGC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_CGC_SHIFT))&amp;PCC_PCCn_CGC_MASK)</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_MASK                         0x80000000u</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_SHIFT                        31u</span></div><div class="line"><a name="l09262"></a><span class="lineno"> 9262</span>&#160;<span class="preprocessor">#define PCC_PCCn_PR_WIDTH                        1u</span></div><div class="line"><a name="l09263"></a><span class="lineno"> 9263</span>&#160;<span class="preprocessor">#define PCC_PCCn_PR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PCC_PCCn_PR_SHIFT))&amp;PCC_PCCn_PR_MASK)</span></div><div class="line"><a name="l09264"></a><span class="lineno"> 9264</span>&#160; <span class="comment">/* end of group PCC_Register_Masks */</span></div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;</div><div class="line"><a name="l09269"></a><span class="lineno"> 9269</span>&#160; <span class="comment">/* end of group PCC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;</div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="comment">   -- PDB Peripheral Access Layer</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;</div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61"> 9286</a></span>&#160;<span class="preprocessor">#define PDB_CH_COUNT                             4u</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="preprocessor">#define PDB_DLY_COUNT                            8u</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#define PDB_POnDLY_COUNT                         1u</span></div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;</div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html"> 9291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a6856804d44615ee5e00b5707527cbeef"> 9292</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a6856804d44615ee5e00b5707527cbeef">SC</a>;                                </div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a1ce7248d2eae2c0f8f176a758741d10e"> 9293</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a1ce7248d2eae2c0f8f176a758741d10e">MOD</a>;                               </div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aed89c319c9511f2712cea1c397526370"> 9294</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_d_b___type.html#aed89c319c9511f2712cea1c397526370">CNT</a>;                               </div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a0520f783229bbe715d26c53d669d8c2e"> 9295</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a0520f783229bbe715d26c53d669d8c2e">IDLY</a>;                              </div><div class="line"><a name="l09296"></a><span class="lineno"> 9296</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a59a3b8fc39acbefe7e79262abc29cc34"> 9297</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a59a3b8fc39acbefe7e79262abc29cc34">C1</a>;                                </div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ac3f08ee248a5b89f490580c71da398c3"> 9298</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#ac3f08ee248a5b89f490580c71da398c3">S</a>;                                 </div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#ad7e23dab767f2b0d00a1c22fb8700a92"> 9299</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLY[PDB_DLY_COUNT];                </div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;  } CH[<a class="code" href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a>];</div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;       uint8_t RESERVED_0[224];</div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#abb916c7c44b99fe07bc2f5ab6260f115"> 9302</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#abb916c7c44b99fe07bc2f5ab6260f115">POEN</a>;                              </div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div><div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a673f086fc49b24f74d94ab86d29f392a"> 9304</a></span>&#160;    <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_d_b___type.html#a673f086fc49b24f74d94ab86d29f392a">PODLY</a>;                             </div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x194, array step: 0x4 */</span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#aced48023c43c83c6b738e23eed041818"> 9306</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#aced48023c43c83c6b738e23eed041818">DLY2</a>;                              </div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="struct_p_d_b___type.html#a1b8c7ea9ec312e3b89509dbda55af3b7"> 9307</a></span>&#160;      <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_p_d_b___type.html#a1b8c7ea9ec312e3b89509dbda55af3b7">DLY1</a>;                              </div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;  } POnDLY[PDB_POnDLY_COUNT];</div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;} <a class="code" href="struct_p_d_b___type.html">PDB_Type</a>, *<a class="code" href="struct_p_d_b___type.html">PDB_MemMapPtr</a>;</div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;</div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga58176c5fa19df7a345c8508525965d64"> 9313</a></span>&#160;<span class="preprocessor">#define PDB_INSTANCE_COUNT                       (2u)</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;</div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;</div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaca699dde276786b0443ef728ae1f01c0"> 9318</a></span>&#160;<span class="preprocessor">#define PDB0_BASE                                (0x40036000u)</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;</div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga91cdd5c74efea207fd5cf60bb271b90c"> 9320</a></span>&#160;<span class="preprocessor">#define PDB0                                     ((PDB_Type *)PDB0_BASE)</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;</div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gab72ec24f181af051aca6addea4dd2cac"> 9322</a></span>&#160;<span class="preprocessor">#define PDB1_BASE                                (0x40031000u)</span></div><div class="line"><a name="l09323"></a><span class="lineno"> 9323</span>&#160;</div><div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa6595d180331b60b35d066c77e36f7c5"> 9324</a></span>&#160;<span class="preprocessor">#define PDB1                                     ((PDB_Type *)PDB1_BASE)</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;</div><div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga2aac97276b35cabb3a49413841a8bbe2"> 9326</a></span>&#160;<span class="preprocessor">#define PDB_BASE_ADDRS                           { PDB0_BASE, PDB1_BASE }</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div><div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga6dce940c99da63282b1d28f65ed75293"> 9328</a></span>&#160;<span class="preprocessor">#define PDB_BASE_PTRS                            { PDB0, PDB1 }</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;</div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga36eb0920a707e9a9d9bc87a64fa6778c"> 9330</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;</div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#gaa719088fdb89d8d6704940315f26fd93"> 9332</a></span>&#160;<span class="preprocessor">#define PDB_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;</div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral___access___layer.html#ga8e897cb723b12765718d641d60409ce3"> 9334</a></span>&#160;<span class="preprocessor">#define PDB_IRQS                                 { PDB0_IRQn, PDB1_IRQn }</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;</div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l09338"></a><span class="lineno"> 9338</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09339"></a><span class="lineno"> 9339</span>&#160;</div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0u</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_WIDTH                        1u</span></div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;<span class="preprocessor">#define PDB_SC_LDOK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDOK_SHIFT))&amp;PDB_SC_LDOK_MASK)</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1u</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#define PDB_SC_CONT_WIDTH                        1u</span></div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;<span class="preprocessor">#define PDB_SC_CONT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_CONT_SHIFT))&amp;PDB_SC_CONT_MASK)</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2u</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#define PDB_SC_MULT_WIDTH                        2u</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5u</span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_WIDTH                       1u</span></div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIE_SHIFT))&amp;PDB_SC_PDBIE_MASK)</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6u</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_WIDTH                       1u</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBIF_SHIFT))&amp;PDB_SC_PDBIF_MASK)</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7u</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_WIDTH                       1u</span></div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEN_SHIFT))&amp;PDB_SC_PDBEN_MASK)</span></div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8u</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_WIDTH                      4u</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12u</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_WIDTH                   3u</span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15u</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_WIDTH                       1u</span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_DMAEN_SHIFT))&amp;PDB_SC_DMAEN_MASK)</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16u</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_WIDTH                      1u</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_SWTRIG_SHIFT))&amp;PDB_SC_SWTRIG_MASK)</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17u</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_WIDTH                      1u</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PDBEIE_SHIFT))&amp;PDB_SC_PDBEIE_MASK)</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18u</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_WIDTH                       2u</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0u</span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_WIDTH                        16u</span></div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0u</span></div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_WIDTH                        16u</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0u</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_WIDTH                      16u</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0u</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#define PDB_C1_EN_WIDTH                          8u</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8u</span></div><div class="line"><a name="l09416"></a><span class="lineno"> 9416</span>&#160;<span class="preprocessor">#define PDB_C1_TOS_WIDTH                         8u</span></div><div class="line"><a name="l09417"></a><span class="lineno"> 9417</span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l09418"></a><span class="lineno"> 9418</span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l09419"></a><span class="lineno"> 9419</span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16u</span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;<span class="preprocessor">#define PDB_C1_BB_WIDTH                          8u</span></div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l09422"></a><span class="lineno"> 9422</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l09423"></a><span class="lineno"> 9423</span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0u</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="preprocessor">#define PDB_S_ERR_WIDTH                          8u</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16u</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="preprocessor">#define PDB_S_CF_WIDTH                           8u</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0u</span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_WIDTH                        16u</span></div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l09436"></a><span class="lineno"> 9436</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0u</span></div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_WIDTH                      8u</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">/* POnDLY_PODLY Bit Fields */</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_MASK               0xFFFFu</span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_SHIFT              0u</span></div><div class="line"><a name="l09444"></a><span class="lineno"> 9444</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2_WIDTH              16u</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY2_SHIFT))&amp;PDB_POnDLY_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_MASK               0xFFFF0000u</span></div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_SHIFT              16u</span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1_WIDTH              16u</span></div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="preprocessor">#define PDB_POnDLY_PODLY_DLY1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POnDLY_PODLY_DLY1_SHIFT))&amp;PDB_POnDLY_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l09450"></a><span class="lineno"> 9450</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY2 Bit Fields */</span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK    0xFFFFu</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT   0u</span></div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_WIDTH   16u</span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY2_DLY2(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY2_DLY2_MASK)</span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="comment">/* POnDLY_ACCESS16BIT_DLY1 Bit Fields */</span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK    0xFFFFu</span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT   0u</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_WIDTH   16u</span></div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="preprocessor">#define PDB_POnDLY_ACCESS16BIT_DLY1_DLY1(x)      (((uint16_t)(((uint16_t)(x))&lt;&lt;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_SHIFT))&amp;PDB_POnDLY_ACCESS16BIT_DLY1_DLY1_MASK)</span></div><div class="line"><a name="l09460"></a><span class="lineno"> 9460</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160; <span class="comment">/* end of group PDB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;</div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;</div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09472"></a><span class="lineno"> 9472</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;</div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 9484</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09485"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a4ce1fbca70bcf257e97a5c32e4001db5"> 9485</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a4ce1fbca70bcf257e97a5c32e4001db5">LVDSC1</a>;                             </div><div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a9325727ecc5e0978ceb50147652f90a6"> 9486</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a9325727ecc5e0978ceb50147652f90a6">LVDSC2</a>;                             </div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#ac04fc175a1f3616058094d444754f951"> 9487</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#ac04fc175a1f3616058094d444754f951">REGSC</a>;                              </div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a0d41a6e8d8f3d4d4f3b9ae7921d40467"> 9489</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a0d41a6e8d8f3d4d4f3b9ae7921d40467">LPOTRIM</a>;                            </div><div class="line"><a name="l09490"></a><span class="lineno"> 9490</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="struct_p_m_c___type.html">PMC_MemMapPtr</a>;</div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;</div><div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga273ce0b276e11e5b8020d2e9ddd6c5b6"> 9493</a></span>&#160;<span class="preprocessor">#define PMC_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;</div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;</div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 9498</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;</div><div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 9500</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;</div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 9502</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;</div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 9504</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;</div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga22406e45677dbb3b983c30a742d9138a"> 9506</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;</div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga7bf6a0381212c3d1e39f0d9083d92e93"> 9508</a></span>&#160;<span class="preprocessor">#define PMC_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l09509"></a><span class="lineno"> 9509</span>&#160;</div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga55eb026c8e8941e1e4d009d8563784b0"> 9510</a></span>&#160;<span class="preprocessor">#define PMC_IRQS                                 { LVD_LVW_IRQn }</span></div><div class="line"><a name="l09511"></a><span class="lineno"> 9511</span>&#160;</div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;</div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4u</span></div><div class="line"><a name="l09524"></a><span class="lineno"> 9524</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1u</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5u</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1u</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6u</span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1u</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7u</span></div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1u</span></div><div class="line"><a name="l09537"></a><span class="lineno"> 9537</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5u</span></div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1u</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6u</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1u</span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7u</span></div><div class="line"><a name="l09549"></a><span class="lineno"> 9549</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1u</span></div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_MASK                    0x1u</span></div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_SHIFT                   0u</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN_WIDTH                   1u</span></div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;<span class="preprocessor">#define PMC_REGSC_BIASEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BIASEN_SHIFT))&amp;PMC_REGSC_BIASEN_MASK)</span></div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_MASK                0x2u</span></div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_SHIFT               1u</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS_WIDTH               1u</span></div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;<span class="preprocessor">#define PMC_REGSC_CLKBIASDIS(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_CLKBIASDIS_SHIFT))&amp;PMC_REGSC_CLKBIASDIS_MASK)</span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_MASK                    0x4u</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_SHIFT                   2u</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM_WIDTH                   1u</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGFPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGFPM_SHIFT))&amp;PMC_REGSC_REGFPM_MASK)</span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_MASK                   0x40u</span></div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_SHIFT                  6u</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT_WIDTH                  1u</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPOSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPOSTAT_SHIFT))&amp;PMC_REGSC_LPOSTAT_MASK)</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_MASK                    0x80u</span></div><div class="line"><a name="l09569"></a><span class="lineno"> 9569</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_SHIFT                   7u</span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS_WIDTH                   1u</span></div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="preprocessor">#define PMC_REGSC_LPODIS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_LPODIS_SHIFT))&amp;PMC_REGSC_LPODIS_MASK)</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="comment">/* LPOTRIM Bit Fields */</span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_MASK                 0x1Fu</span></div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_SHIFT                0u</span></div><div class="line"><a name="l09575"></a><span class="lineno"> 9575</span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM_WIDTH                5u</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;<span class="preprocessor">#define PMC_LPOTRIM_LPOTRIM(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LPOTRIM_LPOTRIM_SHIFT))&amp;PMC_LPOTRIM_LPOTRIM_MASK)</span></div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;</div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;</div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;</div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;</div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495"> 9599</a></span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32u</span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;</div><div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 9602</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ac7faed08b86bb0700c216c4180a992b2"> 9603</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[<a class="code" href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a>];               </div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a56888835650b7abe6a6134eab8973006"> 9604</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a56888835650b7abe6a6134eab8973006">GPCLR</a>;                             </div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ace1330de59c290b59d4c1f773df9213c"> 9605</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#ace1330de59c290b59d4c1f773df9213c">GPCHR</a>;                             </div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a26f052a1f33bfc23e1ec91c7de3b1053"> 9606</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a26f052a1f33bfc23e1ec91c7de3b1053">GICLR</a>;                             </div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a872102be59e0dd67b189225eff4704a9"> 9607</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#a872102be59e0dd67b189225eff4704a9">GICHR</a>;                             </div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;       uint8_t RESERVED_0[16];</div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a99515cb5e7d40404fe2dd21642c9a02b"> 9609</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a99515cb5e7d40404fe2dd21642c9a02b">ISFR</a>;                              </div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;       uint8_t RESERVED_1[28];</div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a83c809d05b554149b3dcd541fc7902dc"> 9611</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a83c809d05b554149b3dcd541fc7902dc">DFER</a>;                              </div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a004dc399a555560df623ab73ddc9747e"> 9612</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a004dc399a555560df623ab73ddc9747e">DFCR</a>;                              </div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#adb122ea3f8fa30201f05b1a454592694"> 9613</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#adb122ea3f8fa30201f05b1a454592694">DFWR</a>;                              </div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="struct_p_o_r_t___type.html">PORT_MemMapPtr</a>;</div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;</div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gaa272f4e30fe8426e1222e9ddc13e3610"> 9617</a></span>&#160;<span class="preprocessor">#define PORT_INSTANCE_COUNT                      (5u)</span></div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;</div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 9622</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 9624</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;</div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 9626</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;</div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 9628</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;</div><div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0018f0edf7f8030868f9cc791275378d"> 9630</a></span>&#160;<span class="preprocessor">#define PORTC_BASE                               (0x4004B000u)</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;</div><div class="line"><a name="l09632"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68fea88642279a70246e026e7221b0a5"> 9632</a></span>&#160;<span class="preprocessor">#define PORTC                                    ((PORT_Type *)PORTC_BASE)</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;</div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gab88c980d0129f396683260eb978daf15"> 9634</a></span>&#160;<span class="preprocessor">#define PORTD_BASE                               (0x4004C000u)</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;</div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga3e6a2517db4f9cb7c9037adf0aefe79b"> 9636</a></span>&#160;<span class="preprocessor">#define PORTD                                    ((PORT_Type *)PORTD_BASE)</span></div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;</div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga72d490d67d751071845b3532193b4b93"> 9638</a></span>&#160;<span class="preprocessor">#define PORTE_BASE                               (0x4004D000u)</span></div><div class="line"><a name="l09639"></a><span class="lineno"> 9639</span>&#160;</div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7e2386d3b1084b5b875ae3696f550ba9"> 9640</a></span>&#160;<span class="preprocessor">#define PORTE                                    ((PORT_Type *)PORTE_BASE)</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;</div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 9642</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;</div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 9644</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB, PORTC, PORTD, PORTE }</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;</div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga0e897bdb74b5fa048eea1238b28bcafe"> 9646</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_ARR_COUNT                      (1u)</span></div><div class="line"><a name="l09647"></a><span class="lineno"> 9647</span>&#160;</div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga68732ace83317192134db56c59dee31a"> 9648</a></span>&#160;<span class="preprocessor">#define PORT_IRQS_CH_COUNT                       (1u)</span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;</div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga442cafa4ce211d588393a5f2954198bb"> 9650</a></span>&#160;<span class="preprocessor">#define PORT_IRQS                                { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }</span></div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;</div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;</div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0u</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1u</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1u</span></div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1u</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4u</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1u</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div><div class="line"><a name="l09674"></a><span class="lineno"> 9674</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6u</span></div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1u</span></div><div class="line"><a name="l09677"></a><span class="lineno"> 9677</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8u</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3u</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15u</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define PORT_PCR_LK_WIDTH                        1u</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define PORT_PCR_LK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_LK_SHIFT))&amp;PORT_PCR_LK_MASK)</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16u</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4u</span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l09691"></a><span class="lineno"> 9691</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24u</span></div><div class="line"><a name="l09692"></a><span class="lineno"> 9692</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1u</span></div><div class="line"><a name="l09693"></a><span class="lineno"> 9693</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div><div class="line"><a name="l09694"></a><span class="lineno"> 9694</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0u</span></div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16u</span></div><div class="line"><a name="l09698"></a><span class="lineno"> 9698</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16u</span></div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16u</span></div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0u</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16u</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16u</span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16u</span></div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;<span class="comment">/* GICLR Bit Fields */</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_MASK                     0xFFFFu</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_SHIFT                    0u</span></div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE_WIDTH                    16u</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWE_SHIFT))&amp;PORT_GICLR_GIWE_MASK)</span></div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_SHIFT                    16u</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD_WIDTH                    16u</span></div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;<span class="preprocessor">#define PORT_GICLR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICLR_GIWD_SHIFT))&amp;PORT_GICLR_GIWD_MASK)</span></div><div class="line"><a name="l09721"></a><span class="lineno"> 9721</span>&#160;<span class="comment">/* GICHR Bit Fields */</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_MASK                     0xFFFFu</span></div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_SHIFT                    0u</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE_WIDTH                    16u</span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWE_SHIFT))&amp;PORT_GICHR_GIWE_MASK)</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_SHIFT                    16u</span></div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD_WIDTH                    16u</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define PORT_GICHR_GIWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GICHR_GIWD_SHIFT))&amp;PORT_GICHR_GIWD_MASK)</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0u</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32u</span></div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0u</span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_WIDTH                      32u</span></div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0u</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_WIDTH                       1u</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;<span class="preprocessor">#define PORT_DFCR_CS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFCR_CS_SHIFT))&amp;PORT_DFCR_CS_MASK)</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0u</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_WIDTH                     5u</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;</div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;</div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;</div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;<span class="comment">   -- QuadSPI Peripheral Access Layer</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;</div><div class="line"><a name="l09772"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646"> 9772</a></span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_COUNT                       32u</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_COUNT                        64u</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;</div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html"> 9776</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a898533750735f879fb05ef7845786fb0"> 9777</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a898533750735f879fb05ef7845786fb0">MCR</a>;                               </div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a79dda496df2c11a6fcdbd907ffb6c240"> 9779</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a79dda496df2c11a6fcdbd907ffb6c240">IPCR</a>;                              </div><div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a21d1dae2900eb0e75aa5ccdbe1b31509"> 9780</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a21d1dae2900eb0e75aa5ccdbe1b31509">FLSHCR</a>;                            </div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad287374434273903a9edfd205f777d4c"> 9781</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad287374434273903a9edfd205f777d4c">BUF0CR</a>;                            </div><div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a0074a28acff5681df07c8e89076a2f6f"> 9782</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a0074a28acff5681df07c8e89076a2f6f">BUF1CR</a>;                            </div><div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ab3b2307bbd9b9e9356a877a2472e0751"> 9783</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ab3b2307bbd9b9e9356a877a2472e0751">BUF2CR</a>;                            </div><div class="line"><a name="l09784"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a664e22bed86ea01b26c6f19a511ea3d9"> 9784</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a664e22bed86ea01b26c6f19a511ea3d9">BUF3CR</a>;                            </div><div class="line"><a name="l09785"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#af92f5c9f03f426e21b5c63a6bb574afb"> 9785</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#af92f5c9f03f426e21b5c63a6bb574afb">BFGENCR</a>;                           </div><div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad2e57b278187d3acf3c8dc1e25f72570"> 9786</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad2e57b278187d3acf3c8dc1e25f72570">SOCCR</a>;                             </div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;       uint8_t RESERVED_1[8];</div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a5dcfbd71d5982feb0a6f81a0ee33b3dd"> 9788</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a5dcfbd71d5982feb0a6f81a0ee33b3dd">BUF0IND</a>;                           </div><div class="line"><a name="l09789"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a3b50d27c3bbb52eca248cb7d8809e141"> 9789</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a3b50d27c3bbb52eca248cb7d8809e141">BUF1IND</a>;                           </div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a4d1f05f99873d5c9a17d3bf7c70820c9"> 9790</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a4d1f05f99873d5c9a17d3bf7c70820c9">BUF2IND</a>;                           </div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;       uint8_t RESERVED_2[196];</div><div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#af2d43746475de2aeee100801f7fc2e37"> 9792</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#af2d43746475de2aeee100801f7fc2e37">SFAR</a>;                              </div><div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad6c8a8e59e6d55cdc03af2eac4dd281a"> 9793</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad6c8a8e59e6d55cdc03af2eac4dd281a">SFACR</a>;                             </div><div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a9f28f00eb9325dbf4f8d0ec57badee97"> 9794</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a9f28f00eb9325dbf4f8d0ec57badee97">SMPR</a>;                              </div><div class="line"><a name="l09795"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a9fe0f9e445b271e0a093e7919b4cc879"> 9795</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a9fe0f9e445b271e0a093e7919b4cc879">RBSR</a>;                              </div><div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a88ae8cda5fa0edea71b1c5332948b685"> 9796</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a88ae8cda5fa0edea71b1c5332948b685">RBCT</a>;                              </div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;       uint8_t RESERVED_3[60];</div><div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a54812e03cf2624dd4b3cdecaa87c854a"> 9798</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a54812e03cf2624dd4b3cdecaa87c854a">TBSR</a>;                              </div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a3adc939db89cbe67538aa58b60321cd2"> 9799</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a3adc939db89cbe67538aa58b60321cd2">TBDR</a>;                              </div><div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a2bb9504f4f8586b90189fb6468e532b7"> 9800</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a2bb9504f4f8586b90189fb6468e532b7">TBCT</a>;                              </div><div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#aa87434eb2e441eb97dc82235a998af73"> 9801</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#aa87434eb2e441eb97dc82235a998af73">SR</a>;                                </div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#af6327542763ebc0e0d509332f46edf14"> 9802</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#af6327542763ebc0e0d509332f46edf14">FR</a>;                                </div><div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a15418260a7e1a020090cb9d336da32f5"> 9803</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a15418260a7e1a020090cb9d336da32f5">RSER</a>;                              </div><div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ad89f610c69e945093deeb9065dbb4c98"> 9804</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ad89f610c69e945093deeb9065dbb4c98">SPNDST</a>;                            </div><div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a047d8baca4be81b5f50cbdae1d90bea9"> 9805</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a047d8baca4be81b5f50cbdae1d90bea9">SPTRCLR</a>;                           </div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;       uint8_t RESERVED_4[16];</div><div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a2a05a96fa8105a769b9cef7b21609efd"> 9807</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a2a05a96fa8105a769b9cef7b21609efd">SFA1AD</a>;                            </div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a99568e465c72b125a95d075174d49da8"> 9808</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a99568e465c72b125a95d075174d49da8">SFA2AD</a>;                            </div><div class="line"><a name="l09809"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a2d5270f054ca46676f058dcd0b52f3c5"> 9809</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a2d5270f054ca46676f058dcd0b52f3c5">SFB1AD</a>;                            </div><div class="line"><a name="l09810"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a22e5b7c6bc24033dc8b0b55dc4bb4cfd"> 9810</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a22e5b7c6bc24033dc8b0b55dc4bb4cfd">SFB2AD</a>;                            </div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;       uint8_t RESERVED_5[112];</div><div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#acb08f5e6f8409b95750ecdf8b94c5161"> 9812</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RBDR[<a class="code" href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a>];          </div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;       uint8_t RESERVED_6[128];</div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#ab920c864ebae6d6b1ad920662ac32910"> 9814</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#ab920c864ebae6d6b1ad920662ac32910">LUTKEY</a>;                            </div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a1b9b68baf1f1baac5a70fe426aa3ac38"> 9815</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_quad_s_p_i___type.html#a1b9b68baf1f1baac5a70fe426aa3ac38">LCKCR</a>;                             </div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;       uint8_t RESERVED_7[8];</div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="struct_quad_s_p_i___type.html#a3cc83936e3fc02833f65eb18da463e50"> 9817</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LUT[QuadSPI_LUT_COUNT];            </div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;} <a class="code" href="struct_quad_s_p_i___type.html">QuadSPI_Type</a>, *<a class="code" href="struct_quad_s_p_i___type.html">QuadSPI_MemMapPtr</a>;</div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;</div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaeb34c052a479d3328ccd47e09a29878c"> 9821</a></span>&#160;<span class="preprocessor">#define QuadSPI_INSTANCE_COUNT                   (1u)</span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;</div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;</div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;<span class="comment">/* QuadSPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaf01856dd63fd013538e6dccc0edf2eee"> 9826</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE                             (0x40076000u)</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;</div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gaeae0806c4321d14dd09f3f5a9a60cd31"> 9828</a></span>&#160;<span class="preprocessor">#define QuadSPI                                  ((QuadSPI_Type *)QuadSPI_BASE)</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;</div><div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga9eb8fa32611589c0785614784ba7aa66"> 9830</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE_ADDRS                       { QuadSPI_BASE }</span></div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;</div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga2e68f652eea88172e0c4c9d60079620e"> 9832</a></span>&#160;<span class="preprocessor">#define QuadSPI_BASE_PTRS                        { QuadSPI }</span></div><div class="line"><a name="l09833"></a><span class="lineno"> 9833</span>&#160;</div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#gab255a032d5b5ca7c78c1a7fa8d328094"> 9834</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS_ARR_COUNT                   (1u)</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;</div><div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga83446f5d80fb73c6dcae01616e8525d4"> 9836</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS_CH_COUNT                    (1u)</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;</div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___quad_s_p_i___peripheral___access___layer.html#ga5f87f0d17a460178b96122782fef23d0"> 9838</a></span>&#160;<span class="preprocessor">#define QuadSPI_IRQS                             { QSPI_IRQn }</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;</div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="comment">   -- QuadSPI Register Masks</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;</div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l09850"></a><span class="lineno"> 9850</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_MASK                 0x1u</span></div><div class="line"><a name="l09851"></a><span class="lineno"> 9851</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_SHIFT                0u</span></div><div class="line"><a name="l09852"></a><span class="lineno"> 9852</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD_WIDTH                1u</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTSD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SWRSTSD_SHIFT))&amp;QuadSPI_MCR_SWRSTSD_MASK)</span></div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_MASK                 0x2u</span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_SHIFT                1u</span></div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD_WIDTH                1u</span></div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SWRSTHD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SWRSTHD_SHIFT))&amp;QuadSPI_MCR_SWRSTHD_MASK)</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_MASK                 0xCu</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_SHIFT                2u</span></div><div class="line"><a name="l09860"></a><span class="lineno"> 9860</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG_WIDTH                2u</span></div><div class="line"><a name="l09861"></a><span class="lineno"> 9861</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_END_CFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_END_CFG_SHIFT))&amp;QuadSPI_MCR_END_CFG_MASK)</span></div><div class="line"><a name="l09862"></a><span class="lineno"> 9862</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_MASK              0x10u</span></div><div class="line"><a name="l09863"></a><span class="lineno"> 9863</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_SHIFT             4u</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN_WIDTH             1u</span></div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_OUT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_OUT_EN_SHIFT))&amp;QuadSPI_MCR_DQS_OUT_EN_MASK)</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_MASK              0x20u</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_SHIFT             5u</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN_WIDTH             1u</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_LAT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_LAT_EN_SHIFT))&amp;QuadSPI_MCR_DQS_LAT_EN_MASK)</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_MASK                  0x40u</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_SHIFT                 6u</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN_WIDTH                 1u</span></div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DQS_EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DQS_EN_SHIFT))&amp;QuadSPI_MCR_DQS_EN_MASK)</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_MASK                  0x80u</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_SHIFT                 7u</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN_WIDTH                 1u</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DDR_EN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DDR_EN_SHIFT))&amp;QuadSPI_MCR_DDR_EN_MASK)</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_MASK              0x100u</span></div><div class="line"><a name="l09879"></a><span class="lineno"> 9879</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_SHIFT             8u</span></div><div class="line"><a name="l09880"></a><span class="lineno"> 9880</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN_WIDTH             1u</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_VAR_LAT_EN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_VAR_LAT_EN_SHIFT))&amp;QuadSPI_MCR_VAR_LAT_EN_MASK)</span></div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_MASK                 0x400u</span></div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_SHIFT                10u</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF_WIDTH                1u</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_RXF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_CLR_RXF_SHIFT))&amp;QuadSPI_MCR_CLR_RXF_MASK)</span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_MASK                 0x800u</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_SHIFT                11u</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF_WIDTH                1u</span></div><div class="line"><a name="l09889"></a><span class="lineno"> 9889</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_CLR_TXF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_CLR_TXF_SHIFT))&amp;QuadSPI_MCR_CLR_TXF_MASK)</span></div><div class="line"><a name="l09890"></a><span class="lineno"> 9890</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_MASK                    0x4000u</span></div><div class="line"><a name="l09891"></a><span class="lineno"> 9891</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_SHIFT                   14u</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS_WIDTH                   1u</span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_MDIS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_MDIS_SHIFT))&amp;QuadSPI_MCR_MDIS_MASK)</span></div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_MASK                    0x8000u</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_SHIFT                   15u</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE_WIDTH                   1u</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_DOZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_DOZE_SHIFT))&amp;QuadSPI_MCR_DOZE_MASK)</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_MASK                  0x10000u</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_SHIFT                 16u</span></div><div class="line"><a name="l09900"></a><span class="lineno"> 9900</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA_WIDTH                 1u</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD2FA_SHIFT))&amp;QuadSPI_MCR_ISD2FA_MASK)</span></div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_MASK                  0x20000u</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_SHIFT                 17u</span></div><div class="line"><a name="l09904"></a><span class="lineno"> 9904</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA_WIDTH                 1u</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD3FA_SHIFT))&amp;QuadSPI_MCR_ISD3FA_MASK)</span></div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_MASK                  0x40000u</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_SHIFT                 18u</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB_WIDTH                 1u</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD2FB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD2FB_SHIFT))&amp;QuadSPI_MCR_ISD2FB_MASK)</span></div><div class="line"><a name="l09910"></a><span class="lineno"> 9910</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_MASK                  0x80000u</span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_SHIFT                 19u</span></div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB_WIDTH                 1u</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_ISD3FB(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_ISD3FB_SHIFT))&amp;QuadSPI_MCR_ISD3FB_MASK)</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_MASK                 0xFF000000u</span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_SHIFT                24u</span></div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG_WIDTH                8u</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="preprocessor">#define QuadSPI_MCR_SCLKCFG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_MCR_SCLKCFG_SHIFT))&amp;QuadSPI_MCR_SCLKCFG_MASK)</span></div><div class="line"><a name="l09918"></a><span class="lineno"> 9918</span>&#160;<span class="comment">/* IPCR Bit Fields */</span></div><div class="line"><a name="l09919"></a><span class="lineno"> 9919</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_MASK                 0xFFFFu</span></div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_SHIFT                0u</span></div><div class="line"><a name="l09921"></a><span class="lineno"> 9921</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ_WIDTH                16u</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_IDATSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_IPCR_IDATSZ_SHIFT))&amp;QuadSPI_IPCR_IDATSZ_MASK)</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_MASK                  0xF000000u</span></div><div class="line"><a name="l09924"></a><span class="lineno"> 9924</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_SHIFT                 24u</span></div><div class="line"><a name="l09925"></a><span class="lineno"> 9925</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID_WIDTH                 4u</span></div><div class="line"><a name="l09926"></a><span class="lineno"> 9926</span>&#160;<span class="preprocessor">#define QuadSPI_IPCR_SEQID(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_IPCR_SEQID_SHIFT))&amp;QuadSPI_IPCR_SEQID_MASK)</span></div><div class="line"><a name="l09927"></a><span class="lineno"> 9927</span>&#160;<span class="comment">/* FLSHCR Bit Fields */</span></div><div class="line"><a name="l09928"></a><span class="lineno"> 9928</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_MASK                 0xFu</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_SHIFT                0u</span></div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS_WIDTH                4u</span></div><div class="line"><a name="l09931"></a><span class="lineno"> 9931</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TCSS_SHIFT))&amp;QuadSPI_FLSHCR_TCSS_MASK)</span></div><div class="line"><a name="l09932"></a><span class="lineno"> 9932</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_MASK                 0xF00u</span></div><div class="line"><a name="l09933"></a><span class="lineno"> 9933</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_SHIFT                8u</span></div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH_WIDTH                4u</span></div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TCSH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TCSH_SHIFT))&amp;QuadSPI_FLSHCR_TCSH_MASK)</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_MASK                  0x30000u</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_SHIFT                 16u</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH_WIDTH                 2u</span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="preprocessor">#define QuadSPI_FLSHCR_TDH(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FLSHCR_TDH_SHIFT))&amp;QuadSPI_FLSHCR_TDH_MASK)</span></div><div class="line"><a name="l09940"></a><span class="lineno"> 9940</span>&#160;<span class="comment">/* BUF0CR Bit Fields */</span></div><div class="line"><a name="l09941"></a><span class="lineno"> 9941</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_MASK               0xFu</span></div><div class="line"><a name="l09942"></a><span class="lineno"> 9942</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_SHIFT              0u</span></div><div class="line"><a name="l09943"></a><span class="lineno"> 9943</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID_WIDTH              4u</span></div><div class="line"><a name="l09944"></a><span class="lineno"> 9944</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_MSTRID_SHIFT))&amp;QuadSPI_BUF0CR_MSTRID_MASK)</span></div><div class="line"><a name="l09945"></a><span class="lineno"> 9945</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_MASK               0xFF00u</span></div><div class="line"><a name="l09946"></a><span class="lineno"> 9946</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_SHIFT              8u</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ_WIDTH              8u</span></div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF0CR_ADATSZ_MASK)</span></div><div class="line"><a name="l09949"></a><span class="lineno"> 9949</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_MASK                0x80000000u</span></div><div class="line"><a name="l09950"></a><span class="lineno"> 9950</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_SHIFT               31u</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN_WIDTH               1u</span></div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0CR_HP_EN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0CR_HP_EN_SHIFT))&amp;QuadSPI_BUF0CR_HP_EN_MASK)</span></div><div class="line"><a name="l09953"></a><span class="lineno"> 9953</span>&#160;<span class="comment">/* BUF1CR Bit Fields */</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_MASK               0xFu</span></div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_SHIFT              0u</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID_WIDTH              4u</span></div><div class="line"><a name="l09957"></a><span class="lineno"> 9957</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1CR_MSTRID_SHIFT))&amp;QuadSPI_BUF1CR_MSTRID_MASK)</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_MASK               0xFF00u</span></div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_SHIFT              8u</span></div><div class="line"><a name="l09960"></a><span class="lineno"> 9960</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ_WIDTH              8u</span></div><div class="line"><a name="l09961"></a><span class="lineno"> 9961</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF1CR_ADATSZ_MASK)</span></div><div class="line"><a name="l09962"></a><span class="lineno"> 9962</span>&#160;<span class="comment">/* BUF2CR Bit Fields */</span></div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_MASK               0xFu</span></div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_SHIFT              0u</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID_WIDTH              4u</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2CR_MSTRID_SHIFT))&amp;QuadSPI_BUF2CR_MSTRID_MASK)</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_MASK               0xFF00u</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_SHIFT              8u</span></div><div class="line"><a name="l09969"></a><span class="lineno"> 9969</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ_WIDTH              8u</span></div><div class="line"><a name="l09970"></a><span class="lineno"> 9970</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF2CR_ADATSZ_MASK)</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;<span class="comment">/* BUF3CR Bit Fields */</span></div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_MASK               0xFu</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_SHIFT              0u</span></div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID_WIDTH              4u</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_MSTRID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_MSTRID_SHIFT))&amp;QuadSPI_BUF3CR_MSTRID_MASK)</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_MASK               0xFF00u</span></div><div class="line"><a name="l09977"></a><span class="lineno"> 9977</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_SHIFT              8u</span></div><div class="line"><a name="l09978"></a><span class="lineno"> 9978</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ_WIDTH              8u</span></div><div class="line"><a name="l09979"></a><span class="lineno"> 9979</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ADATSZ(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_ADATSZ_SHIFT))&amp;QuadSPI_BUF3CR_ADATSZ_MASK)</span></div><div class="line"><a name="l09980"></a><span class="lineno"> 9980</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_MASK               0x80000000u</span></div><div class="line"><a name="l09981"></a><span class="lineno"> 9981</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_SHIFT              31u</span></div><div class="line"><a name="l09982"></a><span class="lineno"> 9982</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST_WIDTH              1u</span></div><div class="line"><a name="l09983"></a><span class="lineno"> 9983</span>&#160;<span class="preprocessor">#define QuadSPI_BUF3CR_ALLMST(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF3CR_ALLMST_SHIFT))&amp;QuadSPI_BUF3CR_ALLMST_MASK)</span></div><div class="line"><a name="l09984"></a><span class="lineno"> 9984</span>&#160;<span class="comment">/* BFGENCR Bit Fields */</span></div><div class="line"><a name="l09985"></a><span class="lineno"> 9985</span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_MASK               0xF000u</span></div><div class="line"><a name="l09986"></a><span class="lineno"> 9986</span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_SHIFT              12u</span></div><div class="line"><a name="l09987"></a><span class="lineno"> 9987</span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID_WIDTH              4u</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;<span class="preprocessor">#define QuadSPI_BFGENCR_SEQID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BFGENCR_SEQID_SHIFT))&amp;QuadSPI_BFGENCR_SEQID_MASK)</span></div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="comment">/* SOCCR Bit Fields */</span></div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_SHIFT               0u</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG_WIDTH               32u</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="preprocessor">#define QuadSPI_SOCCR_SOCCFG(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SOCCR_SOCCFG_SHIFT))&amp;QuadSPI_SOCCR_SOCCFG_MASK)</span></div><div class="line"><a name="l09994"></a><span class="lineno"> 9994</span>&#160;<span class="comment">/* BUF0IND Bit Fields */</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_MASK             0xFFFFFFF8u</span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_SHIFT            3u</span></div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0_WIDTH            29u</span></div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="preprocessor">#define QuadSPI_BUF0IND_TPINDX0(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF0IND_TPINDX0_SHIFT))&amp;QuadSPI_BUF0IND_TPINDX0_MASK)</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="comment">/* BUF1IND Bit Fields */</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_MASK             0xFFFFFFF8u</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_SHIFT            3u</span></div><div class="line"><a name="l10002"></a><span class="lineno">10002</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1_WIDTH            29u</span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;<span class="preprocessor">#define QuadSPI_BUF1IND_TPINDX1(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF1IND_TPINDX1_SHIFT))&amp;QuadSPI_BUF1IND_TPINDX1_MASK)</span></div><div class="line"><a name="l10004"></a><span class="lineno">10004</span>&#160;<span class="comment">/* BUF2IND Bit Fields */</span></div><div class="line"><a name="l10005"></a><span class="lineno">10005</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_MASK             0xFFFFFFF8u</span></div><div class="line"><a name="l10006"></a><span class="lineno">10006</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_SHIFT            3u</span></div><div class="line"><a name="l10007"></a><span class="lineno">10007</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2_WIDTH            29u</span></div><div class="line"><a name="l10008"></a><span class="lineno">10008</span>&#160;<span class="preprocessor">#define QuadSPI_BUF2IND_TPINDX2(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_BUF2IND_TPINDX2_SHIFT))&amp;QuadSPI_BUF2IND_TPINDX2_MASK)</span></div><div class="line"><a name="l10009"></a><span class="lineno">10009</span>&#160;<span class="comment">/* SFAR Bit Fields */</span></div><div class="line"><a name="l10010"></a><span class="lineno">10010</span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l10011"></a><span class="lineno">10011</span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_SHIFT                 0u</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR_WIDTH                 32u</span></div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="preprocessor">#define QuadSPI_SFAR_SFADR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFAR_SFADR_SHIFT))&amp;QuadSPI_SFAR_SFADR_MASK)</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">/* SFACR Bit Fields */</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_MASK                   0xFu</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_SHIFT                  0u</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS_WIDTH                  4u</span></div><div class="line"><a name="l10018"></a><span class="lineno">10018</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_CAS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFACR_CAS_SHIFT))&amp;QuadSPI_SFACR_CAS_MASK)</span></div><div class="line"><a name="l10019"></a><span class="lineno">10019</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_MASK                    0x10000u</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_SHIFT                   16u</span></div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA_WIDTH                   1u</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="preprocessor">#define QuadSPI_SFACR_WA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFACR_WA_SHIFT))&amp;QuadSPI_SFACR_WA_MASK)</span></div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="comment">/* SMPR Bit Fields */</span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_MASK                  0x20u</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_SHIFT                 5u</span></div><div class="line"><a name="l10026"></a><span class="lineno">10026</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS_WIDTH                 1u</span></div><div class="line"><a name="l10027"></a><span class="lineno">10027</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSPHS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SMPR_FSPHS_SHIFT))&amp;QuadSPI_SMPR_FSPHS_MASK)</span></div><div class="line"><a name="l10028"></a><span class="lineno">10028</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_MASK                  0x40u</span></div><div class="line"><a name="l10029"></a><span class="lineno">10029</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_SHIFT                 6u</span></div><div class="line"><a name="l10030"></a><span class="lineno">10030</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY_WIDTH                 1u</span></div><div class="line"><a name="l10031"></a><span class="lineno">10031</span>&#160;<span class="preprocessor">#define QuadSPI_SMPR_FSDLY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SMPR_FSDLY_SHIFT))&amp;QuadSPI_SMPR_FSDLY_MASK)</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;<span class="comment">/* RBSR Bit Fields */</span></div><div class="line"><a name="l10033"></a><span class="lineno">10033</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_MASK                  0x3F00u</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_SHIFT                 8u</span></div><div class="line"><a name="l10035"></a><span class="lineno">10035</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL_WIDTH                 6u</span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDBFL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBSR_RDBFL_SHIFT))&amp;QuadSPI_RBSR_RDBFL_MASK)</span></div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_MASK                  0xFFFF0000u</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_SHIFT                 16u</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR_WIDTH                 16u</span></div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;<span class="preprocessor">#define QuadSPI_RBSR_RDCTR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBSR_RDCTR_SHIFT))&amp;QuadSPI_RBSR_RDCTR_MASK)</span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="comment">/* RBCT Bit Fields */</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_MASK                   0x1Fu</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_SHIFT                  0u</span></div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK_WIDTH                  5u</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_WMRK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBCT_WMRK_SHIFT))&amp;QuadSPI_RBCT_WMRK_MASK)</span></div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_MASK                  0x100u</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_SHIFT                 8u</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD_WIDTH                 1u</span></div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="preprocessor">#define QuadSPI_RBCT_RXBRD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBCT_RXBRD_SHIFT))&amp;QuadSPI_RBCT_RXBRD_MASK)</span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;<span class="comment">/* TBSR Bit Fields */</span></div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_MASK                  0x3F00u</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_SHIFT                 8u</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL_WIDTH                 6u</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRBFL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBSR_TRBFL_SHIFT))&amp;QuadSPI_TBSR_TRBFL_MASK)</span></div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_MASK                  0xFFFF0000u</span></div><div class="line"><a name="l10056"></a><span class="lineno">10056</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_SHIFT                 16u</span></div><div class="line"><a name="l10057"></a><span class="lineno">10057</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR_WIDTH                 16u</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;<span class="preprocessor">#define QuadSPI_TBSR_TRCTR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBSR_TRCTR_SHIFT))&amp;QuadSPI_TBSR_TRCTR_MASK)</span></div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="comment">/* TBDR Bit Fields */</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_SHIFT                0u</span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA_WIDTH                32u</span></div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#define QuadSPI_TBDR_TXDATA(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBDR_TXDATA_SHIFT))&amp;QuadSPI_TBDR_TXDATA_MASK)</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;<span class="comment">/* TBCT Bit Fields */</span></div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_MASK                   0x1Fu</span></div><div class="line"><a name="l10066"></a><span class="lineno">10066</span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_SHIFT                  0u</span></div><div class="line"><a name="l10067"></a><span class="lineno">10067</span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK_WIDTH                  5u</span></div><div class="line"><a name="l10068"></a><span class="lineno">10068</span>&#160;<span class="preprocessor">#define QuadSPI_TBCT_WMRK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_TBCT_WMRK_SHIFT))&amp;QuadSPI_TBCT_WMRK_MASK)</span></div><div class="line"><a name="l10069"></a><span class="lineno">10069</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10070"></a><span class="lineno">10070</span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_MASK                     0x1u</span></div><div class="line"><a name="l10071"></a><span class="lineno">10071</span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_SHIFT                    0u</span></div><div class="line"><a name="l10072"></a><span class="lineno">10072</span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY_WIDTH                    1u</span></div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="preprocessor">#define QuadSPI_SR_BUSY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_BUSY_SHIFT))&amp;QuadSPI_SR_BUSY_MASK)</span></div><div class="line"><a name="l10074"></a><span class="lineno">10074</span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_MASK                   0x2u</span></div><div class="line"><a name="l10075"></a><span class="lineno">10075</span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_SHIFT                  1u</span></div><div class="line"><a name="l10076"></a><span class="lineno">10076</span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC_WIDTH                  1u</span></div><div class="line"><a name="l10077"></a><span class="lineno">10077</span>&#160;<span class="preprocessor">#define QuadSPI_SR_IP_ACC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_IP_ACC_SHIFT))&amp;QuadSPI_SR_IP_ACC_MASK)</span></div><div class="line"><a name="l10078"></a><span class="lineno">10078</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_MASK                  0x4u</span></div><div class="line"><a name="l10079"></a><span class="lineno">10079</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_SHIFT                 2u</span></div><div class="line"><a name="l10080"></a><span class="lineno">10080</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC_WIDTH                 1u</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB_ACC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB_ACC_SHIFT))&amp;QuadSPI_SR_AHB_ACC_MASK)</span></div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBGNT_MASK                   0x20u</span></div><div class="line"><a name="l10083"></a><span class="lineno">10083</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBGNT_SHIFT                  5u</span></div><div class="line"><a name="l10084"></a><span class="lineno">10084</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBGNT_WIDTH                  1u</span></div><div class="line"><a name="l10085"></a><span class="lineno">10085</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBGNT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHBGNT_SHIFT))&amp;QuadSPI_SR_AHBGNT_MASK)</span></div><div class="line"><a name="l10086"></a><span class="lineno">10086</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_MASK                   0x40u</span></div><div class="line"><a name="l10087"></a><span class="lineno">10087</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_SHIFT                  6u</span></div><div class="line"><a name="l10088"></a><span class="lineno">10088</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN_WIDTH                  1u</span></div><div class="line"><a name="l10089"></a><span class="lineno">10089</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHBTRN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHBTRN_SHIFT))&amp;QuadSPI_SR_AHBTRN_MASK)</span></div><div class="line"><a name="l10090"></a><span class="lineno">10090</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_MASK                   0x80u</span></div><div class="line"><a name="l10091"></a><span class="lineno">10091</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_SHIFT                  7u</span></div><div class="line"><a name="l10092"></a><span class="lineno">10092</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE_WIDTH                  1u</span></div><div class="line"><a name="l10093"></a><span class="lineno">10093</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB0NE_SHIFT))&amp;QuadSPI_SR_AHB0NE_MASK)</span></div><div class="line"><a name="l10094"></a><span class="lineno">10094</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_MASK                   0x100u</span></div><div class="line"><a name="l10095"></a><span class="lineno">10095</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_SHIFT                  8u</span></div><div class="line"><a name="l10096"></a><span class="lineno">10096</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE_WIDTH                  1u</span></div><div class="line"><a name="l10097"></a><span class="lineno">10097</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB1NE_SHIFT))&amp;QuadSPI_SR_AHB1NE_MASK)</span></div><div class="line"><a name="l10098"></a><span class="lineno">10098</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_MASK                   0x200u</span></div><div class="line"><a name="l10099"></a><span class="lineno">10099</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_SHIFT                  9u</span></div><div class="line"><a name="l10100"></a><span class="lineno">10100</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE_WIDTH                  1u</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB2NE_SHIFT))&amp;QuadSPI_SR_AHB2NE_MASK)</span></div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_MASK                   0x400u</span></div><div class="line"><a name="l10103"></a><span class="lineno">10103</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_SHIFT                  10u</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE_WIDTH                  1u</span></div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3NE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB3NE_SHIFT))&amp;QuadSPI_SR_AHB3NE_MASK)</span></div><div class="line"><a name="l10106"></a><span class="lineno">10106</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_MASK                  0x800u</span></div><div class="line"><a name="l10107"></a><span class="lineno">10107</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_SHIFT                 11u</span></div><div class="line"><a name="l10108"></a><span class="lineno">10108</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL_WIDTH                 1u</span></div><div class="line"><a name="l10109"></a><span class="lineno">10109</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB0FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB0FUL_SHIFT))&amp;QuadSPI_SR_AHB0FUL_MASK)</span></div><div class="line"><a name="l10110"></a><span class="lineno">10110</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_MASK                  0x1000u</span></div><div class="line"><a name="l10111"></a><span class="lineno">10111</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_SHIFT                 12u</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL_WIDTH                 1u</span></div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB1FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB1FUL_SHIFT))&amp;QuadSPI_SR_AHB1FUL_MASK)</span></div><div class="line"><a name="l10114"></a><span class="lineno">10114</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_MASK                  0x2000u</span></div><div class="line"><a name="l10115"></a><span class="lineno">10115</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_SHIFT                 13u</span></div><div class="line"><a name="l10116"></a><span class="lineno">10116</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL_WIDTH                 1u</span></div><div class="line"><a name="l10117"></a><span class="lineno">10117</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB2FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB2FUL_SHIFT))&amp;QuadSPI_SR_AHB2FUL_MASK)</span></div><div class="line"><a name="l10118"></a><span class="lineno">10118</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_MASK                  0x4000u</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_SHIFT                 14u</span></div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL_WIDTH                 1u</span></div><div class="line"><a name="l10121"></a><span class="lineno">10121</span>&#160;<span class="preprocessor">#define QuadSPI_SR_AHB3FUL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_AHB3FUL_SHIFT))&amp;QuadSPI_SR_AHB3FUL_MASK)</span></div><div class="line"><a name="l10122"></a><span class="lineno">10122</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_MASK                     0x10000u</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_SHIFT                    16u</span></div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE_WIDTH                    1u</span></div><div class="line"><a name="l10125"></a><span class="lineno">10125</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXWE_SHIFT))&amp;QuadSPI_SR_RXWE_MASK)</span></div><div class="line"><a name="l10126"></a><span class="lineno">10126</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_MASK                   0x80000u</span></div><div class="line"><a name="l10127"></a><span class="lineno">10127</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_SHIFT                  19u</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL_WIDTH                  1u</span></div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXFULL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXFULL_SHIFT))&amp;QuadSPI_SR_RXFULL_MASK)</span></div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_MASK                    0x800000u</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_SHIFT                   23u</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA_WIDTH                   1u</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;<span class="preprocessor">#define QuadSPI_SR_RXDMA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_RXDMA_SHIFT))&amp;QuadSPI_SR_RXDMA_MASK)</span></div><div class="line"><a name="l10134"></a><span class="lineno">10134</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_MASK                    0x1000000u</span></div><div class="line"><a name="l10135"></a><span class="lineno">10135</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_SHIFT                   24u</span></div><div class="line"><a name="l10136"></a><span class="lineno">10136</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA_WIDTH                   1u</span></div><div class="line"><a name="l10137"></a><span class="lineno">10137</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXEDA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXEDA_SHIFT))&amp;QuadSPI_SR_TXEDA_MASK)</span></div><div class="line"><a name="l10138"></a><span class="lineno">10138</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_MASK                     0x2000000u</span></div><div class="line"><a name="l10139"></a><span class="lineno">10139</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_SHIFT                    25u</span></div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA_WIDTH                    1u</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXWA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXWA_SHIFT))&amp;QuadSPI_SR_TXWA_MASK)</span></div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_MASK                    0x4000000u</span></div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_SHIFT                   26u</span></div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA_WIDTH                   1u</span></div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXDMA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXDMA_SHIFT))&amp;QuadSPI_SR_TXDMA_MASK)</span></div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_MASK                   0x8000000u</span></div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_SHIFT                  27u</span></div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL_WIDTH                  1u</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="preprocessor">#define QuadSPI_SR_TXFULL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SR_TXFULL_SHIFT))&amp;QuadSPI_SR_TXFULL_MASK)</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="comment">/* FR Bit Fields */</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_MASK                      0x1u</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_SHIFT                     0u</span></div><div class="line"><a name="l10153"></a><span class="lineno">10153</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF_WIDTH                     1u</span></div><div class="line"><a name="l10154"></a><span class="lineno">10154</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TFF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TFF_SHIFT))&amp;QuadSPI_FR_TFF_MASK)</span></div><div class="line"><a name="l10155"></a><span class="lineno">10155</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPGEF_MASK                    0x10u</span></div><div class="line"><a name="l10156"></a><span class="lineno">10156</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPGEF_SHIFT                   4u</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPGEF_WIDTH                   1u</span></div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPGEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_IPGEF_SHIFT))&amp;QuadSPI_FR_IPGEF_MASK)</span></div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_MASK                    0x40u</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_SHIFT                   6u</span></div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF_WIDTH                   1u</span></div><div class="line"><a name="l10162"></a><span class="lineno">10162</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPIEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_IPIEF_SHIFT))&amp;QuadSPI_FR_IPIEF_MASK)</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_MASK                    0x80u</span></div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_SHIFT                   7u</span></div><div class="line"><a name="l10165"></a><span class="lineno">10165</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF_WIDTH                   1u</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;<span class="preprocessor">#define QuadSPI_FR_IPAEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_IPAEF_SHIFT))&amp;QuadSPI_FR_IPAEF_MASK)</span></div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_MASK                     0x1000u</span></div><div class="line"><a name="l10168"></a><span class="lineno">10168</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_SHIFT                    12u</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF_WIDTH                    1u</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ABOF_SHIFT))&amp;QuadSPI_FR_ABOF_MASK)</span></div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_MASK                   0x2000u</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_SHIFT                  13u</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF_WIDTH                  1u</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AIBSEF(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_AIBSEF_SHIFT))&amp;QuadSPI_FR_AIBSEF_MASK)</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_MASK                    0x4000u</span></div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_SHIFT                   14u</span></div><div class="line"><a name="l10177"></a><span class="lineno">10177</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF_WIDTH                   1u</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;<span class="preprocessor">#define QuadSPI_FR_AITEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_AITEF_SHIFT))&amp;QuadSPI_FR_AITEF_MASK)</span></div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_MASK                    0x8000u</span></div><div class="line"><a name="l10180"></a><span class="lineno">10180</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_SHIFT                   15u</span></div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF_WIDTH                   1u</span></div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ABSEF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ABSEF_SHIFT))&amp;QuadSPI_FR_ABSEF_MASK)</span></div><div class="line"><a name="l10183"></a><span class="lineno">10183</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_MASK                     0x10000u</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_SHIFT                    16u</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF_WIDTH                    1u</span></div><div class="line"><a name="l10186"></a><span class="lineno">10186</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBDF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_RBDF_SHIFT))&amp;QuadSPI_FR_RBDF_MASK)</span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_MASK                     0x20000u</span></div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_SHIFT                    17u</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF_WIDTH                    1u</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;<span class="preprocessor">#define QuadSPI_FR_RBOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_RBOF_SHIFT))&amp;QuadSPI_FR_RBOF_MASK)</span></div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_MASK                   0x800000u</span></div><div class="line"><a name="l10192"></a><span class="lineno">10192</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_SHIFT                  23u</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE_WIDTH                  1u</span></div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="preprocessor">#define QuadSPI_FR_ILLINE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_ILLINE_SHIFT))&amp;QuadSPI_FR_ILLINE_MASK)</span></div><div class="line"><a name="l10195"></a><span class="lineno">10195</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_MASK                     0x4000000u</span></div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_SHIFT                    26u</span></div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF_WIDTH                    1u</span></div><div class="line"><a name="l10198"></a><span class="lineno">10198</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBUF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TBUF_SHIFT))&amp;QuadSPI_FR_TBUF_MASK)</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_MASK                     0x8000000u</span></div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_SHIFT                    27u</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF_WIDTH                    1u</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;<span class="preprocessor">#define QuadSPI_FR_TBFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_FR_TBFF_SHIFT))&amp;QuadSPI_FR_TBFF_MASK)</span></div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l10204"></a><span class="lineno">10204</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_MASK                   0x1u</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_SHIFT                  0u</span></div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE_WIDTH                  1u</span></div><div class="line"><a name="l10207"></a><span class="lineno">10207</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TFIE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TFIE_SHIFT))&amp;QuadSPI_RSER_TFIE_MASK)</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPGEIE_MASK                 0x10u</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPGEIE_SHIFT                4u</span></div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPGEIE_WIDTH                1u</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPGEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_IPGEIE_SHIFT))&amp;QuadSPI_RSER_IPGEIE_MASK)</span></div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_MASK                 0x40u</span></div><div class="line"><a name="l10213"></a><span class="lineno">10213</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_SHIFT                6u</span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE_WIDTH                1u</span></div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPIEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_IPIEIE_SHIFT))&amp;QuadSPI_RSER_IPIEIE_MASK)</span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_MASK                 0x80u</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_SHIFT                7u</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE_WIDTH                1u</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_IPAEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_IPAEIE_SHIFT))&amp;QuadSPI_RSER_IPAEIE_MASK)</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_MASK                  0x1000u</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_SHIFT                 12u</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE_WIDTH                 1u</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABOIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ABOIE_SHIFT))&amp;QuadSPI_RSER_ABOIE_MASK)</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_MASK                 0x2000u</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_SHIFT                13u</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE_WIDTH                1u</span></div><div class="line"><a name="l10227"></a><span class="lineno">10227</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AIBSIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_AIBSIE_SHIFT))&amp;QuadSPI_RSER_AIBSIE_MASK)</span></div><div class="line"><a name="l10228"></a><span class="lineno">10228</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_MASK                  0x4000u</span></div><div class="line"><a name="l10229"></a><span class="lineno">10229</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_SHIFT                 14u</span></div><div class="line"><a name="l10230"></a><span class="lineno">10230</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE_WIDTH                 1u</span></div><div class="line"><a name="l10231"></a><span class="lineno">10231</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_AITIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_AITIE_SHIFT))&amp;QuadSPI_RSER_AITIE_MASK)</span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_MASK                 0x8000u</span></div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_SHIFT                15u</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE_WIDTH                1u</span></div><div class="line"><a name="l10235"></a><span class="lineno">10235</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ABSEIE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ABSEIE_SHIFT))&amp;QuadSPI_RSER_ABSEIE_MASK)</span></div><div class="line"><a name="l10236"></a><span class="lineno">10236</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_MASK                  0x10000u</span></div><div class="line"><a name="l10237"></a><span class="lineno">10237</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_SHIFT                 16u</span></div><div class="line"><a name="l10238"></a><span class="lineno">10238</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE_WIDTH                 1u</span></div><div class="line"><a name="l10239"></a><span class="lineno">10239</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBDIE_SHIFT))&amp;QuadSPI_RSER_RBDIE_MASK)</span></div><div class="line"><a name="l10240"></a><span class="lineno">10240</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_MASK                  0x20000u</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_SHIFT                 17u</span></div><div class="line"><a name="l10242"></a><span class="lineno">10242</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE_WIDTH                 1u</span></div><div class="line"><a name="l10243"></a><span class="lineno">10243</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBOIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBOIE_SHIFT))&amp;QuadSPI_RSER_RBOIE_MASK)</span></div><div class="line"><a name="l10244"></a><span class="lineno">10244</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_MASK                  0x200000u</span></div><div class="line"><a name="l10245"></a><span class="lineno">10245</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_SHIFT                 21u</span></div><div class="line"><a name="l10246"></a><span class="lineno">10246</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE_WIDTH                 1u</span></div><div class="line"><a name="l10247"></a><span class="lineno">10247</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_RBDDE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_RBDDE_SHIFT))&amp;QuadSPI_RSER_RBDDE_MASK)</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_MASK                0x800000u</span></div><div class="line"><a name="l10249"></a><span class="lineno">10249</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_SHIFT               23u</span></div><div class="line"><a name="l10250"></a><span class="lineno">10250</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE_WIDTH               1u</span></div><div class="line"><a name="l10251"></a><span class="lineno">10251</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_ILLINIE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_ILLINIE_SHIFT))&amp;QuadSPI_RSER_ILLINIE_MASK)</span></div><div class="line"><a name="l10252"></a><span class="lineno">10252</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_MASK                  0x2000000u</span></div><div class="line"><a name="l10253"></a><span class="lineno">10253</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_SHIFT                 25u</span></div><div class="line"><a name="l10254"></a><span class="lineno">10254</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE_WIDTH                 1u</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFDE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBFDE_SHIFT))&amp;QuadSPI_RSER_TBFDE_MASK)</span></div><div class="line"><a name="l10256"></a><span class="lineno">10256</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_MASK                  0x4000000u</span></div><div class="line"><a name="l10257"></a><span class="lineno">10257</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_SHIFT                 26u</span></div><div class="line"><a name="l10258"></a><span class="lineno">10258</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE_WIDTH                 1u</span></div><div class="line"><a name="l10259"></a><span class="lineno">10259</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBUIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBUIE_SHIFT))&amp;QuadSPI_RSER_TBUIE_MASK)</span></div><div class="line"><a name="l10260"></a><span class="lineno">10260</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_MASK                  0x8000000u</span></div><div class="line"><a name="l10261"></a><span class="lineno">10261</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_SHIFT                 27u</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE_WIDTH                 1u</span></div><div class="line"><a name="l10263"></a><span class="lineno">10263</span>&#160;<span class="preprocessor">#define QuadSPI_RSER_TBFIE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RSER_TBFIE_SHIFT))&amp;QuadSPI_RSER_TBFIE_MASK)</span></div><div class="line"><a name="l10264"></a><span class="lineno">10264</span>&#160;<span class="comment">/* SPNDST Bit Fields */</span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_MASK               0x1u</span></div><div class="line"><a name="l10266"></a><span class="lineno">10266</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_SHIFT              0u</span></div><div class="line"><a name="l10267"></a><span class="lineno">10267</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND_WIDTH              1u</span></div><div class="line"><a name="l10268"></a><span class="lineno">10268</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SUSPND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_SUSPND_SHIFT))&amp;QuadSPI_SPNDST_SUSPND_MASK)</span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_MASK               0xC0u</span></div><div class="line"><a name="l10270"></a><span class="lineno">10270</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_SHIFT              6u</span></div><div class="line"><a name="l10271"></a><span class="lineno">10271</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF_WIDTH              2u</span></div><div class="line"><a name="l10272"></a><span class="lineno">10272</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_SPDBUF(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_SPDBUF_SHIFT))&amp;QuadSPI_SPNDST_SPDBUF_MASK)</span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_MASK               0xFE00u</span></div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_SHIFT              9u</span></div><div class="line"><a name="l10275"></a><span class="lineno">10275</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT_WIDTH              7u</span></div><div class="line"><a name="l10276"></a><span class="lineno">10276</span>&#160;<span class="preprocessor">#define QuadSPI_SPNDST_DATLFT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPNDST_DATLFT_SHIFT))&amp;QuadSPI_SPNDST_DATLFT_MASK)</span></div><div class="line"><a name="l10277"></a><span class="lineno">10277</span>&#160;<span class="comment">/* SPTRCLR Bit Fields */</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_MASK              0x1u</span></div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_SHIFT             0u</span></div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC_WIDTH             1u</span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_BFPTRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPTRCLR_BFPTRC_SHIFT))&amp;QuadSPI_SPTRCLR_BFPTRC_MASK)</span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_MASK              0x100u</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_SHIFT             8u</span></div><div class="line"><a name="l10284"></a><span class="lineno">10284</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC_WIDTH             1u</span></div><div class="line"><a name="l10285"></a><span class="lineno">10285</span>&#160;<span class="preprocessor">#define QuadSPI_SPTRCLR_IPPTRC(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SPTRCLR_IPPTRC_SHIFT))&amp;QuadSPI_SPTRCLR_IPPTRC_MASK)</span></div><div class="line"><a name="l10286"></a><span class="lineno">10286</span>&#160;<span class="comment">/* SFA1AD Bit Fields */</span></div><div class="line"><a name="l10287"></a><span class="lineno">10287</span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_MASK               0xFFFFFC00u</span></div><div class="line"><a name="l10288"></a><span class="lineno">10288</span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_SHIFT              10u</span></div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1_WIDTH              22u</span></div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="preprocessor">#define QuadSPI_SFA1AD_TPADA1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFA1AD_TPADA1_SHIFT))&amp;QuadSPI_SFA1AD_TPADA1_MASK)</span></div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;<span class="comment">/* SFA2AD Bit Fields */</span></div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_MASK               0xFFFFFC00u</span></div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_SHIFT              10u</span></div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2_WIDTH              22u</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="preprocessor">#define QuadSPI_SFA2AD_TPADA2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFA2AD_TPADA2_SHIFT))&amp;QuadSPI_SFA2AD_TPADA2_MASK)</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="comment">/* SFB1AD Bit Fields */</span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_MASK               0xFFFFFC00u</span></div><div class="line"><a name="l10298"></a><span class="lineno">10298</span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_SHIFT              10u</span></div><div class="line"><a name="l10299"></a><span class="lineno">10299</span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1_WIDTH              22u</span></div><div class="line"><a name="l10300"></a><span class="lineno">10300</span>&#160;<span class="preprocessor">#define QuadSPI_SFB1AD_TPADB1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFB1AD_TPADB1_SHIFT))&amp;QuadSPI_SFB1AD_TPADB1_MASK)</span></div><div class="line"><a name="l10301"></a><span class="lineno">10301</span>&#160;<span class="comment">/* SFB2AD Bit Fields */</span></div><div class="line"><a name="l10302"></a><span class="lineno">10302</span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_MASK               0xFFFFFC00u</span></div><div class="line"><a name="l10303"></a><span class="lineno">10303</span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_SHIFT              10u</span></div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2_WIDTH              22u</span></div><div class="line"><a name="l10305"></a><span class="lineno">10305</span>&#160;<span class="preprocessor">#define QuadSPI_SFB2AD_TPADB2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_SFB2AD_TPADB2_SHIFT))&amp;QuadSPI_SFB2AD_TPADB2_MASK)</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160;<span class="comment">/* RBDR Bit Fields */</span></div><div class="line"><a name="l10307"></a><span class="lineno">10307</span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10308"></a><span class="lineno">10308</span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_SHIFT                0u</span></div><div class="line"><a name="l10309"></a><span class="lineno">10309</span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA_WIDTH                32u</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;<span class="preprocessor">#define QuadSPI_RBDR_RXDATA(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_RBDR_RXDATA_SHIFT))&amp;QuadSPI_RBDR_RXDATA_MASK)</span></div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;<span class="comment">/* LUTKEY Bit Fields */</span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_SHIFT                 0u</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY_WIDTH                 32u</span></div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="preprocessor">#define QuadSPI_LUTKEY_KEY(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUTKEY_KEY_SHIFT))&amp;QuadSPI_LUTKEY_KEY_MASK)</span></div><div class="line"><a name="l10316"></a><span class="lineno">10316</span>&#160;<span class="comment">/* LCKCR Bit Fields */</span></div><div class="line"><a name="l10317"></a><span class="lineno">10317</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_MASK                  0x1u</span></div><div class="line"><a name="l10318"></a><span class="lineno">10318</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_SHIFT                 0u</span></div><div class="line"><a name="l10319"></a><span class="lineno">10319</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK_WIDTH                 1u</span></div><div class="line"><a name="l10320"></a><span class="lineno">10320</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_LOCK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LCKCR_LOCK_SHIFT))&amp;QuadSPI_LCKCR_LOCK_MASK)</span></div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_MASK                0x2u</span></div><div class="line"><a name="l10322"></a><span class="lineno">10322</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_SHIFT               1u</span></div><div class="line"><a name="l10323"></a><span class="lineno">10323</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK_WIDTH               1u</span></div><div class="line"><a name="l10324"></a><span class="lineno">10324</span>&#160;<span class="preprocessor">#define QuadSPI_LCKCR_UNLOCK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LCKCR_UNLOCK_SHIFT))&amp;QuadSPI_LCKCR_UNLOCK_MASK)</span></div><div class="line"><a name="l10325"></a><span class="lineno">10325</span>&#160;<span class="comment">/* LUT Bit Fields */</span></div><div class="line"><a name="l10326"></a><span class="lineno">10326</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_MASK                  0xFFu</span></div><div class="line"><a name="l10327"></a><span class="lineno">10327</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_SHIFT                 0u</span></div><div class="line"><a name="l10328"></a><span class="lineno">10328</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0_WIDTH                 8u</span></div><div class="line"><a name="l10329"></a><span class="lineno">10329</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_OPRND0_SHIFT))&amp;QuadSPI_LUT_OPRND0_MASK)</span></div><div class="line"><a name="l10330"></a><span class="lineno">10330</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_MASK                    0x300u</span></div><div class="line"><a name="l10331"></a><span class="lineno">10331</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_SHIFT                   8u</span></div><div class="line"><a name="l10332"></a><span class="lineno">10332</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0_WIDTH                   2u</span></div><div class="line"><a name="l10333"></a><span class="lineno">10333</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_PAD0_SHIFT))&amp;QuadSPI_LUT_PAD0_MASK)</span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_MASK                  0xFC00u</span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_SHIFT                 10u</span></div><div class="line"><a name="l10336"></a><span class="lineno">10336</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0_WIDTH                 6u</span></div><div class="line"><a name="l10337"></a><span class="lineno">10337</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_INSTR0_SHIFT))&amp;QuadSPI_LUT_INSTR0_MASK)</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_MASK                  0xFF0000u</span></div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_SHIFT                 16u</span></div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1_WIDTH                 8u</span></div><div class="line"><a name="l10341"></a><span class="lineno">10341</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_OPRND1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_OPRND1_SHIFT))&amp;QuadSPI_LUT_OPRND1_MASK)</span></div><div class="line"><a name="l10342"></a><span class="lineno">10342</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_MASK                    0x3000000u</span></div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_SHIFT                   24u</span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1_WIDTH                   2u</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_PAD1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_PAD1_SHIFT))&amp;QuadSPI_LUT_PAD1_MASK)</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_MASK                  0xFC000000u</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_SHIFT                 26u</span></div><div class="line"><a name="l10348"></a><span class="lineno">10348</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1_WIDTH                 6u</span></div><div class="line"><a name="l10349"></a><span class="lineno">10349</span>&#160;<span class="preprocessor">#define QuadSPI_LUT_INSTR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;QuadSPI_LUT_INSTR1_SHIFT))&amp;QuadSPI_LUT_INSTR1_MASK)</span></div><div class="line"><a name="l10350"></a><span class="lineno">10350</span>&#160; <span class="comment">/* end of group QuadSPI_Register_Masks */</span></div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;</div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160; <span class="comment">/* end of group QuadSPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10359"></a><span class="lineno">10359</span>&#160;</div><div class="line"><a name="l10360"></a><span class="lineno">10360</span>&#160;</div><div class="line"><a name="l10361"></a><span class="lineno">10361</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10362"></a><span class="lineno">10362</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l10363"></a><span class="lineno">10363</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;</div><div class="line"><a name="l10374"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html">10374</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10375"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a70d7361565018071d921f55c567173d7">10375</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#a70d7361565018071d921f55c567173d7">VERID</a>;                             </div><div class="line"><a name="l10376"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#afdcef9bef0b802c42046fa821d55d370">10376</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#afdcef9bef0b802c42046fa821d55d370">PARAM</a>;                             </div><div class="line"><a name="l10377"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ae7e67bd6571aa6ac8b2e93676c94e80e">10377</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_c_m___type.html#ae7e67bd6571aa6ac8b2e93676c94e80e">SRS</a>;                               </div><div class="line"><a name="l10378"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a9240ce9adde022ea4e4f4a9a33acc6d2">10378</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a9240ce9adde022ea4e4f4a9a33acc6d2">RPC</a>;                               </div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l10380"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a657f7f34a648f5e83d089b6d0f8704ac">10380</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a657f7f34a648f5e83d089b6d0f8704ac">SSRS</a>;                              </div><div class="line"><a name="l10381"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a2336a561d2b73655e073f8743244b616">10381</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_m___type.html#a2336a561d2b73655e073f8743244b616">SRIE</a>;                              </div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="struct_r_c_m___type.html">RCM_MemMapPtr</a>;</div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;</div><div class="line"><a name="l10385"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga6eae2aa57fc4559b723de5dc0fa178a0">10385</a></span>&#160;<span class="preprocessor">#define RCM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;</div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;</div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l10390"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d">10390</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;</div><div class="line"><a name="l10392"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874">10392</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;</div><div class="line"><a name="l10394"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6">10394</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;</div><div class="line"><a name="l10396"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb">10396</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;</div><div class="line"><a name="l10398"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga49e64394e9b0ee05655559107c51d31a">10398</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l10399"></a><span class="lineno">10399</span>&#160;</div><div class="line"><a name="l10400"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaaa2bd8af2ec02b73b56e09b80e619844">10400</a></span>&#160;<span class="preprocessor">#define RCM_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;</div><div class="line"><a name="l10402"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga26ae066628c022cc4fb5e791d9b29242">10402</a></span>&#160;<span class="preprocessor">#define RCM_IRQS                                 { RCM_IRQn }</span></div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;</div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;</div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_MASK                   0xFFFFu</span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_SHIFT                  0u</span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE_WIDTH                  16u</span></div><div class="line"><a name="l10417"></a><span class="lineno">10417</span>&#160;<span class="preprocessor">#define RCM_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_FEATURE_SHIFT))&amp;RCM_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_MASK                     0xFF0000u</span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_SHIFT                    16u</span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR_WIDTH                    8u</span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define RCM_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MINOR_SHIFT))&amp;RCM_VERID_MINOR_MASK)</span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_MASK                     0xFF000000u</span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_SHIFT                    24u</span></div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR_WIDTH                    8u</span></div><div class="line"><a name="l10425"></a><span class="lineno">10425</span>&#160;<span class="preprocessor">#define RCM_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_VERID_MAJOR_SHIFT))&amp;RCM_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_MASK                   0x1u</span></div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_SHIFT                  0u</span></div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP_WIDTH                  1u</span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWAKEUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWAKEUP_SHIFT))&amp;RCM_PARAM_EWAKEUP_MASK)</span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_MASK                      0x2u</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_SHIFT                     1u</span></div><div class="line"><a name="l10433"></a><span class="lineno">10433</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD_WIDTH                     1u</span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELVD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELVD_SHIFT))&amp;RCM_PARAM_ELVD_MASK)</span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_MASK                      0x4u</span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_SHIFT                     2u</span></div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC_WIDTH                     1u</span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOC_SHIFT))&amp;RCM_PARAM_ELOC_MASK)</span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_MASK                      0x8u</span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_SHIFT                     3u</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL_WIDTH                     1u</span></div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOL_SHIFT))&amp;RCM_PARAM_ELOL_MASK)</span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_MASK                     0x20u</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_SHIFT                    5u</span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG_WIDTH                    1u</span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#define RCM_PARAM_EWDOG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EWDOG_SHIFT))&amp;RCM_PARAM_EWDOG_MASK)</span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_MASK                      0x40u</span></div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_SHIFT                     6u</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN_WIDTH                     1u</span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPIN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPIN_SHIFT))&amp;RCM_PARAM_EPIN_MASK)</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_MASK                      0x80u</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_SHIFT                     7u</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR_WIDTH                     1u</span></div><div class="line"><a name="l10454"></a><span class="lineno">10454</span>&#160;<span class="preprocessor">#define RCM_PARAM_EPOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EPOR_SHIFT))&amp;RCM_PARAM_EPOR_MASK)</span></div><div class="line"><a name="l10455"></a><span class="lineno">10455</span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_MASK                     0x100u</span></div><div class="line"><a name="l10456"></a><span class="lineno">10456</span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_SHIFT                    8u</span></div><div class="line"><a name="l10457"></a><span class="lineno">10457</span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG_WIDTH                    1u</span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor">#define RCM_PARAM_EJTAG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EJTAG_SHIFT))&amp;RCM_PARAM_EJTAG_MASK)</span></div><div class="line"><a name="l10459"></a><span class="lineno">10459</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_MASK                   0x200u</span></div><div class="line"><a name="l10460"></a><span class="lineno">10460</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_SHIFT                  9u</span></div><div class="line"><a name="l10461"></a><span class="lineno">10461</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP_WIDTH                  1u</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;<span class="preprocessor">#define RCM_PARAM_ELOCKUP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ELOCKUP_SHIFT))&amp;RCM_PARAM_ELOCKUP_MASK)</span></div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_MASK                       0x400u</span></div><div class="line"><a name="l10464"></a><span class="lineno">10464</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_SHIFT                      10u</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW_WIDTH                      1u</span></div><div class="line"><a name="l10466"></a><span class="lineno">10466</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESW_SHIFT))&amp;RCM_PARAM_ESW_MASK)</span></div><div class="line"><a name="l10467"></a><span class="lineno">10467</span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_MASK                   0x800u</span></div><div class="line"><a name="l10468"></a><span class="lineno">10468</span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_SHIFT                  11u</span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP_WIDTH                  1u</span></div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160;<span class="preprocessor">#define RCM_PARAM_EMDM_AP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_EMDM_AP_SHIFT))&amp;RCM_PARAM_EMDM_AP_MASK)</span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_MASK                  0x2000u</span></div><div class="line"><a name="l10472"></a><span class="lineno">10472</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_SHIFT                 13u</span></div><div class="line"><a name="l10473"></a><span class="lineno">10473</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR_WIDTH                 1u</span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor">#define RCM_PARAM_ESACKERR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ESACKERR_SHIFT))&amp;RCM_PARAM_ESACKERR_MASK)</span></div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_MASK                   0x8000u</span></div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_SHIFT                  15u</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER_WIDTH                  1u</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="preprocessor">#define RCM_PARAM_ETAMPER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ETAMPER_SHIFT))&amp;RCM_PARAM_ETAMPER_MASK)</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_MASK                    0x10000u</span></div><div class="line"><a name="l10480"></a><span class="lineno">10480</span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_SHIFT                   16u</span></div><div class="line"><a name="l10481"></a><span class="lineno">10481</span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1_WIDTH                   1u</span></div><div class="line"><a name="l10482"></a><span class="lineno">10482</span>&#160;<span class="preprocessor">#define RCM_PARAM_ECORE1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_PARAM_ECORE1_SHIFT))&amp;RCM_PARAM_ECORE1_MASK)</span></div><div class="line"><a name="l10483"></a><span class="lineno">10483</span>&#160;<span class="comment">/* SRS Bit Fields */</span></div><div class="line"><a name="l10484"></a><span class="lineno">10484</span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_MASK                         0x2u</span></div><div class="line"><a name="l10485"></a><span class="lineno">10485</span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_SHIFT                        1u</span></div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="preprocessor">#define RCM_SRS_LVD_WIDTH                        1u</span></div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;<span class="preprocessor">#define RCM_SRS_LVD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LVD_SHIFT))&amp;RCM_SRS_LVD_MASK)</span></div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_MASK                         0x4u</span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_SHIFT                        2u</span></div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;<span class="preprocessor">#define RCM_SRS_LOC_WIDTH                        1u</span></div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;<span class="preprocessor">#define RCM_SRS_LOC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOC_SHIFT))&amp;RCM_SRS_LOC_MASK)</span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_MASK                         0x8u</span></div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_SHIFT                        3u</span></div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;<span class="preprocessor">#define RCM_SRS_LOL_WIDTH                        1u</span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="preprocessor">#define RCM_SRS_LOL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOL_SHIFT))&amp;RCM_SRS_LOL_MASK)</span></div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_MASK                        0x20u</span></div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_SHIFT                       5u</span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG_WIDTH                       1u</span></div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;<span class="preprocessor">#define RCM_SRS_WDOG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_WDOG_SHIFT))&amp;RCM_SRS_WDOG_MASK)</span></div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_MASK                         0x40u</span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_SHIFT                        6u</span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="preprocessor">#define RCM_SRS_PIN_WIDTH                        1u</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;<span class="preprocessor">#define RCM_SRS_PIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_PIN_SHIFT))&amp;RCM_SRS_PIN_MASK)</span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor">#define RCM_SRS_POR_MASK                         0x80u</span></div><div class="line"><a name="l10505"></a><span class="lineno">10505</span>&#160;<span class="preprocessor">#define RCM_SRS_POR_SHIFT                        7u</span></div><div class="line"><a name="l10506"></a><span class="lineno">10506</span>&#160;<span class="preprocessor">#define RCM_SRS_POR_WIDTH                        1u</span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor">#define RCM_SRS_POR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_POR_SHIFT))&amp;RCM_SRS_POR_MASK)</span></div><div class="line"><a name="l10508"></a><span class="lineno">10508</span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_MASK                        0x100u</span></div><div class="line"><a name="l10509"></a><span class="lineno">10509</span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_SHIFT                       8u</span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG_WIDTH                       1u</span></div><div class="line"><a name="l10511"></a><span class="lineno">10511</span>&#160;<span class="preprocessor">#define RCM_SRS_JTAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_JTAG_SHIFT))&amp;RCM_SRS_JTAG_MASK)</span></div><div class="line"><a name="l10512"></a><span class="lineno">10512</span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_MASK                      0x200u</span></div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_SHIFT                     9u</span></div><div class="line"><a name="l10514"></a><span class="lineno">10514</span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP_WIDTH                     1u</span></div><div class="line"><a name="l10515"></a><span class="lineno">10515</span>&#160;<span class="preprocessor">#define RCM_SRS_LOCKUP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_LOCKUP_SHIFT))&amp;RCM_SRS_LOCKUP_MASK)</span></div><div class="line"><a name="l10516"></a><span class="lineno">10516</span>&#160;<span class="preprocessor">#define RCM_SRS_SW_MASK                          0x400u</span></div><div class="line"><a name="l10517"></a><span class="lineno">10517</span>&#160;<span class="preprocessor">#define RCM_SRS_SW_SHIFT                         10u</span></div><div class="line"><a name="l10518"></a><span class="lineno">10518</span>&#160;<span class="preprocessor">#define RCM_SRS_SW_WIDTH                         1u</span></div><div class="line"><a name="l10519"></a><span class="lineno">10519</span>&#160;<span class="preprocessor">#define RCM_SRS_SW(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SW_SHIFT))&amp;RCM_SRS_SW_MASK)</span></div><div class="line"><a name="l10520"></a><span class="lineno">10520</span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_MASK                      0x800u</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_SHIFT                     11u</span></div><div class="line"><a name="l10522"></a><span class="lineno">10522</span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP_WIDTH                     1u</span></div><div class="line"><a name="l10523"></a><span class="lineno">10523</span>&#160;<span class="preprocessor">#define RCM_SRS_MDM_AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_MDM_AP_SHIFT))&amp;RCM_SRS_MDM_AP_MASK)</span></div><div class="line"><a name="l10524"></a><span class="lineno">10524</span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_SHIFT                    13u</span></div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR_WIDTH                    1u</span></div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="preprocessor">#define RCM_SRS_SACKERR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRS_SACKERR_SHIFT))&amp;RCM_SRS_SACKERR_MASK)</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="comment">/* RPC Bit Fields */</span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_MASK                   0x3u</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_SHIFT                  0u</span></div><div class="line"><a name="l10531"></a><span class="lineno">10531</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW_WIDTH                  2u</span></div><div class="line"><a name="l10532"></a><span class="lineno">10532</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSRW(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSRW_SHIFT))&amp;RCM_RPC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_MASK                    0x4u</span></div><div class="line"><a name="l10534"></a><span class="lineno">10534</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_SHIFT                   2u</span></div><div class="line"><a name="l10535"></a><span class="lineno">10535</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS_WIDTH                   1u</span></div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSS_SHIFT))&amp;RCM_RPC_RSTFLTSS_MASK)</span></div><div class="line"><a name="l10537"></a><span class="lineno">10537</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_MASK                   0x1F00u</span></div><div class="line"><a name="l10538"></a><span class="lineno">10538</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_SHIFT                  8u</span></div><div class="line"><a name="l10539"></a><span class="lineno">10539</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL_WIDTH                  5u</span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="preprocessor">#define RCM_RPC_RSTFLTSEL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_RPC_RSTFLTSEL_SHIFT))&amp;RCM_RPC_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l10541"></a><span class="lineno">10541</span>&#160;<span class="comment">/* SSRS Bit Fields */</span></div><div class="line"><a name="l10542"></a><span class="lineno">10542</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_MASK                       0x2u</span></div><div class="line"><a name="l10543"></a><span class="lineno">10543</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_SHIFT                      1u</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD_WIDTH                      1u</span></div><div class="line"><a name="l10545"></a><span class="lineno">10545</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLVD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLVD_SHIFT))&amp;RCM_SSRS_SLVD_MASK)</span></div><div class="line"><a name="l10546"></a><span class="lineno">10546</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_MASK                       0x4u</span></div><div class="line"><a name="l10547"></a><span class="lineno">10547</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_SHIFT                      2u</span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC_WIDTH                      1u</span></div><div class="line"><a name="l10549"></a><span class="lineno">10549</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOC_SHIFT))&amp;RCM_SSRS_SLOC_MASK)</span></div><div class="line"><a name="l10550"></a><span class="lineno">10550</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_MASK                       0x8u</span></div><div class="line"><a name="l10551"></a><span class="lineno">10551</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_SHIFT                      3u</span></div><div class="line"><a name="l10552"></a><span class="lineno">10552</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL_WIDTH                      1u</span></div><div class="line"><a name="l10553"></a><span class="lineno">10553</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOL_SHIFT))&amp;RCM_SSRS_SLOL_MASK)</span></div><div class="line"><a name="l10554"></a><span class="lineno">10554</span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_MASK                      0x20u</span></div><div class="line"><a name="l10555"></a><span class="lineno">10555</span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_SHIFT                     5u</span></div><div class="line"><a name="l10556"></a><span class="lineno">10556</span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG_WIDTH                     1u</span></div><div class="line"><a name="l10557"></a><span class="lineno">10557</span>&#160;<span class="preprocessor">#define RCM_SSRS_SWDOG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SWDOG_SHIFT))&amp;RCM_SSRS_SWDOG_MASK)</span></div><div class="line"><a name="l10558"></a><span class="lineno">10558</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_MASK                       0x40u</span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_SHIFT                      6u</span></div><div class="line"><a name="l10560"></a><span class="lineno">10560</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN_WIDTH                      1u</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPIN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPIN_SHIFT))&amp;RCM_SSRS_SPIN_MASK)</span></div><div class="line"><a name="l10562"></a><span class="lineno">10562</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_MASK                       0x80u</span></div><div class="line"><a name="l10563"></a><span class="lineno">10563</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_SHIFT                      7u</span></div><div class="line"><a name="l10564"></a><span class="lineno">10564</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR_WIDTH                      1u</span></div><div class="line"><a name="l10565"></a><span class="lineno">10565</span>&#160;<span class="preprocessor">#define RCM_SSRS_SPOR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SPOR_SHIFT))&amp;RCM_SSRS_SPOR_MASK)</span></div><div class="line"><a name="l10566"></a><span class="lineno">10566</span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_MASK                      0x100u</span></div><div class="line"><a name="l10567"></a><span class="lineno">10567</span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_SHIFT                     8u</span></div><div class="line"><a name="l10568"></a><span class="lineno">10568</span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG_WIDTH                     1u</span></div><div class="line"><a name="l10569"></a><span class="lineno">10569</span>&#160;<span class="preprocessor">#define RCM_SSRS_SJTAG(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SJTAG_SHIFT))&amp;RCM_SSRS_SJTAG_MASK)</span></div><div class="line"><a name="l10570"></a><span class="lineno">10570</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_MASK                    0x200u</span></div><div class="line"><a name="l10571"></a><span class="lineno">10571</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_SHIFT                   9u</span></div><div class="line"><a name="l10572"></a><span class="lineno">10572</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP_WIDTH                   1u</span></div><div class="line"><a name="l10573"></a><span class="lineno">10573</span>&#160;<span class="preprocessor">#define RCM_SSRS_SLOCKUP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SLOCKUP_SHIFT))&amp;RCM_SSRS_SLOCKUP_MASK)</span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_MASK                        0x400u</span></div><div class="line"><a name="l10575"></a><span class="lineno">10575</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_SHIFT                       10u</span></div><div class="line"><a name="l10576"></a><span class="lineno">10576</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW_WIDTH                       1u</span></div><div class="line"><a name="l10577"></a><span class="lineno">10577</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSW_SHIFT))&amp;RCM_SSRS_SSW_MASK)</span></div><div class="line"><a name="l10578"></a><span class="lineno">10578</span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_MASK                    0x800u</span></div><div class="line"><a name="l10579"></a><span class="lineno">10579</span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_SHIFT                   11u</span></div><div class="line"><a name="l10580"></a><span class="lineno">10580</span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP_WIDTH                   1u</span></div><div class="line"><a name="l10581"></a><span class="lineno">10581</span>&#160;<span class="preprocessor">#define RCM_SSRS_SMDM_AP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SMDM_AP_SHIFT))&amp;RCM_SSRS_SMDM_AP_MASK)</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_MASK                   0x2000u</span></div><div class="line"><a name="l10583"></a><span class="lineno">10583</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_SHIFT                  13u</span></div><div class="line"><a name="l10584"></a><span class="lineno">10584</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR_WIDTH                  1u</span></div><div class="line"><a name="l10585"></a><span class="lineno">10585</span>&#160;<span class="preprocessor">#define RCM_SSRS_SSACKERR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SSRS_SSACKERR_SHIFT))&amp;RCM_SSRS_SSACKERR_MASK)</span></div><div class="line"><a name="l10586"></a><span class="lineno">10586</span>&#160;<span class="comment">/* SRIE Bit Fields */</span></div><div class="line"><a name="l10587"></a><span class="lineno">10587</span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_MASK                      0x3u</span></div><div class="line"><a name="l10588"></a><span class="lineno">10588</span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_SHIFT                     0u</span></div><div class="line"><a name="l10589"></a><span class="lineno">10589</span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY_WIDTH                     2u</span></div><div class="line"><a name="l10590"></a><span class="lineno">10590</span>&#160;<span class="preprocessor">#define RCM_SRIE_DELAY(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_DELAY_SHIFT))&amp;RCM_SRIE_DELAY_MASK)</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_MASK                        0x4u</span></div><div class="line"><a name="l10592"></a><span class="lineno">10592</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_SHIFT                       2u</span></div><div class="line"><a name="l10593"></a><span class="lineno">10593</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC_WIDTH                       1u</span></div><div class="line"><a name="l10594"></a><span class="lineno">10594</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOC_SHIFT))&amp;RCM_SRIE_LOC_MASK)</span></div><div class="line"><a name="l10595"></a><span class="lineno">10595</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_MASK                        0x8u</span></div><div class="line"><a name="l10596"></a><span class="lineno">10596</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_SHIFT                       3u</span></div><div class="line"><a name="l10597"></a><span class="lineno">10597</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL_WIDTH                       1u</span></div><div class="line"><a name="l10598"></a><span class="lineno">10598</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOL_SHIFT))&amp;RCM_SRIE_LOL_MASK)</span></div><div class="line"><a name="l10599"></a><span class="lineno">10599</span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_SHIFT                      5u</span></div><div class="line"><a name="l10601"></a><span class="lineno">10601</span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG_WIDTH                      1u</span></div><div class="line"><a name="l10602"></a><span class="lineno">10602</span>&#160;<span class="preprocessor">#define RCM_SRIE_WDOG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_WDOG_SHIFT))&amp;RCM_SRIE_WDOG_MASK)</span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_MASK                        0x40u</span></div><div class="line"><a name="l10604"></a><span class="lineno">10604</span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_SHIFT                       6u</span></div><div class="line"><a name="l10605"></a><span class="lineno">10605</span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN_WIDTH                       1u</span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor">#define RCM_SRIE_PIN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_PIN_SHIFT))&amp;RCM_SRIE_PIN_MASK)</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_MASK                        0x80u</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_SHIFT                       7u</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE_WIDTH                       1u</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="preprocessor">#define RCM_SRIE_GIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_GIE_SHIFT))&amp;RCM_SRIE_GIE_MASK)</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_MASK                       0x100u</span></div><div class="line"><a name="l10612"></a><span class="lineno">10612</span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_SHIFT                      8u</span></div><div class="line"><a name="l10613"></a><span class="lineno">10613</span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG_WIDTH                      1u</span></div><div class="line"><a name="l10614"></a><span class="lineno">10614</span>&#160;<span class="preprocessor">#define RCM_SRIE_JTAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_JTAG_SHIFT))&amp;RCM_SRIE_JTAG_MASK)</span></div><div class="line"><a name="l10615"></a><span class="lineno">10615</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_MASK                     0x200u</span></div><div class="line"><a name="l10616"></a><span class="lineno">10616</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_SHIFT                    9u</span></div><div class="line"><a name="l10617"></a><span class="lineno">10617</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP_WIDTH                    1u</span></div><div class="line"><a name="l10618"></a><span class="lineno">10618</span>&#160;<span class="preprocessor">#define RCM_SRIE_LOCKUP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_LOCKUP_SHIFT))&amp;RCM_SRIE_LOCKUP_MASK)</span></div><div class="line"><a name="l10619"></a><span class="lineno">10619</span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_MASK                         0x400u</span></div><div class="line"><a name="l10620"></a><span class="lineno">10620</span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_SHIFT                        10u</span></div><div class="line"><a name="l10621"></a><span class="lineno">10621</span>&#160;<span class="preprocessor">#define RCM_SRIE_SW_WIDTH                        1u</span></div><div class="line"><a name="l10622"></a><span class="lineno">10622</span>&#160;<span class="preprocessor">#define RCM_SRIE_SW(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SW_SHIFT))&amp;RCM_SRIE_SW_MASK)</span></div><div class="line"><a name="l10623"></a><span class="lineno">10623</span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_MASK                     0x800u</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_SHIFT                    11u</span></div><div class="line"><a name="l10625"></a><span class="lineno">10625</span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP_WIDTH                    1u</span></div><div class="line"><a name="l10626"></a><span class="lineno">10626</span>&#160;<span class="preprocessor">#define RCM_SRIE_MDM_AP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_MDM_AP_SHIFT))&amp;RCM_SRIE_MDM_AP_MASK)</span></div><div class="line"><a name="l10627"></a><span class="lineno">10627</span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_MASK                    0x2000u</span></div><div class="line"><a name="l10628"></a><span class="lineno">10628</span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_SHIFT                   13u</span></div><div class="line"><a name="l10629"></a><span class="lineno">10629</span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR_WIDTH                   1u</span></div><div class="line"><a name="l10630"></a><span class="lineno">10630</span>&#160;<span class="preprocessor">#define RCM_SRIE_SACKERR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;RCM_SRIE_SACKERR_SHIFT))&amp;RCM_SRIE_SACKERR_MASK)</span></div><div class="line"><a name="l10631"></a><span class="lineno">10631</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l10635"></a><span class="lineno">10635</span>&#160;</div><div class="line"><a name="l10636"></a><span class="lineno">10636</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;</div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160;</div><div class="line"><a name="l10642"></a><span class="lineno">10642</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10643"></a><span class="lineno">10643</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l10644"></a><span class="lineno">10644</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;</div><div class="line"><a name="l10655"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html">10655</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10656"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5de7b0c3ec76c77716b8c4c37d0ce9e0">10656</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5de7b0c3ec76c77716b8c4c37d0ce9e0">TSR</a>;                               </div><div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a2392d27078ea3135edd68503340391e4">10657</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a2392d27078ea3135edd68503340391e4">TPR</a>;                               </div><div class="line"><a name="l10658"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a66ea94bdff070739fee486e199ac09fc">10658</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a66ea94bdff070739fee486e199ac09fc">TAR</a>;                               </div><div class="line"><a name="l10659"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a215e96f7da7b796d7bf15d3b694b38fc">10659</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a215e96f7da7b796d7bf15d3b694b38fc">TCR</a>;                               </div><div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#adcef9a0b15e19427b35aa1fd8cf1d18e">10660</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#adcef9a0b15e19427b35aa1fd8cf1d18e">CR</a>;                                </div><div class="line"><a name="l10661"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a4c6fcce6bc7cbafa47d8283b6558c051">10661</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a4c6fcce6bc7cbafa47d8283b6558c051">SR</a>;                                </div><div class="line"><a name="l10662"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac05f137c2b1873b8b8cb31b1beb5d9a0">10662</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac05f137c2b1873b8b8cb31b1beb5d9a0">LR</a>;                                </div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ad07009257d80a70bf3643d29e788f6ea">10663</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ad07009257d80a70bf3643d29e788f6ea">IER</a>;                               </div><div class="line"><a name="l10664"></a><span class="lineno">10664</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="struct_r_t_c___type.html">RTC_MemMapPtr</a>;</div><div class="line"><a name="l10665"></a><span class="lineno">10665</span>&#160;</div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga59bc3b7c784958e872d68e413333cc6b">10667</a></span>&#160;<span class="preprocessor">#define RTC_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l10668"></a><span class="lineno">10668</span>&#160;</div><div class="line"><a name="l10669"></a><span class="lineno">10669</span>&#160;</div><div class="line"><a name="l10670"></a><span class="lineno">10670</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022">10672</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160;</div><div class="line"><a name="l10674"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304">10674</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l10675"></a><span class="lineno">10675</span>&#160;</div><div class="line"><a name="l10676"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363">10676</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;</div><div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583">10678</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l10679"></a><span class="lineno">10679</span>&#160;</div><div class="line"><a name="l10680"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gadbaffb8e76554daa199504f5cd4a7c29">10680</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_ARR_COUNT                       (2u)</span></div><div class="line"><a name="l10681"></a><span class="lineno">10681</span>&#160;</div><div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga448eca8435b5cc812349ca208d79fcfb">10682</a></span>&#160;<span class="preprocessor">#define RTC_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;</div><div class="line"><a name="l10684"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga27a2996b62823cdd6c047957b0bc08fc">10684</a></span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS_CH_COUNT                (1u)</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;</div><div class="line"><a name="l10686"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#gaa24243a5e7ef8be5eeeedde3eaaa366e">10686</a></span>&#160;<span class="preprocessor">#define RTC_IRQS                                 { RTC_IRQn }</span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="preprocessor">#define RTC_SECONDS_IRQS                         { RTC_Seconds_IRQn }</span></div><div class="line"><a name="l10688"></a><span class="lineno">10688</span>&#160;</div><div class="line"><a name="l10689"></a><span class="lineno">10689</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10690"></a><span class="lineno">10690</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l10691"></a><span class="lineno">10691</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;</div><div class="line"><a name="l10698"></a><span class="lineno">10698</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l10699"></a><span class="lineno">10699</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10700"></a><span class="lineno">10700</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0u</span></div><div class="line"><a name="l10701"></a><span class="lineno">10701</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32u</span></div><div class="line"><a name="l10702"></a><span class="lineno">10702</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l10703"></a><span class="lineno">10703</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l10704"></a><span class="lineno">10704</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l10705"></a><span class="lineno">10705</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0u</span></div><div class="line"><a name="l10706"></a><span class="lineno">10706</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16u</span></div><div class="line"><a name="l10707"></a><span class="lineno">10707</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l10708"></a><span class="lineno">10708</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l10709"></a><span class="lineno">10709</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0u</span></div><div class="line"><a name="l10711"></a><span class="lineno">10711</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32u</span></div><div class="line"><a name="l10712"></a><span class="lineno">10712</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l10713"></a><span class="lineno">10713</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l10714"></a><span class="lineno">10714</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l10715"></a><span class="lineno">10715</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0u</span></div><div class="line"><a name="l10716"></a><span class="lineno">10716</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8u</span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l10718"></a><span class="lineno">10718</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8u</span></div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8u</span></div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16u</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8u</span></div><div class="line"><a name="l10725"></a><span class="lineno">10725</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l10726"></a><span class="lineno">10726</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l10727"></a><span class="lineno">10727</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24u</span></div><div class="line"><a name="l10728"></a><span class="lineno">10728</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8u</span></div><div class="line"><a name="l10729"></a><span class="lineno">10729</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l10730"></a><span class="lineno">10730</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l10732"></a><span class="lineno">10732</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0u</span></div><div class="line"><a name="l10733"></a><span class="lineno">10733</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1u</span></div><div class="line"><a name="l10734"></a><span class="lineno">10734</span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div><div class="line"><a name="l10735"></a><span class="lineno">10735</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l10736"></a><span class="lineno">10736</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2u</span></div><div class="line"><a name="l10737"></a><span class="lineno">10737</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1u</span></div><div class="line"><a name="l10738"></a><span class="lineno">10738</span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div><div class="line"><a name="l10739"></a><span class="lineno">10739</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l10740"></a><span class="lineno">10740</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3u</span></div><div class="line"><a name="l10741"></a><span class="lineno">10741</span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1u</span></div><div class="line"><a name="l10742"></a><span class="lineno">10742</span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div><div class="line"><a name="l10743"></a><span class="lineno">10743</span>&#160;<span class="preprocessor">#define RTC_CR_CPS_MASK                          0x20u</span></div><div class="line"><a name="l10744"></a><span class="lineno">10744</span>&#160;<span class="preprocessor">#define RTC_CR_CPS_SHIFT                         5u</span></div><div class="line"><a name="l10745"></a><span class="lineno">10745</span>&#160;<span class="preprocessor">#define RTC_CR_CPS_WIDTH                         1u</span></div><div class="line"><a name="l10746"></a><span class="lineno">10746</span>&#160;<span class="preprocessor">#define RTC_CR_CPS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPS_SHIFT))&amp;RTC_CR_CPS_MASK)</span></div><div class="line"><a name="l10747"></a><span class="lineno">10747</span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_MASK                         0x80u</span></div><div class="line"><a name="l10748"></a><span class="lineno">10748</span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_SHIFT                        7u</span></div><div class="line"><a name="l10749"></a><span class="lineno">10749</span>&#160;<span class="preprocessor">#define RTC_CR_LPOS_WIDTH                        1u</span></div><div class="line"><a name="l10750"></a><span class="lineno">10750</span>&#160;<span class="preprocessor">#define RTC_CR_LPOS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_LPOS_SHIFT))&amp;RTC_CR_LPOS_MASK)</span></div><div class="line"><a name="l10751"></a><span class="lineno">10751</span>&#160;<span class="preprocessor">#define RTC_CR_CPE_MASK                          0x1000000u</span></div><div class="line"><a name="l10752"></a><span class="lineno">10752</span>&#160;<span class="preprocessor">#define RTC_CR_CPE_SHIFT                         24u</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160;<span class="preprocessor">#define RTC_CR_CPE_WIDTH                         1u</span></div><div class="line"><a name="l10754"></a><span class="lineno">10754</span>&#160;<span class="preprocessor">#define RTC_CR_CPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CPE_SHIFT))&amp;RTC_CR_CPE_MASK)</span></div><div class="line"><a name="l10755"></a><span class="lineno">10755</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10756"></a><span class="lineno">10756</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0u</span></div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1u</span></div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1u</span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1u</span></div><div class="line"><a name="l10763"></a><span class="lineno">10763</span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div><div class="line"><a name="l10764"></a><span class="lineno">10764</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l10765"></a><span class="lineno">10765</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2u</span></div><div class="line"><a name="l10766"></a><span class="lineno">10766</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1u</span></div><div class="line"><a name="l10767"></a><span class="lineno">10767</span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l10769"></a><span class="lineno">10769</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4u</span></div><div class="line"><a name="l10770"></a><span class="lineno">10770</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1u</span></div><div class="line"><a name="l10771"></a><span class="lineno">10771</span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l10773"></a><span class="lineno">10773</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l10774"></a><span class="lineno">10774</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3u</span></div><div class="line"><a name="l10775"></a><span class="lineno">10775</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1u</span></div><div class="line"><a name="l10776"></a><span class="lineno">10776</span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div><div class="line"><a name="l10777"></a><span class="lineno">10777</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l10778"></a><span class="lineno">10778</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4u</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1u</span></div><div class="line"><a name="l10780"></a><span class="lineno">10780</span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div><div class="line"><a name="l10781"></a><span class="lineno">10781</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l10782"></a><span class="lineno">10782</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5u</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1u</span></div><div class="line"><a name="l10784"></a><span class="lineno">10784</span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l10786"></a><span class="lineno">10786</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6u</span></div><div class="line"><a name="l10787"></a><span class="lineno">10787</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1u</span></div><div class="line"><a name="l10788"></a><span class="lineno">10788</span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div><div class="line"><a name="l10789"></a><span class="lineno">10789</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l10790"></a><span class="lineno">10790</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l10791"></a><span class="lineno">10791</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0u</span></div><div class="line"><a name="l10792"></a><span class="lineno">10792</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1u</span></div><div class="line"><a name="l10793"></a><span class="lineno">10793</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div><div class="line"><a name="l10794"></a><span class="lineno">10794</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l10795"></a><span class="lineno">10795</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1u</span></div><div class="line"><a name="l10796"></a><span class="lineno">10796</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1u</span></div><div class="line"><a name="l10797"></a><span class="lineno">10797</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div><div class="line"><a name="l10798"></a><span class="lineno">10798</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l10799"></a><span class="lineno">10799</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2u</span></div><div class="line"><a name="l10800"></a><span class="lineno">10800</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1u</span></div><div class="line"><a name="l10801"></a><span class="lineno">10801</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div><div class="line"><a name="l10802"></a><span class="lineno">10802</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l10803"></a><span class="lineno">10803</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4u</span></div><div class="line"><a name="l10804"></a><span class="lineno">10804</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1u</span></div><div class="line"><a name="l10805"></a><span class="lineno">10805</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div><div class="line"><a name="l10806"></a><span class="lineno">10806</span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_MASK                        0x70000u</span></div><div class="line"><a name="l10807"></a><span class="lineno">10807</span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_SHIFT                       16u</span></div><div class="line"><a name="l10808"></a><span class="lineno">10808</span>&#160;<span class="preprocessor">#define RTC_IER_TSIC_WIDTH                       3u</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="preprocessor">#define RTC_IER_TSIC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIC_SHIFT))&amp;RTC_IER_TSIC_MASK)</span></div><div class="line"><a name="l10810"></a><span class="lineno">10810</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l10814"></a><span class="lineno">10814</span>&#160;</div><div class="line"><a name="l10815"></a><span class="lineno">10815</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l10819"></a><span class="lineno">10819</span>&#160;</div><div class="line"><a name="l10820"></a><span class="lineno">10820</span>&#160;</div><div class="line"><a name="l10821"></a><span class="lineno">10821</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="comment">   -- S32_NVIC Peripheral Access Layer</span></div><div class="line"><a name="l10823"></a><span class="lineno">10823</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10824"></a><span class="lineno">10824</span>&#160;</div><div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">10832</a></span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_COUNT                      8u</span></div><div class="line"><a name="l10833"></a><span class="lineno">10833</span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_COUNT                      8u</span></div><div class="line"><a name="l10834"></a><span class="lineno">10834</span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_COUNT                      8u</span></div><div class="line"><a name="l10835"></a><span class="lineno">10835</span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_COUNT                      8u</span></div><div class="line"><a name="l10836"></a><span class="lineno">10836</span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_COUNT                      8u</span></div><div class="line"><a name="l10837"></a><span class="lineno">10837</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_COUNT                        240u</span></div><div class="line"><a name="l10838"></a><span class="lineno">10838</span>&#160;</div><div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html">10840</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a7b681a0a560db463e4237b1395d2a47b">10841</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[<a class="code" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a>];         </div><div class="line"><a name="l10842"></a><span class="lineno">10842</span>&#160;       uint8_t RESERVED_0[96];</div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a0b619b33599c14f7c15f0c2c8a5ea20d">10843</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[S32_NVIC_ICER_COUNT];         </div><div class="line"><a name="l10844"></a><span class="lineno">10844</span>&#160;       uint8_t RESERVED_1[96];</div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ac20f1172613cbec1071d3e4386f420ad">10845</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[S32_NVIC_ISPR_COUNT];         </div><div class="line"><a name="l10846"></a><span class="lineno">10846</span>&#160;       uint8_t RESERVED_2[96];</div><div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a060a4a88c0994a2c530ddccc51c66965">10847</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[S32_NVIC_ICPR_COUNT];         </div><div class="line"><a name="l10848"></a><span class="lineno">10848</span>&#160;       uint8_t RESERVED_3[96];</div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ac73f011424a85e52349d3da12f9ec419">10849</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[S32_NVIC_IABR_COUNT];         </div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;       uint8_t RESERVED_4[224];</div><div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#a25bdaf3a44383d848ea5fc28cabc0296">10851</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t IP[S32_NVIC_IP_COUNT];              </div><div class="line"><a name="l10852"></a><span class="lineno">10852</span>&#160;       uint8_t RESERVED_5[2576];</div><div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="struct_s32___n_v_i_c___type.html#ad69541b7a16b0f27f861cd810020625c">10853</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s32___n_v_i_c___type.html#ad69541b7a16b0f27f861cd810020625c">STIR</a>;                              </div><div class="line"><a name="l10854"></a><span class="lineno">10854</span>&#160;} <a class="code" href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a>, *<a class="code" href="struct_s32___n_v_i_c___type.html">S32_NVIC_MemMapPtr</a>;</div><div class="line"><a name="l10855"></a><span class="lineno">10855</span>&#160;</div><div class="line"><a name="l10857"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9aab253c47ba49c16d76306651b19583">10857</a></span>&#160;<span class="preprocessor">#define S32_NVIC_INSTANCE_COUNT                  (1u)</span></div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;</div><div class="line"><a name="l10859"></a><span class="lineno">10859</span>&#160;</div><div class="line"><a name="l10860"></a><span class="lineno">10860</span>&#160;<span class="comment">/* S32_NVIC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga01abf57fcec0f32e96ef8b426fb5b315">10862</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE                            (0xE000E100u)</span></div><div class="line"><a name="l10863"></a><span class="lineno">10863</span>&#160;</div><div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga9c8a78ea2c926e9a7b833b06d04234de">10864</a></span>&#160;<span class="preprocessor">#define S32_NVIC                                 ((S32_NVIC_Type *)S32_NVIC_BASE)</span></div><div class="line"><a name="l10865"></a><span class="lineno">10865</span>&#160;</div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga796b918bb9f531c9349c3beee7d9b09e">10866</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_ADDRS                      { S32_NVIC_BASE }</span></div><div class="line"><a name="l10867"></a><span class="lineno">10867</span>&#160;</div><div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga8436caedc89af3f6f34ea09d8768c131">10868</a></span>&#160;<span class="preprocessor">#define S32_NVIC_BASE_PTRS                       { S32_NVIC }</span></div><div class="line"><a name="l10869"></a><span class="lineno">10869</span>&#160;</div><div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga00f8e31eb7f1b7510a6d03bad3ba9847">10870</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_ARR_COUNT                  (1u)</span></div><div class="line"><a name="l10871"></a><span class="lineno">10871</span>&#160;</div><div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#gaa4a18ce1ffd170f092084a1d5580bbfe">10872</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS_CH_COUNT                   (1u)</span></div><div class="line"><a name="l10873"></a><span class="lineno">10873</span>&#160;</div><div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="group___s32___n_v_i_c___peripheral___access___layer.html#ga2aa8e99ba34ec5a43ec51df3e4895ee3">10874</a></span>&#160;<span class="preprocessor">#define S32_NVIC_IRQS                            { SWI_IRQn }</span></div><div class="line"><a name="l10875"></a><span class="lineno">10875</span>&#160;</div><div class="line"><a name="l10876"></a><span class="lineno">10876</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10877"></a><span class="lineno">10877</span>&#160;<span class="comment">   -- S32_NVIC Register Masks</span></div><div class="line"><a name="l10878"></a><span class="lineno">10878</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10879"></a><span class="lineno">10879</span>&#160;</div><div class="line"><a name="l10885"></a><span class="lineno">10885</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div><div class="line"><a name="l10886"></a><span class="lineno">10886</span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l10887"></a><span class="lineno">10887</span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_SHIFT               0u</span></div><div class="line"><a name="l10888"></a><span class="lineno">10888</span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA_WIDTH               32u</span></div><div class="line"><a name="l10889"></a><span class="lineno">10889</span>&#160;<span class="preprocessor">#define S32_NVIC_ISER_SETENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISER_SETENA_SHIFT))&amp;S32_NVIC_ISER_SETENA_MASK)</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div><div class="line"><a name="l10891"></a><span class="lineno">10891</span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l10892"></a><span class="lineno">10892</span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_SHIFT               0u</span></div><div class="line"><a name="l10893"></a><span class="lineno">10893</span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA_WIDTH               32u</span></div><div class="line"><a name="l10894"></a><span class="lineno">10894</span>&#160;<span class="preprocessor">#define S32_NVIC_ICER_CLRENA(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICER_CLRENA_SHIFT))&amp;S32_NVIC_ICER_CLRENA_MASK)</span></div><div class="line"><a name="l10895"></a><span class="lineno">10895</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div><div class="line"><a name="l10896"></a><span class="lineno">10896</span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l10897"></a><span class="lineno">10897</span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_SHIFT              0u</span></div><div class="line"><a name="l10898"></a><span class="lineno">10898</span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND_WIDTH              32u</span></div><div class="line"><a name="l10899"></a><span class="lineno">10899</span>&#160;<span class="preprocessor">#define S32_NVIC_ISPR_SETPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ISPR_SETPEND_SHIFT))&amp;S32_NVIC_ISPR_SETPEND_MASK)</span></div><div class="line"><a name="l10900"></a><span class="lineno">10900</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div><div class="line"><a name="l10901"></a><span class="lineno">10901</span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l10902"></a><span class="lineno">10902</span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_SHIFT              0u</span></div><div class="line"><a name="l10903"></a><span class="lineno">10903</span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND_WIDTH              32u</span></div><div class="line"><a name="l10904"></a><span class="lineno">10904</span>&#160;<span class="preprocessor">#define S32_NVIC_ICPR_CLRPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_ICPR_CLRPEND_SHIFT))&amp;S32_NVIC_ICPR_CLRPEND_MASK)</span></div><div class="line"><a name="l10905"></a><span class="lineno">10905</span>&#160;<span class="comment">/* IABR Bit Fields */</span></div><div class="line"><a name="l10906"></a><span class="lineno">10906</span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l10907"></a><span class="lineno">10907</span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_SHIFT               0u</span></div><div class="line"><a name="l10908"></a><span class="lineno">10908</span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE_WIDTH               32u</span></div><div class="line"><a name="l10909"></a><span class="lineno">10909</span>&#160;<span class="preprocessor">#define S32_NVIC_IABR_ACTIVE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_IABR_ACTIVE_SHIFT))&amp;S32_NVIC_IABR_ACTIVE_MASK)</span></div><div class="line"><a name="l10910"></a><span class="lineno">10910</span>&#160;<span class="comment">/* IP Bit Fields */</span></div><div class="line"><a name="l10911"></a><span class="lineno">10911</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_MASK                    0xFFu</span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_SHIFT                   0u</span></div><div class="line"><a name="l10913"></a><span class="lineno">10913</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0_WIDTH                   8u</span></div><div class="line"><a name="l10914"></a><span class="lineno">10914</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI0(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI0_SHIFT))&amp;S32_NVIC_IP_PRI0_MASK)</span></div><div class="line"><a name="l10915"></a><span class="lineno">10915</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_MASK                    0xFFu</span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_SHIFT                   0u</span></div><div class="line"><a name="l10917"></a><span class="lineno">10917</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1_WIDTH                   8u</span></div><div class="line"><a name="l10918"></a><span class="lineno">10918</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI1(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI1_SHIFT))&amp;S32_NVIC_IP_PRI1_MASK)</span></div><div class="line"><a name="l10919"></a><span class="lineno">10919</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_MASK                    0xFFu</span></div><div class="line"><a name="l10920"></a><span class="lineno">10920</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_SHIFT                   0u</span></div><div class="line"><a name="l10921"></a><span class="lineno">10921</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2_WIDTH                   8u</span></div><div class="line"><a name="l10922"></a><span class="lineno">10922</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI2(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI2_SHIFT))&amp;S32_NVIC_IP_PRI2_MASK)</span></div><div class="line"><a name="l10923"></a><span class="lineno">10923</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_MASK                    0xFFu</span></div><div class="line"><a name="l10924"></a><span class="lineno">10924</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_SHIFT                   0u</span></div><div class="line"><a name="l10925"></a><span class="lineno">10925</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3_WIDTH                   8u</span></div><div class="line"><a name="l10926"></a><span class="lineno">10926</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI3(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI3_SHIFT))&amp;S32_NVIC_IP_PRI3_MASK)</span></div><div class="line"><a name="l10927"></a><span class="lineno">10927</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_MASK                    0xFFu</span></div><div class="line"><a name="l10928"></a><span class="lineno">10928</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_SHIFT                   0u</span></div><div class="line"><a name="l10929"></a><span class="lineno">10929</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4_WIDTH                   8u</span></div><div class="line"><a name="l10930"></a><span class="lineno">10930</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI4(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI4_SHIFT))&amp;S32_NVIC_IP_PRI4_MASK)</span></div><div class="line"><a name="l10931"></a><span class="lineno">10931</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_MASK                    0xFFu</span></div><div class="line"><a name="l10932"></a><span class="lineno">10932</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_SHIFT                   0u</span></div><div class="line"><a name="l10933"></a><span class="lineno">10933</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5_WIDTH                   8u</span></div><div class="line"><a name="l10934"></a><span class="lineno">10934</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI5(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI5_SHIFT))&amp;S32_NVIC_IP_PRI5_MASK)</span></div><div class="line"><a name="l10935"></a><span class="lineno">10935</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_MASK                    0xFFu</span></div><div class="line"><a name="l10936"></a><span class="lineno">10936</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_SHIFT                   0u</span></div><div class="line"><a name="l10937"></a><span class="lineno">10937</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6_WIDTH                   8u</span></div><div class="line"><a name="l10938"></a><span class="lineno">10938</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI6(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI6_SHIFT))&amp;S32_NVIC_IP_PRI6_MASK)</span></div><div class="line"><a name="l10939"></a><span class="lineno">10939</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_MASK                    0xFFu</span></div><div class="line"><a name="l10940"></a><span class="lineno">10940</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_SHIFT                   0u</span></div><div class="line"><a name="l10941"></a><span class="lineno">10941</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7_WIDTH                   8u</span></div><div class="line"><a name="l10942"></a><span class="lineno">10942</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI7(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI7_SHIFT))&amp;S32_NVIC_IP_PRI7_MASK)</span></div><div class="line"><a name="l10943"></a><span class="lineno">10943</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_MASK                    0xFFu</span></div><div class="line"><a name="l10944"></a><span class="lineno">10944</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_SHIFT                   0u</span></div><div class="line"><a name="l10945"></a><span class="lineno">10945</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8_WIDTH                   8u</span></div><div class="line"><a name="l10946"></a><span class="lineno">10946</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI8(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI8_SHIFT))&amp;S32_NVIC_IP_PRI8_MASK)</span></div><div class="line"><a name="l10947"></a><span class="lineno">10947</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_MASK                    0xFFu</span></div><div class="line"><a name="l10948"></a><span class="lineno">10948</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_SHIFT                   0u</span></div><div class="line"><a name="l10949"></a><span class="lineno">10949</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9_WIDTH                   8u</span></div><div class="line"><a name="l10950"></a><span class="lineno">10950</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI9(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI9_SHIFT))&amp;S32_NVIC_IP_PRI9_MASK)</span></div><div class="line"><a name="l10951"></a><span class="lineno">10951</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_MASK                   0xFFu</span></div><div class="line"><a name="l10952"></a><span class="lineno">10952</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_SHIFT                  0u</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10_WIDTH                  8u</span></div><div class="line"><a name="l10954"></a><span class="lineno">10954</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI10(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI10_SHIFT))&amp;S32_NVIC_IP_PRI10_MASK)</span></div><div class="line"><a name="l10955"></a><span class="lineno">10955</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_MASK                   0xFFu</span></div><div class="line"><a name="l10956"></a><span class="lineno">10956</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_SHIFT                  0u</span></div><div class="line"><a name="l10957"></a><span class="lineno">10957</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11_WIDTH                  8u</span></div><div class="line"><a name="l10958"></a><span class="lineno">10958</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI11(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI11_SHIFT))&amp;S32_NVIC_IP_PRI11_MASK)</span></div><div class="line"><a name="l10959"></a><span class="lineno">10959</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_MASK                   0xFFu</span></div><div class="line"><a name="l10960"></a><span class="lineno">10960</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_SHIFT                  0u</span></div><div class="line"><a name="l10961"></a><span class="lineno">10961</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12_WIDTH                  8u</span></div><div class="line"><a name="l10962"></a><span class="lineno">10962</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI12(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI12_SHIFT))&amp;S32_NVIC_IP_PRI12_MASK)</span></div><div class="line"><a name="l10963"></a><span class="lineno">10963</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_MASK                   0xFFu</span></div><div class="line"><a name="l10964"></a><span class="lineno">10964</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_SHIFT                  0u</span></div><div class="line"><a name="l10965"></a><span class="lineno">10965</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13_WIDTH                  8u</span></div><div class="line"><a name="l10966"></a><span class="lineno">10966</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI13(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI13_SHIFT))&amp;S32_NVIC_IP_PRI13_MASK)</span></div><div class="line"><a name="l10967"></a><span class="lineno">10967</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_MASK                   0xFFu</span></div><div class="line"><a name="l10968"></a><span class="lineno">10968</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_SHIFT                  0u</span></div><div class="line"><a name="l10969"></a><span class="lineno">10969</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14_WIDTH                  8u</span></div><div class="line"><a name="l10970"></a><span class="lineno">10970</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI14(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI14_SHIFT))&amp;S32_NVIC_IP_PRI14_MASK)</span></div><div class="line"><a name="l10971"></a><span class="lineno">10971</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_MASK                   0xFFu</span></div><div class="line"><a name="l10972"></a><span class="lineno">10972</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_SHIFT                  0u</span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15_WIDTH                  8u</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI15(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI15_SHIFT))&amp;S32_NVIC_IP_PRI15_MASK)</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_MASK                   0xFFu</span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_SHIFT                  0u</span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16_WIDTH                  8u</span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI16(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI16_SHIFT))&amp;S32_NVIC_IP_PRI16_MASK)</span></div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_MASK                   0xFFu</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_SHIFT                  0u</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17_WIDTH                  8u</span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI17(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI17_SHIFT))&amp;S32_NVIC_IP_PRI17_MASK)</span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_MASK                   0xFFu</span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_SHIFT                  0u</span></div><div class="line"><a name="l10985"></a><span class="lineno">10985</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18_WIDTH                  8u</span></div><div class="line"><a name="l10986"></a><span class="lineno">10986</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI18(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI18_SHIFT))&amp;S32_NVIC_IP_PRI18_MASK)</span></div><div class="line"><a name="l10987"></a><span class="lineno">10987</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_MASK                   0xFFu</span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_SHIFT                  0u</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19_WIDTH                  8u</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI19(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI19_SHIFT))&amp;S32_NVIC_IP_PRI19_MASK)</span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_MASK                   0xFFu</span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_SHIFT                  0u</span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20_WIDTH                  8u</span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI20(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI20_SHIFT))&amp;S32_NVIC_IP_PRI20_MASK)</span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_MASK                   0xFFu</span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_SHIFT                  0u</span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21_WIDTH                  8u</span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI21(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI21_SHIFT))&amp;S32_NVIC_IP_PRI21_MASK)</span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_MASK                   0xFFu</span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_SHIFT                  0u</span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22_WIDTH                  8u</span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI22(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI22_SHIFT))&amp;S32_NVIC_IP_PRI22_MASK)</span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_MASK                   0xFFu</span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_SHIFT                  0u</span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23_WIDTH                  8u</span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI23(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI23_SHIFT))&amp;S32_NVIC_IP_PRI23_MASK)</span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_MASK                   0xFFu</span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_SHIFT                  0u</span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24_WIDTH                  8u</span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI24(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI24_SHIFT))&amp;S32_NVIC_IP_PRI24_MASK)</span></div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_MASK                   0xFFu</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_SHIFT                  0u</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25_WIDTH                  8u</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI25(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI25_SHIFT))&amp;S32_NVIC_IP_PRI25_MASK)</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_MASK                   0xFFu</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_SHIFT                  0u</span></div><div class="line"><a name="l11017"></a><span class="lineno">11017</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26_WIDTH                  8u</span></div><div class="line"><a name="l11018"></a><span class="lineno">11018</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI26(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI26_SHIFT))&amp;S32_NVIC_IP_PRI26_MASK)</span></div><div class="line"><a name="l11019"></a><span class="lineno">11019</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_MASK                   0xFFu</span></div><div class="line"><a name="l11020"></a><span class="lineno">11020</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_SHIFT                  0u</span></div><div class="line"><a name="l11021"></a><span class="lineno">11021</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27_WIDTH                  8u</span></div><div class="line"><a name="l11022"></a><span class="lineno">11022</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI27(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI27_SHIFT))&amp;S32_NVIC_IP_PRI27_MASK)</span></div><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_MASK                   0xFFu</span></div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_SHIFT                  0u</span></div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28_WIDTH                  8u</span></div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI28(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI28_SHIFT))&amp;S32_NVIC_IP_PRI28_MASK)</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_MASK                   0xFFu</span></div><div class="line"><a name="l11028"></a><span class="lineno">11028</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_SHIFT                  0u</span></div><div class="line"><a name="l11029"></a><span class="lineno">11029</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29_WIDTH                  8u</span></div><div class="line"><a name="l11030"></a><span class="lineno">11030</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI29(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI29_SHIFT))&amp;S32_NVIC_IP_PRI29_MASK)</span></div><div class="line"><a name="l11031"></a><span class="lineno">11031</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_MASK                   0xFFu</span></div><div class="line"><a name="l11032"></a><span class="lineno">11032</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_SHIFT                  0u</span></div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30_WIDTH                  8u</span></div><div class="line"><a name="l11034"></a><span class="lineno">11034</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI30(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI30_SHIFT))&amp;S32_NVIC_IP_PRI30_MASK)</span></div><div class="line"><a name="l11035"></a><span class="lineno">11035</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_MASK                   0xFFu</span></div><div class="line"><a name="l11036"></a><span class="lineno">11036</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_SHIFT                  0u</span></div><div class="line"><a name="l11037"></a><span class="lineno">11037</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31_WIDTH                  8u</span></div><div class="line"><a name="l11038"></a><span class="lineno">11038</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI31(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI31_SHIFT))&amp;S32_NVIC_IP_PRI31_MASK)</span></div><div class="line"><a name="l11039"></a><span class="lineno">11039</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_MASK                   0xFFu</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_SHIFT                  0u</span></div><div class="line"><a name="l11041"></a><span class="lineno">11041</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32_WIDTH                  8u</span></div><div class="line"><a name="l11042"></a><span class="lineno">11042</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI32(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI32_SHIFT))&amp;S32_NVIC_IP_PRI32_MASK)</span></div><div class="line"><a name="l11043"></a><span class="lineno">11043</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_MASK                   0xFFu</span></div><div class="line"><a name="l11044"></a><span class="lineno">11044</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_SHIFT                  0u</span></div><div class="line"><a name="l11045"></a><span class="lineno">11045</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33_WIDTH                  8u</span></div><div class="line"><a name="l11046"></a><span class="lineno">11046</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI33(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI33_SHIFT))&amp;S32_NVIC_IP_PRI33_MASK)</span></div><div class="line"><a name="l11047"></a><span class="lineno">11047</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_MASK                   0xFFu</span></div><div class="line"><a name="l11048"></a><span class="lineno">11048</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_SHIFT                  0u</span></div><div class="line"><a name="l11049"></a><span class="lineno">11049</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34_WIDTH                  8u</span></div><div class="line"><a name="l11050"></a><span class="lineno">11050</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI34(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI34_SHIFT))&amp;S32_NVIC_IP_PRI34_MASK)</span></div><div class="line"><a name="l11051"></a><span class="lineno">11051</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_MASK                   0xFFu</span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_SHIFT                  0u</span></div><div class="line"><a name="l11053"></a><span class="lineno">11053</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35_WIDTH                  8u</span></div><div class="line"><a name="l11054"></a><span class="lineno">11054</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI35(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI35_SHIFT))&amp;S32_NVIC_IP_PRI35_MASK)</span></div><div class="line"><a name="l11055"></a><span class="lineno">11055</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_MASK                   0xFFu</span></div><div class="line"><a name="l11056"></a><span class="lineno">11056</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_SHIFT                  0u</span></div><div class="line"><a name="l11057"></a><span class="lineno">11057</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36_WIDTH                  8u</span></div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI36(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI36_SHIFT))&amp;S32_NVIC_IP_PRI36_MASK)</span></div><div class="line"><a name="l11059"></a><span class="lineno">11059</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_MASK                   0xFFu</span></div><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_SHIFT                  0u</span></div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37_WIDTH                  8u</span></div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI37(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI37_SHIFT))&amp;S32_NVIC_IP_PRI37_MASK)</span></div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_MASK                   0xFFu</span></div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_SHIFT                  0u</span></div><div class="line"><a name="l11065"></a><span class="lineno">11065</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38_WIDTH                  8u</span></div><div class="line"><a name="l11066"></a><span class="lineno">11066</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI38(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI38_SHIFT))&amp;S32_NVIC_IP_PRI38_MASK)</span></div><div class="line"><a name="l11067"></a><span class="lineno">11067</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_MASK                   0xFFu</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_SHIFT                  0u</span></div><div class="line"><a name="l11069"></a><span class="lineno">11069</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39_WIDTH                  8u</span></div><div class="line"><a name="l11070"></a><span class="lineno">11070</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI39(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI39_SHIFT))&amp;S32_NVIC_IP_PRI39_MASK)</span></div><div class="line"><a name="l11071"></a><span class="lineno">11071</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_MASK                   0xFFu</span></div><div class="line"><a name="l11072"></a><span class="lineno">11072</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_SHIFT                  0u</span></div><div class="line"><a name="l11073"></a><span class="lineno">11073</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40_WIDTH                  8u</span></div><div class="line"><a name="l11074"></a><span class="lineno">11074</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI40(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI40_SHIFT))&amp;S32_NVIC_IP_PRI40_MASK)</span></div><div class="line"><a name="l11075"></a><span class="lineno">11075</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_MASK                   0xFFu</span></div><div class="line"><a name="l11076"></a><span class="lineno">11076</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_SHIFT                  0u</span></div><div class="line"><a name="l11077"></a><span class="lineno">11077</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41_WIDTH                  8u</span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI41(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI41_SHIFT))&amp;S32_NVIC_IP_PRI41_MASK)</span></div><div class="line"><a name="l11079"></a><span class="lineno">11079</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_MASK                   0xFFu</span></div><div class="line"><a name="l11080"></a><span class="lineno">11080</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_SHIFT                  0u</span></div><div class="line"><a name="l11081"></a><span class="lineno">11081</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42_WIDTH                  8u</span></div><div class="line"><a name="l11082"></a><span class="lineno">11082</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI42(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI42_SHIFT))&amp;S32_NVIC_IP_PRI42_MASK)</span></div><div class="line"><a name="l11083"></a><span class="lineno">11083</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_MASK                   0xFFu</span></div><div class="line"><a name="l11084"></a><span class="lineno">11084</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_SHIFT                  0u</span></div><div class="line"><a name="l11085"></a><span class="lineno">11085</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43_WIDTH                  8u</span></div><div class="line"><a name="l11086"></a><span class="lineno">11086</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI43(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI43_SHIFT))&amp;S32_NVIC_IP_PRI43_MASK)</span></div><div class="line"><a name="l11087"></a><span class="lineno">11087</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_MASK                   0xFFu</span></div><div class="line"><a name="l11088"></a><span class="lineno">11088</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_SHIFT                  0u</span></div><div class="line"><a name="l11089"></a><span class="lineno">11089</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44_WIDTH                  8u</span></div><div class="line"><a name="l11090"></a><span class="lineno">11090</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI44(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI44_SHIFT))&amp;S32_NVIC_IP_PRI44_MASK)</span></div><div class="line"><a name="l11091"></a><span class="lineno">11091</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_MASK                   0xFFu</span></div><div class="line"><a name="l11092"></a><span class="lineno">11092</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_SHIFT                  0u</span></div><div class="line"><a name="l11093"></a><span class="lineno">11093</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45_WIDTH                  8u</span></div><div class="line"><a name="l11094"></a><span class="lineno">11094</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI45(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI45_SHIFT))&amp;S32_NVIC_IP_PRI45_MASK)</span></div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_MASK                   0xFFu</span></div><div class="line"><a name="l11096"></a><span class="lineno">11096</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_SHIFT                  0u</span></div><div class="line"><a name="l11097"></a><span class="lineno">11097</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46_WIDTH                  8u</span></div><div class="line"><a name="l11098"></a><span class="lineno">11098</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI46(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI46_SHIFT))&amp;S32_NVIC_IP_PRI46_MASK)</span></div><div class="line"><a name="l11099"></a><span class="lineno">11099</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_MASK                   0xFFu</span></div><div class="line"><a name="l11100"></a><span class="lineno">11100</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_SHIFT                  0u</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47_WIDTH                  8u</span></div><div class="line"><a name="l11102"></a><span class="lineno">11102</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI47(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI47_SHIFT))&amp;S32_NVIC_IP_PRI47_MASK)</span></div><div class="line"><a name="l11103"></a><span class="lineno">11103</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_MASK                   0xFFu</span></div><div class="line"><a name="l11104"></a><span class="lineno">11104</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_SHIFT                  0u</span></div><div class="line"><a name="l11105"></a><span class="lineno">11105</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48_WIDTH                  8u</span></div><div class="line"><a name="l11106"></a><span class="lineno">11106</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI48(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI48_SHIFT))&amp;S32_NVIC_IP_PRI48_MASK)</span></div><div class="line"><a name="l11107"></a><span class="lineno">11107</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_MASK                   0xFFu</span></div><div class="line"><a name="l11108"></a><span class="lineno">11108</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_SHIFT                  0u</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49_WIDTH                  8u</span></div><div class="line"><a name="l11110"></a><span class="lineno">11110</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI49(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI49_SHIFT))&amp;S32_NVIC_IP_PRI49_MASK)</span></div><div class="line"><a name="l11111"></a><span class="lineno">11111</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_MASK                   0xFFu</span></div><div class="line"><a name="l11112"></a><span class="lineno">11112</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_SHIFT                  0u</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50_WIDTH                  8u</span></div><div class="line"><a name="l11114"></a><span class="lineno">11114</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI50(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI50_SHIFT))&amp;S32_NVIC_IP_PRI50_MASK)</span></div><div class="line"><a name="l11115"></a><span class="lineno">11115</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_MASK                   0xFFu</span></div><div class="line"><a name="l11116"></a><span class="lineno">11116</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_SHIFT                  0u</span></div><div class="line"><a name="l11117"></a><span class="lineno">11117</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51_WIDTH                  8u</span></div><div class="line"><a name="l11118"></a><span class="lineno">11118</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI51(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI51_SHIFT))&amp;S32_NVIC_IP_PRI51_MASK)</span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_MASK                   0xFFu</span></div><div class="line"><a name="l11120"></a><span class="lineno">11120</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_SHIFT                  0u</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52_WIDTH                  8u</span></div><div class="line"><a name="l11122"></a><span class="lineno">11122</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI52(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI52_SHIFT))&amp;S32_NVIC_IP_PRI52_MASK)</span></div><div class="line"><a name="l11123"></a><span class="lineno">11123</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_MASK                   0xFFu</span></div><div class="line"><a name="l11124"></a><span class="lineno">11124</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_SHIFT                  0u</span></div><div class="line"><a name="l11125"></a><span class="lineno">11125</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53_WIDTH                  8u</span></div><div class="line"><a name="l11126"></a><span class="lineno">11126</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI53(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI53_SHIFT))&amp;S32_NVIC_IP_PRI53_MASK)</span></div><div class="line"><a name="l11127"></a><span class="lineno">11127</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_MASK                   0xFFu</span></div><div class="line"><a name="l11128"></a><span class="lineno">11128</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_SHIFT                  0u</span></div><div class="line"><a name="l11129"></a><span class="lineno">11129</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54_WIDTH                  8u</span></div><div class="line"><a name="l11130"></a><span class="lineno">11130</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI54(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI54_SHIFT))&amp;S32_NVIC_IP_PRI54_MASK)</span></div><div class="line"><a name="l11131"></a><span class="lineno">11131</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_MASK                   0xFFu</span></div><div class="line"><a name="l11132"></a><span class="lineno">11132</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_SHIFT                  0u</span></div><div class="line"><a name="l11133"></a><span class="lineno">11133</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55_WIDTH                  8u</span></div><div class="line"><a name="l11134"></a><span class="lineno">11134</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI55(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI55_SHIFT))&amp;S32_NVIC_IP_PRI55_MASK)</span></div><div class="line"><a name="l11135"></a><span class="lineno">11135</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_MASK                   0xFFu</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_SHIFT                  0u</span></div><div class="line"><a name="l11137"></a><span class="lineno">11137</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56_WIDTH                  8u</span></div><div class="line"><a name="l11138"></a><span class="lineno">11138</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI56(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI56_SHIFT))&amp;S32_NVIC_IP_PRI56_MASK)</span></div><div class="line"><a name="l11139"></a><span class="lineno">11139</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_MASK                   0xFFu</span></div><div class="line"><a name="l11140"></a><span class="lineno">11140</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_SHIFT                  0u</span></div><div class="line"><a name="l11141"></a><span class="lineno">11141</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57_WIDTH                  8u</span></div><div class="line"><a name="l11142"></a><span class="lineno">11142</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI57(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI57_SHIFT))&amp;S32_NVIC_IP_PRI57_MASK)</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_MASK                   0xFFu</span></div><div class="line"><a name="l11144"></a><span class="lineno">11144</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_SHIFT                  0u</span></div><div class="line"><a name="l11145"></a><span class="lineno">11145</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58_WIDTH                  8u</span></div><div class="line"><a name="l11146"></a><span class="lineno">11146</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI58(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI58_SHIFT))&amp;S32_NVIC_IP_PRI58_MASK)</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_MASK                   0xFFu</span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_SHIFT                  0u</span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59_WIDTH                  8u</span></div><div class="line"><a name="l11150"></a><span class="lineno">11150</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI59(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI59_SHIFT))&amp;S32_NVIC_IP_PRI59_MASK)</span></div><div class="line"><a name="l11151"></a><span class="lineno">11151</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_MASK                   0xFFu</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_SHIFT                  0u</span></div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60_WIDTH                  8u</span></div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI60(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI60_SHIFT))&amp;S32_NVIC_IP_PRI60_MASK)</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_MASK                   0xFFu</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_SHIFT                  0u</span></div><div class="line"><a name="l11157"></a><span class="lineno">11157</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61_WIDTH                  8u</span></div><div class="line"><a name="l11158"></a><span class="lineno">11158</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI61(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI61_SHIFT))&amp;S32_NVIC_IP_PRI61_MASK)</span></div><div class="line"><a name="l11159"></a><span class="lineno">11159</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_MASK                   0xFFu</span></div><div class="line"><a name="l11160"></a><span class="lineno">11160</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_SHIFT                  0u</span></div><div class="line"><a name="l11161"></a><span class="lineno">11161</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62_WIDTH                  8u</span></div><div class="line"><a name="l11162"></a><span class="lineno">11162</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI62(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI62_SHIFT))&amp;S32_NVIC_IP_PRI62_MASK)</span></div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_MASK                   0xFFu</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_SHIFT                  0u</span></div><div class="line"><a name="l11165"></a><span class="lineno">11165</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63_WIDTH                  8u</span></div><div class="line"><a name="l11166"></a><span class="lineno">11166</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI63(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI63_SHIFT))&amp;S32_NVIC_IP_PRI63_MASK)</span></div><div class="line"><a name="l11167"></a><span class="lineno">11167</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_MASK                   0xFFu</span></div><div class="line"><a name="l11168"></a><span class="lineno">11168</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_SHIFT                  0u</span></div><div class="line"><a name="l11169"></a><span class="lineno">11169</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64_WIDTH                  8u</span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI64(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI64_SHIFT))&amp;S32_NVIC_IP_PRI64_MASK)</span></div><div class="line"><a name="l11171"></a><span class="lineno">11171</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_MASK                   0xFFu</span></div><div class="line"><a name="l11172"></a><span class="lineno">11172</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_SHIFT                  0u</span></div><div class="line"><a name="l11173"></a><span class="lineno">11173</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65_WIDTH                  8u</span></div><div class="line"><a name="l11174"></a><span class="lineno">11174</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI65(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI65_SHIFT))&amp;S32_NVIC_IP_PRI65_MASK)</span></div><div class="line"><a name="l11175"></a><span class="lineno">11175</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_MASK                   0xFFu</span></div><div class="line"><a name="l11176"></a><span class="lineno">11176</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_SHIFT                  0u</span></div><div class="line"><a name="l11177"></a><span class="lineno">11177</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66_WIDTH                  8u</span></div><div class="line"><a name="l11178"></a><span class="lineno">11178</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI66(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI66_SHIFT))&amp;S32_NVIC_IP_PRI66_MASK)</span></div><div class="line"><a name="l11179"></a><span class="lineno">11179</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_MASK                   0xFFu</span></div><div class="line"><a name="l11180"></a><span class="lineno">11180</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_SHIFT                  0u</span></div><div class="line"><a name="l11181"></a><span class="lineno">11181</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67_WIDTH                  8u</span></div><div class="line"><a name="l11182"></a><span class="lineno">11182</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI67(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI67_SHIFT))&amp;S32_NVIC_IP_PRI67_MASK)</span></div><div class="line"><a name="l11183"></a><span class="lineno">11183</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_MASK                   0xFFu</span></div><div class="line"><a name="l11184"></a><span class="lineno">11184</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_SHIFT                  0u</span></div><div class="line"><a name="l11185"></a><span class="lineno">11185</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68_WIDTH                  8u</span></div><div class="line"><a name="l11186"></a><span class="lineno">11186</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI68(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI68_SHIFT))&amp;S32_NVIC_IP_PRI68_MASK)</span></div><div class="line"><a name="l11187"></a><span class="lineno">11187</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_MASK                   0xFFu</span></div><div class="line"><a name="l11188"></a><span class="lineno">11188</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_SHIFT                  0u</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69_WIDTH                  8u</span></div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI69(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI69_SHIFT))&amp;S32_NVIC_IP_PRI69_MASK)</span></div><div class="line"><a name="l11191"></a><span class="lineno">11191</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_MASK                   0xFFu</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_SHIFT                  0u</span></div><div class="line"><a name="l11193"></a><span class="lineno">11193</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70_WIDTH                  8u</span></div><div class="line"><a name="l11194"></a><span class="lineno">11194</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI70(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI70_SHIFT))&amp;S32_NVIC_IP_PRI70_MASK)</span></div><div class="line"><a name="l11195"></a><span class="lineno">11195</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_MASK                   0xFFu</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_SHIFT                  0u</span></div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71_WIDTH                  8u</span></div><div class="line"><a name="l11198"></a><span class="lineno">11198</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI71(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI71_SHIFT))&amp;S32_NVIC_IP_PRI71_MASK)</span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_MASK                   0xFFu</span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_SHIFT                  0u</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72_WIDTH                  8u</span></div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI72(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI72_SHIFT))&amp;S32_NVIC_IP_PRI72_MASK)</span></div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_MASK                   0xFFu</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_SHIFT                  0u</span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73_WIDTH                  8u</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI73(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI73_SHIFT))&amp;S32_NVIC_IP_PRI73_MASK)</span></div><div class="line"><a name="l11207"></a><span class="lineno">11207</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_MASK                   0xFFu</span></div><div class="line"><a name="l11208"></a><span class="lineno">11208</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_SHIFT                  0u</span></div><div class="line"><a name="l11209"></a><span class="lineno">11209</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74_WIDTH                  8u</span></div><div class="line"><a name="l11210"></a><span class="lineno">11210</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI74(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI74_SHIFT))&amp;S32_NVIC_IP_PRI74_MASK)</span></div><div class="line"><a name="l11211"></a><span class="lineno">11211</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_MASK                   0xFFu</span></div><div class="line"><a name="l11212"></a><span class="lineno">11212</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_SHIFT                  0u</span></div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75_WIDTH                  8u</span></div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI75(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI75_SHIFT))&amp;S32_NVIC_IP_PRI75_MASK)</span></div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_MASK                   0xFFu</span></div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_SHIFT                  0u</span></div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76_WIDTH                  8u</span></div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI76(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI76_SHIFT))&amp;S32_NVIC_IP_PRI76_MASK)</span></div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_MASK                   0xFFu</span></div><div class="line"><a name="l11220"></a><span class="lineno">11220</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_SHIFT                  0u</span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77_WIDTH                  8u</span></div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI77(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI77_SHIFT))&amp;S32_NVIC_IP_PRI77_MASK)</span></div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_MASK                   0xFFu</span></div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_SHIFT                  0u</span></div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78_WIDTH                  8u</span></div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI78(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI78_SHIFT))&amp;S32_NVIC_IP_PRI78_MASK)</span></div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_MASK                   0xFFu</span></div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_SHIFT                  0u</span></div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79_WIDTH                  8u</span></div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI79(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI79_SHIFT))&amp;S32_NVIC_IP_PRI79_MASK)</span></div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_MASK                   0xFFu</span></div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_SHIFT                  0u</span></div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80_WIDTH                  8u</span></div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI80(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI80_SHIFT))&amp;S32_NVIC_IP_PRI80_MASK)</span></div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_MASK                   0xFFu</span></div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_SHIFT                  0u</span></div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81_WIDTH                  8u</span></div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI81(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI81_SHIFT))&amp;S32_NVIC_IP_PRI81_MASK)</span></div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_MASK                   0xFFu</span></div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_SHIFT                  0u</span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82_WIDTH                  8u</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI82(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI82_SHIFT))&amp;S32_NVIC_IP_PRI82_MASK)</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_MASK                   0xFFu</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_SHIFT                  0u</span></div><div class="line"><a name="l11245"></a><span class="lineno">11245</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83_WIDTH                  8u</span></div><div class="line"><a name="l11246"></a><span class="lineno">11246</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI83(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI83_SHIFT))&amp;S32_NVIC_IP_PRI83_MASK)</span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_MASK                   0xFFu</span></div><div class="line"><a name="l11248"></a><span class="lineno">11248</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_SHIFT                  0u</span></div><div class="line"><a name="l11249"></a><span class="lineno">11249</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84_WIDTH                  8u</span></div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI84(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI84_SHIFT))&amp;S32_NVIC_IP_PRI84_MASK)</span></div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_MASK                   0xFFu</span></div><div class="line"><a name="l11252"></a><span class="lineno">11252</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_SHIFT                  0u</span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85_WIDTH                  8u</span></div><div class="line"><a name="l11254"></a><span class="lineno">11254</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI85(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI85_SHIFT))&amp;S32_NVIC_IP_PRI85_MASK)</span></div><div class="line"><a name="l11255"></a><span class="lineno">11255</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_MASK                   0xFFu</span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_SHIFT                  0u</span></div><div class="line"><a name="l11257"></a><span class="lineno">11257</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86_WIDTH                  8u</span></div><div class="line"><a name="l11258"></a><span class="lineno">11258</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI86(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI86_SHIFT))&amp;S32_NVIC_IP_PRI86_MASK)</span></div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_MASK                   0xFFu</span></div><div class="line"><a name="l11260"></a><span class="lineno">11260</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_SHIFT                  0u</span></div><div class="line"><a name="l11261"></a><span class="lineno">11261</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87_WIDTH                  8u</span></div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI87(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI87_SHIFT))&amp;S32_NVIC_IP_PRI87_MASK)</span></div><div class="line"><a name="l11263"></a><span class="lineno">11263</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_MASK                   0xFFu</span></div><div class="line"><a name="l11264"></a><span class="lineno">11264</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_SHIFT                  0u</span></div><div class="line"><a name="l11265"></a><span class="lineno">11265</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88_WIDTH                  8u</span></div><div class="line"><a name="l11266"></a><span class="lineno">11266</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI88(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI88_SHIFT))&amp;S32_NVIC_IP_PRI88_MASK)</span></div><div class="line"><a name="l11267"></a><span class="lineno">11267</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_MASK                   0xFFu</span></div><div class="line"><a name="l11268"></a><span class="lineno">11268</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_SHIFT                  0u</span></div><div class="line"><a name="l11269"></a><span class="lineno">11269</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89_WIDTH                  8u</span></div><div class="line"><a name="l11270"></a><span class="lineno">11270</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI89(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI89_SHIFT))&amp;S32_NVIC_IP_PRI89_MASK)</span></div><div class="line"><a name="l11271"></a><span class="lineno">11271</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_MASK                   0xFFu</span></div><div class="line"><a name="l11272"></a><span class="lineno">11272</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_SHIFT                  0u</span></div><div class="line"><a name="l11273"></a><span class="lineno">11273</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90_WIDTH                  8u</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI90(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI90_SHIFT))&amp;S32_NVIC_IP_PRI90_MASK)</span></div><div class="line"><a name="l11275"></a><span class="lineno">11275</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_MASK                   0xFFu</span></div><div class="line"><a name="l11276"></a><span class="lineno">11276</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_SHIFT                  0u</span></div><div class="line"><a name="l11277"></a><span class="lineno">11277</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91_WIDTH                  8u</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI91(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI91_SHIFT))&amp;S32_NVIC_IP_PRI91_MASK)</span></div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_MASK                   0xFFu</span></div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_SHIFT                  0u</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92_WIDTH                  8u</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI92(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI92_SHIFT))&amp;S32_NVIC_IP_PRI92_MASK)</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_MASK                   0xFFu</span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_SHIFT                  0u</span></div><div class="line"><a name="l11285"></a><span class="lineno">11285</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93_WIDTH                  8u</span></div><div class="line"><a name="l11286"></a><span class="lineno">11286</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI93(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI93_SHIFT))&amp;S32_NVIC_IP_PRI93_MASK)</span></div><div class="line"><a name="l11287"></a><span class="lineno">11287</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_MASK                   0xFFu</span></div><div class="line"><a name="l11288"></a><span class="lineno">11288</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_SHIFT                  0u</span></div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94_WIDTH                  8u</span></div><div class="line"><a name="l11290"></a><span class="lineno">11290</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI94(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI94_SHIFT))&amp;S32_NVIC_IP_PRI94_MASK)</span></div><div class="line"><a name="l11291"></a><span class="lineno">11291</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_MASK                   0xFFu</span></div><div class="line"><a name="l11292"></a><span class="lineno">11292</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_SHIFT                  0u</span></div><div class="line"><a name="l11293"></a><span class="lineno">11293</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95_WIDTH                  8u</span></div><div class="line"><a name="l11294"></a><span class="lineno">11294</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI95(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI95_SHIFT))&amp;S32_NVIC_IP_PRI95_MASK)</span></div><div class="line"><a name="l11295"></a><span class="lineno">11295</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_MASK                   0xFFu</span></div><div class="line"><a name="l11296"></a><span class="lineno">11296</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_SHIFT                  0u</span></div><div class="line"><a name="l11297"></a><span class="lineno">11297</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96_WIDTH                  8u</span></div><div class="line"><a name="l11298"></a><span class="lineno">11298</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI96(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI96_SHIFT))&amp;S32_NVIC_IP_PRI96_MASK)</span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_MASK                   0xFFu</span></div><div class="line"><a name="l11300"></a><span class="lineno">11300</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_SHIFT                  0u</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97_WIDTH                  8u</span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI97(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI97_SHIFT))&amp;S32_NVIC_IP_PRI97_MASK)</span></div><div class="line"><a name="l11303"></a><span class="lineno">11303</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_MASK                   0xFFu</span></div><div class="line"><a name="l11304"></a><span class="lineno">11304</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_SHIFT                  0u</span></div><div class="line"><a name="l11305"></a><span class="lineno">11305</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98_WIDTH                  8u</span></div><div class="line"><a name="l11306"></a><span class="lineno">11306</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI98(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI98_SHIFT))&amp;S32_NVIC_IP_PRI98_MASK)</span></div><div class="line"><a name="l11307"></a><span class="lineno">11307</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_MASK                   0xFFu</span></div><div class="line"><a name="l11308"></a><span class="lineno">11308</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_SHIFT                  0u</span></div><div class="line"><a name="l11309"></a><span class="lineno">11309</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99_WIDTH                  8u</span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI99(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI99_SHIFT))&amp;S32_NVIC_IP_PRI99_MASK)</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_MASK                  0xFFu</span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_SHIFT                 0u</span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100_WIDTH                 8u</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI100(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI100_SHIFT))&amp;S32_NVIC_IP_PRI100_MASK)</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_MASK                  0xFFu</span></div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_SHIFT                 0u</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101_WIDTH                 8u</span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI101(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI101_SHIFT))&amp;S32_NVIC_IP_PRI101_MASK)</span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_MASK                  0xFFu</span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_SHIFT                 0u</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102_WIDTH                 8u</span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI102(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI102_SHIFT))&amp;S32_NVIC_IP_PRI102_MASK)</span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_MASK                  0xFFu</span></div><div class="line"><a name="l11324"></a><span class="lineno">11324</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_SHIFT                 0u</span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103_WIDTH                 8u</span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI103(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI103_SHIFT))&amp;S32_NVIC_IP_PRI103_MASK)</span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_MASK                  0xFFu</span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_SHIFT                 0u</span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104_WIDTH                 8u</span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI104(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI104_SHIFT))&amp;S32_NVIC_IP_PRI104_MASK)</span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_MASK                  0xFFu</span></div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_SHIFT                 0u</span></div><div class="line"><a name="l11333"></a><span class="lineno">11333</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105_WIDTH                 8u</span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI105(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI105_SHIFT))&amp;S32_NVIC_IP_PRI105_MASK)</span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_MASK                  0xFFu</span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_SHIFT                 0u</span></div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106_WIDTH                 8u</span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI106(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI106_SHIFT))&amp;S32_NVIC_IP_PRI106_MASK)</span></div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_MASK                  0xFFu</span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_SHIFT                 0u</span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107_WIDTH                 8u</span></div><div class="line"><a name="l11342"></a><span class="lineno">11342</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI107(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI107_SHIFT))&amp;S32_NVIC_IP_PRI107_MASK)</span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_MASK                  0xFFu</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_SHIFT                 0u</span></div><div class="line"><a name="l11345"></a><span class="lineno">11345</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108_WIDTH                 8u</span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI108(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI108_SHIFT))&amp;S32_NVIC_IP_PRI108_MASK)</span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_MASK                  0xFFu</span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_SHIFT                 0u</span></div><div class="line"><a name="l11349"></a><span class="lineno">11349</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109_WIDTH                 8u</span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI109(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI109_SHIFT))&amp;S32_NVIC_IP_PRI109_MASK)</span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_MASK                  0xFFu</span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_SHIFT                 0u</span></div><div class="line"><a name="l11353"></a><span class="lineno">11353</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110_WIDTH                 8u</span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI110(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI110_SHIFT))&amp;S32_NVIC_IP_PRI110_MASK)</span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_MASK                  0xFFu</span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_SHIFT                 0u</span></div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111_WIDTH                 8u</span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI111(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI111_SHIFT))&amp;S32_NVIC_IP_PRI111_MASK)</span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_MASK                  0xFFu</span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_SHIFT                 0u</span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112_WIDTH                 8u</span></div><div class="line"><a name="l11362"></a><span class="lineno">11362</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI112(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI112_SHIFT))&amp;S32_NVIC_IP_PRI112_MASK)</span></div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_MASK                  0xFFu</span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_SHIFT                 0u</span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113_WIDTH                 8u</span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI113(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI113_SHIFT))&amp;S32_NVIC_IP_PRI113_MASK)</span></div><div class="line"><a name="l11367"></a><span class="lineno">11367</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_MASK                  0xFFu</span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_SHIFT                 0u</span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114_WIDTH                 8u</span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI114(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI114_SHIFT))&amp;S32_NVIC_IP_PRI114_MASK)</span></div><div class="line"><a name="l11371"></a><span class="lineno">11371</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_MASK                  0xFFu</span></div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_SHIFT                 0u</span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115_WIDTH                 8u</span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI115(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI115_SHIFT))&amp;S32_NVIC_IP_PRI115_MASK)</span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_MASK                  0xFFu</span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_SHIFT                 0u</span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116_WIDTH                 8u</span></div><div class="line"><a name="l11378"></a><span class="lineno">11378</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI116(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI116_SHIFT))&amp;S32_NVIC_IP_PRI116_MASK)</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_MASK                  0xFFu</span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_SHIFT                 0u</span></div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117_WIDTH                 8u</span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI117(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI117_SHIFT))&amp;S32_NVIC_IP_PRI117_MASK)</span></div><div class="line"><a name="l11383"></a><span class="lineno">11383</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_MASK                  0xFFu</span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_SHIFT                 0u</span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118_WIDTH                 8u</span></div><div class="line"><a name="l11386"></a><span class="lineno">11386</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI118(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI118_SHIFT))&amp;S32_NVIC_IP_PRI118_MASK)</span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_MASK                  0xFFu</span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_SHIFT                 0u</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119_WIDTH                 8u</span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI119(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI119_SHIFT))&amp;S32_NVIC_IP_PRI119_MASK)</span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_MASK                  0xFFu</span></div><div class="line"><a name="l11392"></a><span class="lineno">11392</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_SHIFT                 0u</span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120_WIDTH                 8u</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI120(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI120_SHIFT))&amp;S32_NVIC_IP_PRI120_MASK)</span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_MASK                  0xFFu</span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_SHIFT                 0u</span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121_WIDTH                 8u</span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI121(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI121_SHIFT))&amp;S32_NVIC_IP_PRI121_MASK)</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_MASK                  0xFFu</span></div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_SHIFT                 0u</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122_WIDTH                 8u</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI122(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI122_SHIFT))&amp;S32_NVIC_IP_PRI122_MASK)</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_MASK                  0xFFu</span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_SHIFT                 0u</span></div><div class="line"><a name="l11405"></a><span class="lineno">11405</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123_WIDTH                 8u</span></div><div class="line"><a name="l11406"></a><span class="lineno">11406</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI123(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI123_SHIFT))&amp;S32_NVIC_IP_PRI123_MASK)</span></div><div class="line"><a name="l11407"></a><span class="lineno">11407</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_MASK                  0xFFu</span></div><div class="line"><a name="l11408"></a><span class="lineno">11408</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_SHIFT                 0u</span></div><div class="line"><a name="l11409"></a><span class="lineno">11409</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124_WIDTH                 8u</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI124(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI124_SHIFT))&amp;S32_NVIC_IP_PRI124_MASK)</span></div><div class="line"><a name="l11411"></a><span class="lineno">11411</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_MASK                  0xFFu</span></div><div class="line"><a name="l11412"></a><span class="lineno">11412</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_SHIFT                 0u</span></div><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125_WIDTH                 8u</span></div><div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI125(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI125_SHIFT))&amp;S32_NVIC_IP_PRI125_MASK)</span></div><div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_MASK                  0xFFu</span></div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_SHIFT                 0u</span></div><div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126_WIDTH                 8u</span></div><div class="line"><a name="l11418"></a><span class="lineno">11418</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI126(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI126_SHIFT))&amp;S32_NVIC_IP_PRI126_MASK)</span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_MASK                  0xFFu</span></div><div class="line"><a name="l11420"></a><span class="lineno">11420</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_SHIFT                 0u</span></div><div class="line"><a name="l11421"></a><span class="lineno">11421</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127_WIDTH                 8u</span></div><div class="line"><a name="l11422"></a><span class="lineno">11422</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI127(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI127_SHIFT))&amp;S32_NVIC_IP_PRI127_MASK)</span></div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_MASK                  0xFFu</span></div><div class="line"><a name="l11424"></a><span class="lineno">11424</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_SHIFT                 0u</span></div><div class="line"><a name="l11425"></a><span class="lineno">11425</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128_WIDTH                 8u</span></div><div class="line"><a name="l11426"></a><span class="lineno">11426</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI128(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI128_SHIFT))&amp;S32_NVIC_IP_PRI128_MASK)</span></div><div class="line"><a name="l11427"></a><span class="lineno">11427</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_MASK                  0xFFu</span></div><div class="line"><a name="l11428"></a><span class="lineno">11428</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_SHIFT                 0u</span></div><div class="line"><a name="l11429"></a><span class="lineno">11429</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129_WIDTH                 8u</span></div><div class="line"><a name="l11430"></a><span class="lineno">11430</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI129(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI129_SHIFT))&amp;S32_NVIC_IP_PRI129_MASK)</span></div><div class="line"><a name="l11431"></a><span class="lineno">11431</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_MASK                  0xFFu</span></div><div class="line"><a name="l11432"></a><span class="lineno">11432</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_SHIFT                 0u</span></div><div class="line"><a name="l11433"></a><span class="lineno">11433</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130_WIDTH                 8u</span></div><div class="line"><a name="l11434"></a><span class="lineno">11434</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI130(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI130_SHIFT))&amp;S32_NVIC_IP_PRI130_MASK)</span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_MASK                  0xFFu</span></div><div class="line"><a name="l11436"></a><span class="lineno">11436</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_SHIFT                 0u</span></div><div class="line"><a name="l11437"></a><span class="lineno">11437</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131_WIDTH                 8u</span></div><div class="line"><a name="l11438"></a><span class="lineno">11438</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI131(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI131_SHIFT))&amp;S32_NVIC_IP_PRI131_MASK)</span></div><div class="line"><a name="l11439"></a><span class="lineno">11439</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_MASK                  0xFFu</span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_SHIFT                 0u</span></div><div class="line"><a name="l11441"></a><span class="lineno">11441</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132_WIDTH                 8u</span></div><div class="line"><a name="l11442"></a><span class="lineno">11442</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI132(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI132_SHIFT))&amp;S32_NVIC_IP_PRI132_MASK)</span></div><div class="line"><a name="l11443"></a><span class="lineno">11443</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_MASK                  0xFFu</span></div><div class="line"><a name="l11444"></a><span class="lineno">11444</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_SHIFT                 0u</span></div><div class="line"><a name="l11445"></a><span class="lineno">11445</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133_WIDTH                 8u</span></div><div class="line"><a name="l11446"></a><span class="lineno">11446</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI133(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI133_SHIFT))&amp;S32_NVIC_IP_PRI133_MASK)</span></div><div class="line"><a name="l11447"></a><span class="lineno">11447</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_MASK                  0xFFu</span></div><div class="line"><a name="l11448"></a><span class="lineno">11448</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_SHIFT                 0u</span></div><div class="line"><a name="l11449"></a><span class="lineno">11449</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134_WIDTH                 8u</span></div><div class="line"><a name="l11450"></a><span class="lineno">11450</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI134(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI134_SHIFT))&amp;S32_NVIC_IP_PRI134_MASK)</span></div><div class="line"><a name="l11451"></a><span class="lineno">11451</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_MASK                  0xFFu</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_SHIFT                 0u</span></div><div class="line"><a name="l11453"></a><span class="lineno">11453</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135_WIDTH                 8u</span></div><div class="line"><a name="l11454"></a><span class="lineno">11454</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI135(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI135_SHIFT))&amp;S32_NVIC_IP_PRI135_MASK)</span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_MASK                  0xFFu</span></div><div class="line"><a name="l11456"></a><span class="lineno">11456</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_SHIFT                 0u</span></div><div class="line"><a name="l11457"></a><span class="lineno">11457</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136_WIDTH                 8u</span></div><div class="line"><a name="l11458"></a><span class="lineno">11458</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI136(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI136_SHIFT))&amp;S32_NVIC_IP_PRI136_MASK)</span></div><div class="line"><a name="l11459"></a><span class="lineno">11459</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_MASK                  0xFFu</span></div><div class="line"><a name="l11460"></a><span class="lineno">11460</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_SHIFT                 0u</span></div><div class="line"><a name="l11461"></a><span class="lineno">11461</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137_WIDTH                 8u</span></div><div class="line"><a name="l11462"></a><span class="lineno">11462</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI137(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI137_SHIFT))&amp;S32_NVIC_IP_PRI137_MASK)</span></div><div class="line"><a name="l11463"></a><span class="lineno">11463</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_MASK                  0xFFu</span></div><div class="line"><a name="l11464"></a><span class="lineno">11464</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_SHIFT                 0u</span></div><div class="line"><a name="l11465"></a><span class="lineno">11465</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138_WIDTH                 8u</span></div><div class="line"><a name="l11466"></a><span class="lineno">11466</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI138(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI138_SHIFT))&amp;S32_NVIC_IP_PRI138_MASK)</span></div><div class="line"><a name="l11467"></a><span class="lineno">11467</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_MASK                  0xFFu</span></div><div class="line"><a name="l11468"></a><span class="lineno">11468</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_SHIFT                 0u</span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139_WIDTH                 8u</span></div><div class="line"><a name="l11470"></a><span class="lineno">11470</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI139(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI139_SHIFT))&amp;S32_NVIC_IP_PRI139_MASK)</span></div><div class="line"><a name="l11471"></a><span class="lineno">11471</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_MASK                  0xFFu</span></div><div class="line"><a name="l11472"></a><span class="lineno">11472</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_SHIFT                 0u</span></div><div class="line"><a name="l11473"></a><span class="lineno">11473</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140_WIDTH                 8u</span></div><div class="line"><a name="l11474"></a><span class="lineno">11474</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI140(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI140_SHIFT))&amp;S32_NVIC_IP_PRI140_MASK)</span></div><div class="line"><a name="l11475"></a><span class="lineno">11475</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_MASK                  0xFFu</span></div><div class="line"><a name="l11476"></a><span class="lineno">11476</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_SHIFT                 0u</span></div><div class="line"><a name="l11477"></a><span class="lineno">11477</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141_WIDTH                 8u</span></div><div class="line"><a name="l11478"></a><span class="lineno">11478</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI141(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI141_SHIFT))&amp;S32_NVIC_IP_PRI141_MASK)</span></div><div class="line"><a name="l11479"></a><span class="lineno">11479</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_MASK                  0xFFu</span></div><div class="line"><a name="l11480"></a><span class="lineno">11480</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_SHIFT                 0u</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142_WIDTH                 8u</span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI142(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI142_SHIFT))&amp;S32_NVIC_IP_PRI142_MASK)</span></div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_MASK                  0xFFu</span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_SHIFT                 0u</span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143_WIDTH                 8u</span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI143(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI143_SHIFT))&amp;S32_NVIC_IP_PRI143_MASK)</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_MASK                  0xFFu</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_SHIFT                 0u</span></div><div class="line"><a name="l11489"></a><span class="lineno">11489</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144_WIDTH                 8u</span></div><div class="line"><a name="l11490"></a><span class="lineno">11490</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI144(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI144_SHIFT))&amp;S32_NVIC_IP_PRI144_MASK)</span></div><div class="line"><a name="l11491"></a><span class="lineno">11491</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_MASK                  0xFFu</span></div><div class="line"><a name="l11492"></a><span class="lineno">11492</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_SHIFT                 0u</span></div><div class="line"><a name="l11493"></a><span class="lineno">11493</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145_WIDTH                 8u</span></div><div class="line"><a name="l11494"></a><span class="lineno">11494</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI145(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI145_SHIFT))&amp;S32_NVIC_IP_PRI145_MASK)</span></div><div class="line"><a name="l11495"></a><span class="lineno">11495</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_MASK                  0xFFu</span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_SHIFT                 0u</span></div><div class="line"><a name="l11497"></a><span class="lineno">11497</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146_WIDTH                 8u</span></div><div class="line"><a name="l11498"></a><span class="lineno">11498</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI146(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI146_SHIFT))&amp;S32_NVIC_IP_PRI146_MASK)</span></div><div class="line"><a name="l11499"></a><span class="lineno">11499</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_MASK                  0xFFu</span></div><div class="line"><a name="l11500"></a><span class="lineno">11500</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_SHIFT                 0u</span></div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147_WIDTH                 8u</span></div><div class="line"><a name="l11502"></a><span class="lineno">11502</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI147(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI147_SHIFT))&amp;S32_NVIC_IP_PRI147_MASK)</span></div><div class="line"><a name="l11503"></a><span class="lineno">11503</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_MASK                  0xFFu</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_SHIFT                 0u</span></div><div class="line"><a name="l11505"></a><span class="lineno">11505</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148_WIDTH                 8u</span></div><div class="line"><a name="l11506"></a><span class="lineno">11506</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI148(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI148_SHIFT))&amp;S32_NVIC_IP_PRI148_MASK)</span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_MASK                  0xFFu</span></div><div class="line"><a name="l11508"></a><span class="lineno">11508</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_SHIFT                 0u</span></div><div class="line"><a name="l11509"></a><span class="lineno">11509</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149_WIDTH                 8u</span></div><div class="line"><a name="l11510"></a><span class="lineno">11510</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI149(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI149_SHIFT))&amp;S32_NVIC_IP_PRI149_MASK)</span></div><div class="line"><a name="l11511"></a><span class="lineno">11511</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_MASK                  0xFFu</span></div><div class="line"><a name="l11512"></a><span class="lineno">11512</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_SHIFT                 0u</span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150_WIDTH                 8u</span></div><div class="line"><a name="l11514"></a><span class="lineno">11514</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI150(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI150_SHIFT))&amp;S32_NVIC_IP_PRI150_MASK)</span></div><div class="line"><a name="l11515"></a><span class="lineno">11515</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_MASK                  0xFFu</span></div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_SHIFT                 0u</span></div><div class="line"><a name="l11517"></a><span class="lineno">11517</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151_WIDTH                 8u</span></div><div class="line"><a name="l11518"></a><span class="lineno">11518</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI151(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI151_SHIFT))&amp;S32_NVIC_IP_PRI151_MASK)</span></div><div class="line"><a name="l11519"></a><span class="lineno">11519</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_MASK                  0xFFu</span></div><div class="line"><a name="l11520"></a><span class="lineno">11520</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_SHIFT                 0u</span></div><div class="line"><a name="l11521"></a><span class="lineno">11521</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152_WIDTH                 8u</span></div><div class="line"><a name="l11522"></a><span class="lineno">11522</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI152(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI152_SHIFT))&amp;S32_NVIC_IP_PRI152_MASK)</span></div><div class="line"><a name="l11523"></a><span class="lineno">11523</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_MASK                  0xFFu</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_SHIFT                 0u</span></div><div class="line"><a name="l11525"></a><span class="lineno">11525</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153_WIDTH                 8u</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI153(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI153_SHIFT))&amp;S32_NVIC_IP_PRI153_MASK)</span></div><div class="line"><a name="l11527"></a><span class="lineno">11527</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_MASK                  0xFFu</span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_SHIFT                 0u</span></div><div class="line"><a name="l11529"></a><span class="lineno">11529</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154_WIDTH                 8u</span></div><div class="line"><a name="l11530"></a><span class="lineno">11530</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI154(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI154_SHIFT))&amp;S32_NVIC_IP_PRI154_MASK)</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_MASK                  0xFFu</span></div><div class="line"><a name="l11532"></a><span class="lineno">11532</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_SHIFT                 0u</span></div><div class="line"><a name="l11533"></a><span class="lineno">11533</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155_WIDTH                 8u</span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI155(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI155_SHIFT))&amp;S32_NVIC_IP_PRI155_MASK)</span></div><div class="line"><a name="l11535"></a><span class="lineno">11535</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_MASK                  0xFFu</span></div><div class="line"><a name="l11536"></a><span class="lineno">11536</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_SHIFT                 0u</span></div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156_WIDTH                 8u</span></div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI156(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI156_SHIFT))&amp;S32_NVIC_IP_PRI156_MASK)</span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_MASK                  0xFFu</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_SHIFT                 0u</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157_WIDTH                 8u</span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI157(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI157_SHIFT))&amp;S32_NVIC_IP_PRI157_MASK)</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_MASK                  0xFFu</span></div><div class="line"><a name="l11544"></a><span class="lineno">11544</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_SHIFT                 0u</span></div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158_WIDTH                 8u</span></div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI158(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI158_SHIFT))&amp;S32_NVIC_IP_PRI158_MASK)</span></div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_MASK                  0xFFu</span></div><div class="line"><a name="l11548"></a><span class="lineno">11548</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_SHIFT                 0u</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159_WIDTH                 8u</span></div><div class="line"><a name="l11550"></a><span class="lineno">11550</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI159(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI159_SHIFT))&amp;S32_NVIC_IP_PRI159_MASK)</span></div><div class="line"><a name="l11551"></a><span class="lineno">11551</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_MASK                  0xFFu</span></div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_SHIFT                 0u</span></div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160_WIDTH                 8u</span></div><div class="line"><a name="l11554"></a><span class="lineno">11554</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI160(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI160_SHIFT))&amp;S32_NVIC_IP_PRI160_MASK)</span></div><div class="line"><a name="l11555"></a><span class="lineno">11555</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_MASK                  0xFFu</span></div><div class="line"><a name="l11556"></a><span class="lineno">11556</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_SHIFT                 0u</span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161_WIDTH                 8u</span></div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI161(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI161_SHIFT))&amp;S32_NVIC_IP_PRI161_MASK)</span></div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_MASK                  0xFFu</span></div><div class="line"><a name="l11560"></a><span class="lineno">11560</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_SHIFT                 0u</span></div><div class="line"><a name="l11561"></a><span class="lineno">11561</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162_WIDTH                 8u</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI162(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI162_SHIFT))&amp;S32_NVIC_IP_PRI162_MASK)</span></div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_MASK                  0xFFu</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_SHIFT                 0u</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163_WIDTH                 8u</span></div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI163(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI163_SHIFT))&amp;S32_NVIC_IP_PRI163_MASK)</span></div><div class="line"><a name="l11567"></a><span class="lineno">11567</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_MASK                  0xFFu</span></div><div class="line"><a name="l11568"></a><span class="lineno">11568</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_SHIFT                 0u</span></div><div class="line"><a name="l11569"></a><span class="lineno">11569</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164_WIDTH                 8u</span></div><div class="line"><a name="l11570"></a><span class="lineno">11570</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI164(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI164_SHIFT))&amp;S32_NVIC_IP_PRI164_MASK)</span></div><div class="line"><a name="l11571"></a><span class="lineno">11571</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_MASK                  0xFFu</span></div><div class="line"><a name="l11572"></a><span class="lineno">11572</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_SHIFT                 0u</span></div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165_WIDTH                 8u</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI165(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI165_SHIFT))&amp;S32_NVIC_IP_PRI165_MASK)</span></div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_MASK                  0xFFu</span></div><div class="line"><a name="l11576"></a><span class="lineno">11576</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_SHIFT                 0u</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166_WIDTH                 8u</span></div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI166(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI166_SHIFT))&amp;S32_NVIC_IP_PRI166_MASK)</span></div><div class="line"><a name="l11579"></a><span class="lineno">11579</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_MASK                  0xFFu</span></div><div class="line"><a name="l11580"></a><span class="lineno">11580</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_SHIFT                 0u</span></div><div class="line"><a name="l11581"></a><span class="lineno">11581</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167_WIDTH                 8u</span></div><div class="line"><a name="l11582"></a><span class="lineno">11582</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI167(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI167_SHIFT))&amp;S32_NVIC_IP_PRI167_MASK)</span></div><div class="line"><a name="l11583"></a><span class="lineno">11583</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_MASK                  0xFFu</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_SHIFT                 0u</span></div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168_WIDTH                 8u</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI168(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI168_SHIFT))&amp;S32_NVIC_IP_PRI168_MASK)</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_MASK                  0xFFu</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_SHIFT                 0u</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169_WIDTH                 8u</span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI169(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI169_SHIFT))&amp;S32_NVIC_IP_PRI169_MASK)</span></div><div class="line"><a name="l11591"></a><span class="lineno">11591</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_MASK                  0xFFu</span></div><div class="line"><a name="l11592"></a><span class="lineno">11592</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_SHIFT                 0u</span></div><div class="line"><a name="l11593"></a><span class="lineno">11593</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170_WIDTH                 8u</span></div><div class="line"><a name="l11594"></a><span class="lineno">11594</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI170(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI170_SHIFT))&amp;S32_NVIC_IP_PRI170_MASK)</span></div><div class="line"><a name="l11595"></a><span class="lineno">11595</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_MASK                  0xFFu</span></div><div class="line"><a name="l11596"></a><span class="lineno">11596</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_SHIFT                 0u</span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171_WIDTH                 8u</span></div><div class="line"><a name="l11598"></a><span class="lineno">11598</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI171(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI171_SHIFT))&amp;S32_NVIC_IP_PRI171_MASK)</span></div><div class="line"><a name="l11599"></a><span class="lineno">11599</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_MASK                  0xFFu</span></div><div class="line"><a name="l11600"></a><span class="lineno">11600</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_SHIFT                 0u</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172_WIDTH                 8u</span></div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI172(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI172_SHIFT))&amp;S32_NVIC_IP_PRI172_MASK)</span></div><div class="line"><a name="l11603"></a><span class="lineno">11603</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_MASK                  0xFFu</span></div><div class="line"><a name="l11604"></a><span class="lineno">11604</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_SHIFT                 0u</span></div><div class="line"><a name="l11605"></a><span class="lineno">11605</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173_WIDTH                 8u</span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI173(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI173_SHIFT))&amp;S32_NVIC_IP_PRI173_MASK)</span></div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_MASK                  0xFFu</span></div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_SHIFT                 0u</span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174_WIDTH                 8u</span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI174(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI174_SHIFT))&amp;S32_NVIC_IP_PRI174_MASK)</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_MASK                  0xFFu</span></div><div class="line"><a name="l11612"></a><span class="lineno">11612</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_SHIFT                 0u</span></div><div class="line"><a name="l11613"></a><span class="lineno">11613</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175_WIDTH                 8u</span></div><div class="line"><a name="l11614"></a><span class="lineno">11614</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI175(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI175_SHIFT))&amp;S32_NVIC_IP_PRI175_MASK)</span></div><div class="line"><a name="l11615"></a><span class="lineno">11615</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_MASK                  0xFFu</span></div><div class="line"><a name="l11616"></a><span class="lineno">11616</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_SHIFT                 0u</span></div><div class="line"><a name="l11617"></a><span class="lineno">11617</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176_WIDTH                 8u</span></div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI176(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI176_SHIFT))&amp;S32_NVIC_IP_PRI176_MASK)</span></div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_MASK                  0xFFu</span></div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_SHIFT                 0u</span></div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177_WIDTH                 8u</span></div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI177(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI177_SHIFT))&amp;S32_NVIC_IP_PRI177_MASK)</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_MASK                  0xFFu</span></div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_SHIFT                 0u</span></div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178_WIDTH                 8u</span></div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI178(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI178_SHIFT))&amp;S32_NVIC_IP_PRI178_MASK)</span></div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_MASK                  0xFFu</span></div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_SHIFT                 0u</span></div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179_WIDTH                 8u</span></div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI179(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI179_SHIFT))&amp;S32_NVIC_IP_PRI179_MASK)</span></div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_MASK                  0xFFu</span></div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_SHIFT                 0u</span></div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180_WIDTH                 8u</span></div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI180(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI180_SHIFT))&amp;S32_NVIC_IP_PRI180_MASK)</span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_MASK                  0xFFu</span></div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_SHIFT                 0u</span></div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181_WIDTH                 8u</span></div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI181(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI181_SHIFT))&amp;S32_NVIC_IP_PRI181_MASK)</span></div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_MASK                  0xFFu</span></div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_SHIFT                 0u</span></div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182_WIDTH                 8u</span></div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI182(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI182_SHIFT))&amp;S32_NVIC_IP_PRI182_MASK)</span></div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_MASK                  0xFFu</span></div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_SHIFT                 0u</span></div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183_WIDTH                 8u</span></div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI183(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI183_SHIFT))&amp;S32_NVIC_IP_PRI183_MASK)</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_MASK                  0xFFu</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_SHIFT                 0u</span></div><div class="line"><a name="l11649"></a><span class="lineno">11649</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184_WIDTH                 8u</span></div><div class="line"><a name="l11650"></a><span class="lineno">11650</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI184(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI184_SHIFT))&amp;S32_NVIC_IP_PRI184_MASK)</span></div><div class="line"><a name="l11651"></a><span class="lineno">11651</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_MASK                  0xFFu</span></div><div class="line"><a name="l11652"></a><span class="lineno">11652</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_SHIFT                 0u</span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185_WIDTH                 8u</span></div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI185(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI185_SHIFT))&amp;S32_NVIC_IP_PRI185_MASK)</span></div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_MASK                  0xFFu</span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_SHIFT                 0u</span></div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186_WIDTH                 8u</span></div><div class="line"><a name="l11658"></a><span class="lineno">11658</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI186(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI186_SHIFT))&amp;S32_NVIC_IP_PRI186_MASK)</span></div><div class="line"><a name="l11659"></a><span class="lineno">11659</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_MASK                  0xFFu</span></div><div class="line"><a name="l11660"></a><span class="lineno">11660</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_SHIFT                 0u</span></div><div class="line"><a name="l11661"></a><span class="lineno">11661</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187_WIDTH                 8u</span></div><div class="line"><a name="l11662"></a><span class="lineno">11662</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI187(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI187_SHIFT))&amp;S32_NVIC_IP_PRI187_MASK)</span></div><div class="line"><a name="l11663"></a><span class="lineno">11663</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_MASK                  0xFFu</span></div><div class="line"><a name="l11664"></a><span class="lineno">11664</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_SHIFT                 0u</span></div><div class="line"><a name="l11665"></a><span class="lineno">11665</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188_WIDTH                 8u</span></div><div class="line"><a name="l11666"></a><span class="lineno">11666</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI188(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI188_SHIFT))&amp;S32_NVIC_IP_PRI188_MASK)</span></div><div class="line"><a name="l11667"></a><span class="lineno">11667</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_MASK                  0xFFu</span></div><div class="line"><a name="l11668"></a><span class="lineno">11668</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_SHIFT                 0u</span></div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189_WIDTH                 8u</span></div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI189(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI189_SHIFT))&amp;S32_NVIC_IP_PRI189_MASK)</span></div><div class="line"><a name="l11671"></a><span class="lineno">11671</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_MASK                  0xFFu</span></div><div class="line"><a name="l11672"></a><span class="lineno">11672</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_SHIFT                 0u</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190_WIDTH                 8u</span></div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI190(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI190_SHIFT))&amp;S32_NVIC_IP_PRI190_MASK)</span></div><div class="line"><a name="l11675"></a><span class="lineno">11675</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_MASK                  0xFFu</span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_SHIFT                 0u</span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191_WIDTH                 8u</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI191(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI191_SHIFT))&amp;S32_NVIC_IP_PRI191_MASK)</span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_MASK                  0xFFu</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_SHIFT                 0u</span></div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192_WIDTH                 8u</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI192(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI192_SHIFT))&amp;S32_NVIC_IP_PRI192_MASK)</span></div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_MASK                  0xFFu</span></div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_SHIFT                 0u</span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193_WIDTH                 8u</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI193(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI193_SHIFT))&amp;S32_NVIC_IP_PRI193_MASK)</span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_MASK                  0xFFu</span></div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_SHIFT                 0u</span></div><div class="line"><a name="l11689"></a><span class="lineno">11689</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194_WIDTH                 8u</span></div><div class="line"><a name="l11690"></a><span class="lineno">11690</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI194(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI194_SHIFT))&amp;S32_NVIC_IP_PRI194_MASK)</span></div><div class="line"><a name="l11691"></a><span class="lineno">11691</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_MASK                  0xFFu</span></div><div class="line"><a name="l11692"></a><span class="lineno">11692</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_SHIFT                 0u</span></div><div class="line"><a name="l11693"></a><span class="lineno">11693</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195_WIDTH                 8u</span></div><div class="line"><a name="l11694"></a><span class="lineno">11694</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI195(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI195_SHIFT))&amp;S32_NVIC_IP_PRI195_MASK)</span></div><div class="line"><a name="l11695"></a><span class="lineno">11695</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_MASK                  0xFFu</span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_SHIFT                 0u</span></div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196_WIDTH                 8u</span></div><div class="line"><a name="l11698"></a><span class="lineno">11698</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI196(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI196_SHIFT))&amp;S32_NVIC_IP_PRI196_MASK)</span></div><div class="line"><a name="l11699"></a><span class="lineno">11699</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_MASK                  0xFFu</span></div><div class="line"><a name="l11700"></a><span class="lineno">11700</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_SHIFT                 0u</span></div><div class="line"><a name="l11701"></a><span class="lineno">11701</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197_WIDTH                 8u</span></div><div class="line"><a name="l11702"></a><span class="lineno">11702</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI197(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI197_SHIFT))&amp;S32_NVIC_IP_PRI197_MASK)</span></div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_MASK                  0xFFu</span></div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_SHIFT                 0u</span></div><div class="line"><a name="l11705"></a><span class="lineno">11705</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198_WIDTH                 8u</span></div><div class="line"><a name="l11706"></a><span class="lineno">11706</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI198(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI198_SHIFT))&amp;S32_NVIC_IP_PRI198_MASK)</span></div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_MASK                  0xFFu</span></div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_SHIFT                 0u</span></div><div class="line"><a name="l11709"></a><span class="lineno">11709</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199_WIDTH                 8u</span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI199(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI199_SHIFT))&amp;S32_NVIC_IP_PRI199_MASK)</span></div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_MASK                  0xFFu</span></div><div class="line"><a name="l11712"></a><span class="lineno">11712</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_SHIFT                 0u</span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200_WIDTH                 8u</span></div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI200(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI200_SHIFT))&amp;S32_NVIC_IP_PRI200_MASK)</span></div><div class="line"><a name="l11715"></a><span class="lineno">11715</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_MASK                  0xFFu</span></div><div class="line"><a name="l11716"></a><span class="lineno">11716</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_SHIFT                 0u</span></div><div class="line"><a name="l11717"></a><span class="lineno">11717</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201_WIDTH                 8u</span></div><div class="line"><a name="l11718"></a><span class="lineno">11718</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI201(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI201_SHIFT))&amp;S32_NVIC_IP_PRI201_MASK)</span></div><div class="line"><a name="l11719"></a><span class="lineno">11719</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_MASK                  0xFFu</span></div><div class="line"><a name="l11720"></a><span class="lineno">11720</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_SHIFT                 0u</span></div><div class="line"><a name="l11721"></a><span class="lineno">11721</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202_WIDTH                 8u</span></div><div class="line"><a name="l11722"></a><span class="lineno">11722</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI202(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI202_SHIFT))&amp;S32_NVIC_IP_PRI202_MASK)</span></div><div class="line"><a name="l11723"></a><span class="lineno">11723</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_MASK                  0xFFu</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_SHIFT                 0u</span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203_WIDTH                 8u</span></div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI203(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI203_SHIFT))&amp;S32_NVIC_IP_PRI203_MASK)</span></div><div class="line"><a name="l11727"></a><span class="lineno">11727</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_MASK                  0xFFu</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_SHIFT                 0u</span></div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204_WIDTH                 8u</span></div><div class="line"><a name="l11730"></a><span class="lineno">11730</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI204(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI204_SHIFT))&amp;S32_NVIC_IP_PRI204_MASK)</span></div><div class="line"><a name="l11731"></a><span class="lineno">11731</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_MASK                  0xFFu</span></div><div class="line"><a name="l11732"></a><span class="lineno">11732</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_SHIFT                 0u</span></div><div class="line"><a name="l11733"></a><span class="lineno">11733</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205_WIDTH                 8u</span></div><div class="line"><a name="l11734"></a><span class="lineno">11734</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI205(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI205_SHIFT))&amp;S32_NVIC_IP_PRI205_MASK)</span></div><div class="line"><a name="l11735"></a><span class="lineno">11735</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_MASK                  0xFFu</span></div><div class="line"><a name="l11736"></a><span class="lineno">11736</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_SHIFT                 0u</span></div><div class="line"><a name="l11737"></a><span class="lineno">11737</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206_WIDTH                 8u</span></div><div class="line"><a name="l11738"></a><span class="lineno">11738</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI206(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI206_SHIFT))&amp;S32_NVIC_IP_PRI206_MASK)</span></div><div class="line"><a name="l11739"></a><span class="lineno">11739</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_MASK                  0xFFu</span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_SHIFT                 0u</span></div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207_WIDTH                 8u</span></div><div class="line"><a name="l11742"></a><span class="lineno">11742</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI207(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI207_SHIFT))&amp;S32_NVIC_IP_PRI207_MASK)</span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_MASK                  0xFFu</span></div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_SHIFT                 0u</span></div><div class="line"><a name="l11745"></a><span class="lineno">11745</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208_WIDTH                 8u</span></div><div class="line"><a name="l11746"></a><span class="lineno">11746</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI208(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI208_SHIFT))&amp;S32_NVIC_IP_PRI208_MASK)</span></div><div class="line"><a name="l11747"></a><span class="lineno">11747</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_MASK                  0xFFu</span></div><div class="line"><a name="l11748"></a><span class="lineno">11748</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_SHIFT                 0u</span></div><div class="line"><a name="l11749"></a><span class="lineno">11749</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209_WIDTH                 8u</span></div><div class="line"><a name="l11750"></a><span class="lineno">11750</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI209(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI209_SHIFT))&amp;S32_NVIC_IP_PRI209_MASK)</span></div><div class="line"><a name="l11751"></a><span class="lineno">11751</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_MASK                  0xFFu</span></div><div class="line"><a name="l11752"></a><span class="lineno">11752</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_SHIFT                 0u</span></div><div class="line"><a name="l11753"></a><span class="lineno">11753</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210_WIDTH                 8u</span></div><div class="line"><a name="l11754"></a><span class="lineno">11754</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI210(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI210_SHIFT))&amp;S32_NVIC_IP_PRI210_MASK)</span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_MASK                  0xFFu</span></div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_SHIFT                 0u</span></div><div class="line"><a name="l11757"></a><span class="lineno">11757</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211_WIDTH                 8u</span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI211(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI211_SHIFT))&amp;S32_NVIC_IP_PRI211_MASK)</span></div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_MASK                  0xFFu</span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_SHIFT                 0u</span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212_WIDTH                 8u</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI212(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI212_SHIFT))&amp;S32_NVIC_IP_PRI212_MASK)</span></div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_MASK                  0xFFu</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_SHIFT                 0u</span></div><div class="line"><a name="l11765"></a><span class="lineno">11765</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213_WIDTH                 8u</span></div><div class="line"><a name="l11766"></a><span class="lineno">11766</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI213(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI213_SHIFT))&amp;S32_NVIC_IP_PRI213_MASK)</span></div><div class="line"><a name="l11767"></a><span class="lineno">11767</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_MASK                  0xFFu</span></div><div class="line"><a name="l11768"></a><span class="lineno">11768</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_SHIFT                 0u</span></div><div class="line"><a name="l11769"></a><span class="lineno">11769</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214_WIDTH                 8u</span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI214(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI214_SHIFT))&amp;S32_NVIC_IP_PRI214_MASK)</span></div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_MASK                  0xFFu</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_SHIFT                 0u</span></div><div class="line"><a name="l11773"></a><span class="lineno">11773</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215_WIDTH                 8u</span></div><div class="line"><a name="l11774"></a><span class="lineno">11774</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI215(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI215_SHIFT))&amp;S32_NVIC_IP_PRI215_MASK)</span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_MASK                  0xFFu</span></div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_SHIFT                 0u</span></div><div class="line"><a name="l11777"></a><span class="lineno">11777</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216_WIDTH                 8u</span></div><div class="line"><a name="l11778"></a><span class="lineno">11778</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI216(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI216_SHIFT))&amp;S32_NVIC_IP_PRI216_MASK)</span></div><div class="line"><a name="l11779"></a><span class="lineno">11779</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_MASK                  0xFFu</span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_SHIFT                 0u</span></div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217_WIDTH                 8u</span></div><div class="line"><a name="l11782"></a><span class="lineno">11782</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI217(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI217_SHIFT))&amp;S32_NVIC_IP_PRI217_MASK)</span></div><div class="line"><a name="l11783"></a><span class="lineno">11783</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_MASK                  0xFFu</span></div><div class="line"><a name="l11784"></a><span class="lineno">11784</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_SHIFT                 0u</span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218_WIDTH                 8u</span></div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI218(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI218_SHIFT))&amp;S32_NVIC_IP_PRI218_MASK)</span></div><div class="line"><a name="l11787"></a><span class="lineno">11787</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_MASK                  0xFFu</span></div><div class="line"><a name="l11788"></a><span class="lineno">11788</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_SHIFT                 0u</span></div><div class="line"><a name="l11789"></a><span class="lineno">11789</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219_WIDTH                 8u</span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI219(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI219_SHIFT))&amp;S32_NVIC_IP_PRI219_MASK)</span></div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_MASK                  0xFFu</span></div><div class="line"><a name="l11792"></a><span class="lineno">11792</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_SHIFT                 0u</span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220_WIDTH                 8u</span></div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI220(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI220_SHIFT))&amp;S32_NVIC_IP_PRI220_MASK)</span></div><div class="line"><a name="l11795"></a><span class="lineno">11795</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_MASK                  0xFFu</span></div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_SHIFT                 0u</span></div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221_WIDTH                 8u</span></div><div class="line"><a name="l11798"></a><span class="lineno">11798</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI221(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI221_SHIFT))&amp;S32_NVIC_IP_PRI221_MASK)</span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_MASK                  0xFFu</span></div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_SHIFT                 0u</span></div><div class="line"><a name="l11801"></a><span class="lineno">11801</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222_WIDTH                 8u</span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI222(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI222_SHIFT))&amp;S32_NVIC_IP_PRI222_MASK)</span></div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_MASK                  0xFFu</span></div><div class="line"><a name="l11804"></a><span class="lineno">11804</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_SHIFT                 0u</span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223_WIDTH                 8u</span></div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI223(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI223_SHIFT))&amp;S32_NVIC_IP_PRI223_MASK)</span></div><div class="line"><a name="l11807"></a><span class="lineno">11807</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_MASK                  0xFFu</span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_SHIFT                 0u</span></div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224_WIDTH                 8u</span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI224(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI224_SHIFT))&amp;S32_NVIC_IP_PRI224_MASK)</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_MASK                  0xFFu</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_SHIFT                 0u</span></div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225_WIDTH                 8u</span></div><div class="line"><a name="l11814"></a><span class="lineno">11814</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI225(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI225_SHIFT))&amp;S32_NVIC_IP_PRI225_MASK)</span></div><div class="line"><a name="l11815"></a><span class="lineno">11815</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_MASK                  0xFFu</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_SHIFT                 0u</span></div><div class="line"><a name="l11817"></a><span class="lineno">11817</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226_WIDTH                 8u</span></div><div class="line"><a name="l11818"></a><span class="lineno">11818</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI226(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI226_SHIFT))&amp;S32_NVIC_IP_PRI226_MASK)</span></div><div class="line"><a name="l11819"></a><span class="lineno">11819</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_MASK                  0xFFu</span></div><div class="line"><a name="l11820"></a><span class="lineno">11820</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_SHIFT                 0u</span></div><div class="line"><a name="l11821"></a><span class="lineno">11821</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227_WIDTH                 8u</span></div><div class="line"><a name="l11822"></a><span class="lineno">11822</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI227(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI227_SHIFT))&amp;S32_NVIC_IP_PRI227_MASK)</span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_MASK                  0xFFu</span></div><div class="line"><a name="l11824"></a><span class="lineno">11824</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_SHIFT                 0u</span></div><div class="line"><a name="l11825"></a><span class="lineno">11825</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228_WIDTH                 8u</span></div><div class="line"><a name="l11826"></a><span class="lineno">11826</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI228(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI228_SHIFT))&amp;S32_NVIC_IP_PRI228_MASK)</span></div><div class="line"><a name="l11827"></a><span class="lineno">11827</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_MASK                  0xFFu</span></div><div class="line"><a name="l11828"></a><span class="lineno">11828</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_SHIFT                 0u</span></div><div class="line"><a name="l11829"></a><span class="lineno">11829</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229_WIDTH                 8u</span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI229(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI229_SHIFT))&amp;S32_NVIC_IP_PRI229_MASK)</span></div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_MASK                  0xFFu</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_SHIFT                 0u</span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230_WIDTH                 8u</span></div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI230(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI230_SHIFT))&amp;S32_NVIC_IP_PRI230_MASK)</span></div><div class="line"><a name="l11835"></a><span class="lineno">11835</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_MASK                  0xFFu</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_SHIFT                 0u</span></div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231_WIDTH                 8u</span></div><div class="line"><a name="l11838"></a><span class="lineno">11838</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI231(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI231_SHIFT))&amp;S32_NVIC_IP_PRI231_MASK)</span></div><div class="line"><a name="l11839"></a><span class="lineno">11839</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_MASK                  0xFFu</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_SHIFT                 0u</span></div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232_WIDTH                 8u</span></div><div class="line"><a name="l11842"></a><span class="lineno">11842</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI232(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI232_SHIFT))&amp;S32_NVIC_IP_PRI232_MASK)</span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_MASK                  0xFFu</span></div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_SHIFT                 0u</span></div><div class="line"><a name="l11845"></a><span class="lineno">11845</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233_WIDTH                 8u</span></div><div class="line"><a name="l11846"></a><span class="lineno">11846</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI233(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI233_SHIFT))&amp;S32_NVIC_IP_PRI233_MASK)</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_MASK                  0xFFu</span></div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_SHIFT                 0u</span></div><div class="line"><a name="l11849"></a><span class="lineno">11849</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234_WIDTH                 8u</span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI234(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI234_SHIFT))&amp;S32_NVIC_IP_PRI234_MASK)</span></div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_MASK                  0xFFu</span></div><div class="line"><a name="l11852"></a><span class="lineno">11852</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_SHIFT                 0u</span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235_WIDTH                 8u</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI235(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI235_SHIFT))&amp;S32_NVIC_IP_PRI235_MASK)</span></div><div class="line"><a name="l11855"></a><span class="lineno">11855</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_MASK                  0xFFu</span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_SHIFT                 0u</span></div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236_WIDTH                 8u</span></div><div class="line"><a name="l11858"></a><span class="lineno">11858</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI236(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI236_SHIFT))&amp;S32_NVIC_IP_PRI236_MASK)</span></div><div class="line"><a name="l11859"></a><span class="lineno">11859</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_MASK                  0xFFu</span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_SHIFT                 0u</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237_WIDTH                 8u</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI237(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI237_SHIFT))&amp;S32_NVIC_IP_PRI237_MASK)</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_MASK                  0xFFu</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_SHIFT                 0u</span></div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238_WIDTH                 8u</span></div><div class="line"><a name="l11866"></a><span class="lineno">11866</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI238(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI238_SHIFT))&amp;S32_NVIC_IP_PRI238_MASK)</span></div><div class="line"><a name="l11867"></a><span class="lineno">11867</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_MASK                  0xFFu</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_SHIFT                 0u</span></div><div class="line"><a name="l11869"></a><span class="lineno">11869</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239_WIDTH                 8u</span></div><div class="line"><a name="l11870"></a><span class="lineno">11870</span>&#160;<span class="preprocessor">#define S32_NVIC_IP_PRI239(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;S32_NVIC_IP_PRI239_SHIFT))&amp;S32_NVIC_IP_PRI239_MASK)</span></div><div class="line"><a name="l11871"></a><span class="lineno">11871</span>&#160;<span class="comment">/* STIR Bit Fields */</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_MASK                 0x1FFu</span></div><div class="line"><a name="l11873"></a><span class="lineno">11873</span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_SHIFT                0u</span></div><div class="line"><a name="l11874"></a><span class="lineno">11874</span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID_WIDTH                9u</span></div><div class="line"><a name="l11875"></a><span class="lineno">11875</span>&#160;<span class="preprocessor">#define S32_NVIC_STIR_INTID(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_NVIC_STIR_INTID_SHIFT))&amp;S32_NVIC_STIR_INTID_MASK)</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160; <span class="comment">/* end of group S32_NVIC_Register_Masks */</span></div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;</div><div class="line"><a name="l11881"></a><span class="lineno">11881</span>&#160; <span class="comment">/* end of group S32_NVIC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l11885"></a><span class="lineno">11885</span>&#160;</div><div class="line"><a name="l11886"></a><span class="lineno">11886</span>&#160;</div><div class="line"><a name="l11887"></a><span class="lineno">11887</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;<span class="comment">   -- S32_SCB Peripheral Access Layer</span></div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;</div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html">11900</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a2a2d71ab3b3e61c83b71de9ad911ea84">11902</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a2a2d71ab3b3e61c83b71de9ad911ea84">ACTLR</a>;                             </div><div class="line"><a name="l11903"></a><span class="lineno">11903</span>&#160;       uint8_t RESERVED_1[3316];</div><div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ad03201cd780a63c70d0377b2c77d1ae5">11904</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ad03201cd780a63c70d0377b2c77d1ae5">CPUID</a>;                             </div><div class="line"><a name="l11905"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ae6212e206d5c76339ded3a9c5763ce66">11905</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ae6212e206d5c76339ded3a9c5763ce66">ICSR</a>;                              </div><div class="line"><a name="l11906"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aabee80b2f59d466dc2ebfd16389d1f1c">11906</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aabee80b2f59d466dc2ebfd16389d1f1c">VTOR</a>;                              </div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a143c229e1a9528df6fb758bb4885daf1">11907</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a143c229e1a9528df6fb758bb4885daf1">AIRCR</a>;                             </div><div class="line"><a name="l11908"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa24520fd6a918b6ad582566ada07840d">11908</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aa24520fd6a918b6ad582566ada07840d">SCR</a>;                               </div><div class="line"><a name="l11909"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#af7c4f1170970ea3f183fb2e13fce187d">11909</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#af7c4f1170970ea3f183fb2e13fce187d">CCR</a>;                               </div><div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a7b0e10ae0606ad14af0f5d6c0c09a1a0">11910</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a7b0e10ae0606ad14af0f5d6c0c09a1a0">SHPR1</a>;                             </div><div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aa164ec6fecd3b6ad170ad7edf5a08bf9">11911</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aa164ec6fecd3b6ad170ad7edf5a08bf9">SHPR2</a>;                             </div><div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#adbbbdedee8b7f5192c96f96ed0d40bc2">11912</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#adbbbdedee8b7f5192c96f96ed0d40bc2">SHPR3</a>;                             </div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a1af6b398ee00d4cfc3623ba39792e6bd">11913</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a1af6b398ee00d4cfc3623ba39792e6bd">SHCSR</a>;                             </div><div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a186d5053e4c7188f614a1467c292095a">11914</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a186d5053e4c7188f614a1467c292095a">CFSR</a>;                              </div><div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#aee6eeb0119eeea4f8c5e270883737930">11915</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#aee6eeb0119eeea4f8c5e270883737930">HFSR</a>;                              </div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#adc8109737a29fa5223e95c5dfe92d07f">11916</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#adc8109737a29fa5223e95c5dfe92d07f">DFSR</a>;                              </div><div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ac80d8687b1c21a9d05fa1229404593b5">11917</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ac80d8687b1c21a9d05fa1229404593b5">MMFAR</a>;                             </div><div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ab13115494b7aaf10da15eea2c0722cff">11918</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ab13115494b7aaf10da15eea2c0722cff">BFAR</a>;                              </div><div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a55fd52f424da71e52176597e9e24e418">11919</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a55fd52f424da71e52176597e9e24e418">AFSR</a>;                              </div><div class="line"><a name="l11920"></a><span class="lineno">11920</span>&#160;       uint8_t RESERVED_2[72];</div><div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a1d618cc71a2258ecf7235fa8cafa7016">11921</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a1d618cc71a2258ecf7235fa8cafa7016">CPACR</a>;                             </div><div class="line"><a name="l11922"></a><span class="lineno">11922</span>&#160;       uint8_t RESERVED_3[424];</div><div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a1eea47138e2b9693d7d853e532d5296e">11923</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a1eea47138e2b9693d7d853e532d5296e">FPCCR</a>;                             </div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#a04796361b292b280d3851a634920e974">11924</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#a04796361b292b280d3851a634920e974">FPCAR</a>;                             </div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="struct_s32___s_c_b___type.html#ad320093114ddfb207511468722d9068f">11925</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___s_c_b___type.html#ad320093114ddfb207511468722d9068f">FPDSCR</a>;                            </div><div class="line"><a name="l11926"></a><span class="lineno">11926</span>&#160;} <a class="code" href="struct_s32___s_c_b___type.html">S32_SCB_Type</a>, *<a class="code" href="struct_s32___s_c_b___type.html">S32_SCB_MemMapPtr</a>;</div><div class="line"><a name="l11927"></a><span class="lineno">11927</span>&#160;</div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga688e160eac1ac0ff693d096a044b4826">11929</a></span>&#160;<span class="preprocessor">#define S32_SCB_INSTANCE_COUNT                   (1u)</span></div><div class="line"><a name="l11930"></a><span class="lineno">11930</span>&#160;</div><div class="line"><a name="l11931"></a><span class="lineno">11931</span>&#160;</div><div class="line"><a name="l11932"></a><span class="lineno">11932</span>&#160;<span class="comment">/* S32_SCB - Peripheral instance base addresses */</span></div><div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga8d23f23b39f6d6fcef0ede8a91064f53">11934</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE                             (0xE000E000u)</span></div><div class="line"><a name="l11935"></a><span class="lineno">11935</span>&#160;</div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga77b56122bdf7e6875cd972313ea6d0c1">11936</a></span>&#160;<span class="preprocessor">#define S32_SCB                                  ((S32_SCB_Type *)S32_SCB_BASE)</span></div><div class="line"><a name="l11937"></a><span class="lineno">11937</span>&#160;</div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#ga94ea11c52d062a4a9b46de3b3bd299f6">11938</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_ADDRS                       { S32_SCB_BASE }</span></div><div class="line"><a name="l11939"></a><span class="lineno">11939</span>&#160;</div><div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___s32___s_c_b___peripheral___access___layer.html#gacbd2f9d5088f13c08b713d620d33dfb8">11940</a></span>&#160;<span class="preprocessor">#define S32_SCB_BASE_PTRS                        { S32_SCB }</span></div><div class="line"><a name="l11941"></a><span class="lineno">11941</span>&#160;</div><div class="line"><a name="l11942"></a><span class="lineno">11942</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11943"></a><span class="lineno">11943</span>&#160;<span class="comment">   -- S32_SCB Register Masks</span></div><div class="line"><a name="l11944"></a><span class="lineno">11944</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11945"></a><span class="lineno">11945</span>&#160;</div><div class="line"><a name="l11951"></a><span class="lineno">11951</span>&#160;<span class="comment">/* ACTLR Bit Fields */</span></div><div class="line"><a name="l11952"></a><span class="lineno">11952</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_MASK            0x1u</span></div><div class="line"><a name="l11953"></a><span class="lineno">11953</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_SHIFT           0u</span></div><div class="line"><a name="l11954"></a><span class="lineno">11954</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT_WIDTH           1u</span></div><div class="line"><a name="l11955"></a><span class="lineno">11955</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISMCYCINT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISMCYCINT_SHIFT))&amp;S32_SCB_ACTLR_DISMCYCINT_MASK)</span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_MASK            0x2u</span></div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_SHIFT           1u</span></div><div class="line"><a name="l11958"></a><span class="lineno">11958</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF_WIDTH           1u</span></div><div class="line"><a name="l11959"></a><span class="lineno">11959</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISDEFWBUF(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISDEFWBUF_SHIFT))&amp;S32_SCB_ACTLR_DISDEFWBUF_MASK)</span></div><div class="line"><a name="l11960"></a><span class="lineno">11960</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_MASK               0x4u</span></div><div class="line"><a name="l11961"></a><span class="lineno">11961</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_SHIFT              2u</span></div><div class="line"><a name="l11962"></a><span class="lineno">11962</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD_WIDTH              1u</span></div><div class="line"><a name="l11963"></a><span class="lineno">11963</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFOLD(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFOLD_SHIFT))&amp;S32_SCB_ACTLR_DISFOLD_MASK)</span></div><div class="line"><a name="l11964"></a><span class="lineno">11964</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_MASK               0x100u</span></div><div class="line"><a name="l11965"></a><span class="lineno">11965</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_SHIFT              8u</span></div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA_WIDTH              1u</span></div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISFPCA(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISFPCA_SHIFT))&amp;S32_SCB_ACTLR_DISFPCA_MASK)</span></div><div class="line"><a name="l11968"></a><span class="lineno">11968</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_MASK               0x200u</span></div><div class="line"><a name="l11969"></a><span class="lineno">11969</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_SHIFT              9u</span></div><div class="line"><a name="l11970"></a><span class="lineno">11970</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP_WIDTH              1u</span></div><div class="line"><a name="l11971"></a><span class="lineno">11971</span>&#160;<span class="preprocessor">#define S32_SCB_ACTLR_DISOOFP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ACTLR_DISOOFP_SHIFT))&amp;S32_SCB_ACTLR_DISOOFP_MASK)</span></div><div class="line"><a name="l11972"></a><span class="lineno">11972</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div><div class="line"><a name="l11973"></a><span class="lineno">11973</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_MASK              0xFu</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_SHIFT             0u</span></div><div class="line"><a name="l11975"></a><span class="lineno">11975</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION_WIDTH             4u</span></div><div class="line"><a name="l11976"></a><span class="lineno">11976</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_REVISION(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_REVISION_SHIFT))&amp;S32_SCB_CPUID_REVISION_MASK)</span></div><div class="line"><a name="l11977"></a><span class="lineno">11977</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_MASK                0xFFF0u</span></div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_SHIFT               4u</span></div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO_WIDTH               12u</span></div><div class="line"><a name="l11980"></a><span class="lineno">11980</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_PARTNO(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_PARTNO_SHIFT))&amp;S32_SCB_CPUID_PARTNO_MASK)</span></div><div class="line"><a name="l11981"></a><span class="lineno">11981</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_MASK               0xF00000u</span></div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_SHIFT              20u</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT_WIDTH              4u</span></div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_VARIANT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_VARIANT_SHIFT))&amp;S32_SCB_CPUID_VARIANT_MASK)</span></div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_MASK           0xFF000000u</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_SHIFT          24u</span></div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER_WIDTH          8u</span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;<span class="preprocessor">#define S32_SCB_CPUID_IMPLEMENTER(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPUID_IMPLEMENTER_SHIFT))&amp;S32_SCB_CPUID_IMPLEMENTER_MASK)</span></div><div class="line"><a name="l11989"></a><span class="lineno">11989</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div><div class="line"><a name="l11990"></a><span class="lineno">11990</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_MASK             0x1FFu</span></div><div class="line"><a name="l11991"></a><span class="lineno">11991</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_SHIFT            0u</span></div><div class="line"><a name="l11992"></a><span class="lineno">11992</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE_WIDTH            9u</span></div><div class="line"><a name="l11993"></a><span class="lineno">11993</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTACTIVE(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTACTIVE_SHIFT))&amp;S32_SCB_ICSR_VECTACTIVE_MASK)</span></div><div class="line"><a name="l11994"></a><span class="lineno">11994</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_MASK              0x800u</span></div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_SHIFT             11u</span></div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE_WIDTH             1u</span></div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_RETTOBASE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_RETTOBASE_SHIFT))&amp;S32_SCB_ICSR_RETTOBASE_MASK)</span></div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_MASK            0x3F000u</span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_SHIFT           12u</span></div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING_WIDTH           6u</span></div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_VECTPENDING(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_VECTPENDING_SHIFT))&amp;S32_SCB_ICSR_VECTPENDING_MASK)</span></div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_MASK             0x400000u</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_SHIFT            22u</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING_WIDTH            1u</span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPENDING(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPENDING_SHIFT))&amp;S32_SCB_ICSR_ISRPENDING_MASK)</span></div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_MASK             0x800000u</span></div><div class="line"><a name="l12007"></a><span class="lineno">12007</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_SHIFT            23u</span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT_WIDTH            1u</span></div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_ISRPREEMPT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_ISRPREEMPT_SHIFT))&amp;S32_SCB_ICSR_ISRPREEMPT_MASK)</span></div><div class="line"><a name="l12010"></a><span class="lineno">12010</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_MASK              0x2000000u</span></div><div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_SHIFT             25u</span></div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR_WIDTH             1u</span></div><div class="line"><a name="l12013"></a><span class="lineno">12013</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSTCLR_MASK)</span></div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_MASK              0x4000000u</span></div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_SHIFT             26u</span></div><div class="line"><a name="l12016"></a><span class="lineno">12016</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET_WIDTH             1u</span></div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSTSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSTSET_SHIFT))&amp;S32_SCB_ICSR_PENDSTSET_MASK)</span></div><div class="line"><a name="l12018"></a><span class="lineno">12018</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_MASK              0x8000000u</span></div><div class="line"><a name="l12019"></a><span class="lineno">12019</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_SHIFT             27u</span></div><div class="line"><a name="l12020"></a><span class="lineno">12020</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR_WIDTH             1u</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVCLR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVCLR_SHIFT))&amp;S32_SCB_ICSR_PENDSVCLR_MASK)</span></div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_MASK              0x10000000u</span></div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_SHIFT             28u</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET_WIDTH             1u</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_PENDSVSET(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_PENDSVSET_SHIFT))&amp;S32_SCB_ICSR_PENDSVSET_MASK)</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_MASK             0x80000000u</span></div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_SHIFT            31u</span></div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET_WIDTH            1u</span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;<span class="preprocessor">#define S32_SCB_ICSR_NMIPENDSET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_ICSR_NMIPENDSET_SHIFT))&amp;S32_SCB_ICSR_NMIPENDSET_MASK)</span></div><div class="line"><a name="l12030"></a><span class="lineno">12030</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div><div class="line"><a name="l12031"></a><span class="lineno">12031</span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_MASK                 0xFFFFFF80u</span></div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_SHIFT                7u</span></div><div class="line"><a name="l12033"></a><span class="lineno">12033</span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF_WIDTH                25u</span></div><div class="line"><a name="l12034"></a><span class="lineno">12034</span>&#160;<span class="preprocessor">#define S32_SCB_VTOR_TBLOFF(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_VTOR_TBLOFF_SHIFT))&amp;S32_SCB_VTOR_TBLOFF_MASK)</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div><div class="line"><a name="l12036"></a><span class="lineno">12036</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_MASK             0x1u</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_SHIFT            0u</span></div><div class="line"><a name="l12038"></a><span class="lineno">12038</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET_WIDTH            1u</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTRESET(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTRESET_SHIFT))&amp;S32_SCB_AIRCR_VECTRESET_MASK)</span></div><div class="line"><a name="l12040"></a><span class="lineno">12040</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_MASK         0x2u</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT        1u</span></div><div class="line"><a name="l12042"></a><span class="lineno">12042</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE_WIDTH        1u</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTCLRACTIVE(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTCLRACTIVE_SHIFT))&amp;S32_SCB_AIRCR_VECTCLRACTIVE_MASK)</span></div><div class="line"><a name="l12044"></a><span class="lineno">12044</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_MASK           0x4u</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_SHIFT          2u</span></div><div class="line"><a name="l12046"></a><span class="lineno">12046</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ_WIDTH          1u</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_SYSRESETREQ(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_SYSRESETREQ_SHIFT))&amp;S32_SCB_AIRCR_SYSRESETREQ_MASK)</span></div><div class="line"><a name="l12048"></a><span class="lineno">12048</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_MASK              0x700u</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_SHIFT             8u</span></div><div class="line"><a name="l12050"></a><span class="lineno">12050</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP_WIDTH             3u</span></div><div class="line"><a name="l12051"></a><span class="lineno">12051</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_PRIGROUP(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_PRIGROUP_SHIFT))&amp;S32_SCB_AIRCR_PRIGROUP_MASK)</span></div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_MASK            0x8000u</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_SHIFT           15u</span></div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS_WIDTH           1u</span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_ENDIANNESS(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_ENDIANNESS_SHIFT))&amp;S32_SCB_AIRCR_ENDIANNESS_MASK)</span></div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_MASK               0xFFFF0000u</span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_SHIFT              16u</span></div><div class="line"><a name="l12058"></a><span class="lineno">12058</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY_WIDTH              16u</span></div><div class="line"><a name="l12059"></a><span class="lineno">12059</span>&#160;<span class="preprocessor">#define S32_SCB_AIRCR_VECTKEY(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AIRCR_VECTKEY_SHIFT))&amp;S32_SCB_AIRCR_VECTKEY_MASK)</span></div><div class="line"><a name="l12060"></a><span class="lineno">12060</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_MASK             0x2u</span></div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_SHIFT            1u</span></div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT_WIDTH            1u</span></div><div class="line"><a name="l12064"></a><span class="lineno">12064</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPONEXIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPONEXIT_SHIFT))&amp;S32_SCB_SCR_SLEEPONEXIT_MASK)</span></div><div class="line"><a name="l12065"></a><span class="lineno">12065</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_MASK               0x4u</span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_SHIFT              2u</span></div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP_WIDTH              1u</span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SLEEPDEEP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SLEEPDEEP_SHIFT))&amp;S32_SCB_SCR_SLEEPDEEP_MASK)</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_MASK               0x10u</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_SHIFT              4u</span></div><div class="line"><a name="l12071"></a><span class="lineno">12071</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND_WIDTH              1u</span></div><div class="line"><a name="l12072"></a><span class="lineno">12072</span>&#160;<span class="preprocessor">#define S32_SCB_SCR_SEVONPEND(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SCR_SEVONPEND_SHIFT))&amp;S32_SCB_SCR_SEVONPEND_MASK)</span></div><div class="line"><a name="l12073"></a><span class="lineno">12073</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div><div class="line"><a name="l12074"></a><span class="lineno">12074</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_MASK          0x1u</span></div><div class="line"><a name="l12075"></a><span class="lineno">12075</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_SHIFT         0u</span></div><div class="line"><a name="l12076"></a><span class="lineno">12076</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA_WIDTH         1u</span></div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_NONBASETHRDENA(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_NONBASETHRDENA_SHIFT))&amp;S32_SCB_CCR_NONBASETHRDENA_MASK)</span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_MASK            0x2u</span></div><div class="line"><a name="l12079"></a><span class="lineno">12079</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_SHIFT           1u</span></div><div class="line"><a name="l12080"></a><span class="lineno">12080</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND_WIDTH           1u</span></div><div class="line"><a name="l12081"></a><span class="lineno">12081</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_USERSETMPEND(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_USERSETMPEND_SHIFT))&amp;S32_SCB_CCR_USERSETMPEND_MASK)</span></div><div class="line"><a name="l12082"></a><span class="lineno">12082</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_MASK             0x8u</span></div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_SHIFT            3u</span></div><div class="line"><a name="l12084"></a><span class="lineno">12084</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP_WIDTH            1u</span></div><div class="line"><a name="l12085"></a><span class="lineno">12085</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_UNALIGN_TRP(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_UNALIGN_TRP_SHIFT))&amp;S32_SCB_CCR_UNALIGN_TRP_MASK)</span></div><div class="line"><a name="l12086"></a><span class="lineno">12086</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_MASK               0x10u</span></div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_SHIFT              4u</span></div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP_WIDTH              1u</span></div><div class="line"><a name="l12089"></a><span class="lineno">12089</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_DIV_0_TRP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_DIV_0_TRP_SHIFT))&amp;S32_SCB_CCR_DIV_0_TRP_MASK)</span></div><div class="line"><a name="l12090"></a><span class="lineno">12090</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_MASK               0x100u</span></div><div class="line"><a name="l12091"></a><span class="lineno">12091</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_SHIFT              8u</span></div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN_WIDTH              1u</span></div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_BFHFNMIGN(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_BFHFNMIGN_SHIFT))&amp;S32_SCB_CCR_BFHFNMIGN_MASK)</span></div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_MASK                0x200u</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_SHIFT               9u</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN_WIDTH               1u</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;<span class="preprocessor">#define S32_SCB_CCR_STKALIGN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CCR_STKALIGN_SHIFT))&amp;S32_SCB_CCR_STKALIGN_MASK)</span></div><div class="line"><a name="l12098"></a><span class="lineno">12098</span>&#160;<span class="comment">/* SHPR1 Bit Fields */</span></div><div class="line"><a name="l12099"></a><span class="lineno">12099</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_MASK                 0xFFu</span></div><div class="line"><a name="l12100"></a><span class="lineno">12100</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_SHIFT                0u</span></div><div class="line"><a name="l12101"></a><span class="lineno">12101</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4_WIDTH                8u</span></div><div class="line"><a name="l12102"></a><span class="lineno">12102</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_4_SHIFT))&amp;S32_SCB_SHPR1_PRI_4_MASK)</span></div><div class="line"><a name="l12103"></a><span class="lineno">12103</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_MASK                 0xFF00u</span></div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_SHIFT                8u</span></div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5_WIDTH                8u</span></div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_5(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_5_SHIFT))&amp;S32_SCB_SHPR1_PRI_5_MASK)</span></div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_MASK                 0xFF0000u</span></div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_SHIFT                16u</span></div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6_WIDTH                8u</span></div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR1_PRI_6(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR1_PRI_6_SHIFT))&amp;S32_SCB_SHPR1_PRI_6_MASK)</span></div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_MASK                0xFF000000u</span></div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_SHIFT               24u</span></div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11_WIDTH               8u</span></div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR2_PRI_11(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR2_PRI_11_SHIFT))&amp;S32_SCB_SHPR2_PRI_11_MASK)</span></div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_MASK                0xFFu</span></div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_SHIFT               0u</span></div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12_WIDTH               8u</span></div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_12(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_12_SHIFT))&amp;S32_SCB_SHPR3_PRI_12_MASK)</span></div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_MASK                0xFF0000u</span></div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_SHIFT               16u</span></div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14_WIDTH               8u</span></div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_14(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_14_SHIFT))&amp;S32_SCB_SHPR3_PRI_14_MASK)</span></div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_MASK                0xFF000000u</span></div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_SHIFT               24u</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15_WIDTH               8u</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="preprocessor">#define S32_SCB_SHPR3_PRI_15(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHPR3_PRI_15_SHIFT))&amp;S32_SCB_SHPR3_PRI_15_MASK)</span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div><div class="line"><a name="l12130"></a><span class="lineno">12130</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_MASK           0x1u</span></div><div class="line"><a name="l12131"></a><span class="lineno">12131</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_SHIFT          0u</span></div><div class="line"><a name="l12132"></a><span class="lineno">12132</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT_WIDTH          1u</span></div><div class="line"><a name="l12133"></a><span class="lineno">12133</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTACT_MASK)</span></div><div class="line"><a name="l12134"></a><span class="lineno">12134</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_MASK           0x2u</span></div><div class="line"><a name="l12135"></a><span class="lineno">12135</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_SHIFT          1u</span></div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT_WIDTH          1u</span></div><div class="line"><a name="l12137"></a><span class="lineno">12137</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTACT_MASK)</span></div><div class="line"><a name="l12138"></a><span class="lineno">12138</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_MASK           0x8u</span></div><div class="line"><a name="l12139"></a><span class="lineno">12139</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_SHIFT          3u</span></div><div class="line"><a name="l12140"></a><span class="lineno">12140</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT_WIDTH          1u</span></div><div class="line"><a name="l12141"></a><span class="lineno">12141</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTACT(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTACT_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTACT_MASK)</span></div><div class="line"><a name="l12142"></a><span class="lineno">12142</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_MASK             0x80u</span></div><div class="line"><a name="l12143"></a><span class="lineno">12143</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_SHIFT            7u</span></div><div class="line"><a name="l12144"></a><span class="lineno">12144</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT_WIDTH            1u</span></div><div class="line"><a name="l12145"></a><span class="lineno">12145</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLACT_SHIFT))&amp;S32_SCB_SHCSR_SVCALLACT_MASK)</span></div><div class="line"><a name="l12146"></a><span class="lineno">12146</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_MASK            0x100u</span></div><div class="line"><a name="l12147"></a><span class="lineno">12147</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_SHIFT           8u</span></div><div class="line"><a name="l12148"></a><span class="lineno">12148</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT_WIDTH           1u</span></div><div class="line"><a name="l12149"></a><span class="lineno">12149</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MONITORACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MONITORACT_SHIFT))&amp;S32_SCB_SHCSR_MONITORACT_MASK)</span></div><div class="line"><a name="l12150"></a><span class="lineno">12150</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_MASK             0x400u</span></div><div class="line"><a name="l12151"></a><span class="lineno">12151</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_SHIFT            10u</span></div><div class="line"><a name="l12152"></a><span class="lineno">12152</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT_WIDTH            1u</span></div><div class="line"><a name="l12153"></a><span class="lineno">12153</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_PENDSVACT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_PENDSVACT_SHIFT))&amp;S32_SCB_SHCSR_PENDSVACT_MASK)</span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_MASK            0x800u</span></div><div class="line"><a name="l12155"></a><span class="lineno">12155</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_SHIFT           11u</span></div><div class="line"><a name="l12156"></a><span class="lineno">12156</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT_WIDTH           1u</span></div><div class="line"><a name="l12157"></a><span class="lineno">12157</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SYSTICKACT(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SYSTICKACT_SHIFT))&amp;S32_SCB_SHCSR_SYSTICKACT_MASK)</span></div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_MASK        0x1000u</span></div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_SHIFT       12u</span></div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED_WIDTH       1u</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTPENDED_MASK)</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_MASK        0x2000u</span></div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT       13u</span></div><div class="line"><a name="l12164"></a><span class="lineno">12164</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED_WIDTH       1u</span></div><div class="line"><a name="l12165"></a><span class="lineno">12165</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTPENDED_MASK)</span></div><div class="line"><a name="l12166"></a><span class="lineno">12166</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_MASK        0x4000u</span></div><div class="line"><a name="l12167"></a><span class="lineno">12167</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT       14u</span></div><div class="line"><a name="l12168"></a><span class="lineno">12168</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED_WIDTH       1u</span></div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTPENDED(x)          (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTPENDED_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTPENDED_MASK)</span></div><div class="line"><a name="l12170"></a><span class="lineno">12170</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_MASK          0x8000u</span></div><div class="line"><a name="l12171"></a><span class="lineno">12171</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_SHIFT         15u</span></div><div class="line"><a name="l12172"></a><span class="lineno">12172</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED_WIDTH         1u</span></div><div class="line"><a name="l12173"></a><span class="lineno">12173</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_SVCALLPENDED(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_SVCALLPENDED_SHIFT))&amp;S32_SCB_SHCSR_SVCALLPENDED_MASK)</span></div><div class="line"><a name="l12174"></a><span class="lineno">12174</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_MASK           0x10000u</span></div><div class="line"><a name="l12175"></a><span class="lineno">12175</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_SHIFT          16u</span></div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA_WIDTH          1u</span></div><div class="line"><a name="l12177"></a><span class="lineno">12177</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_MEMFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_MEMFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_MEMFAULTENA_MASK)</span></div><div class="line"><a name="l12178"></a><span class="lineno">12178</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_MASK           0x20000u</span></div><div class="line"><a name="l12179"></a><span class="lineno">12179</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_SHIFT          17u</span></div><div class="line"><a name="l12180"></a><span class="lineno">12180</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA_WIDTH          1u</span></div><div class="line"><a name="l12181"></a><span class="lineno">12181</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_BUSFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_BUSFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_BUSFAULTENA_MASK)</span></div><div class="line"><a name="l12182"></a><span class="lineno">12182</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_MASK           0x40000u</span></div><div class="line"><a name="l12183"></a><span class="lineno">12183</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_SHIFT          18u</span></div><div class="line"><a name="l12184"></a><span class="lineno">12184</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA_WIDTH          1u</span></div><div class="line"><a name="l12185"></a><span class="lineno">12185</span>&#160;<span class="preprocessor">#define S32_SCB_SHCSR_USGFAULTENA(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_SHCSR_USGFAULTENA_SHIFT))&amp;S32_SCB_SHCSR_USGFAULTENA_MASK)</span></div><div class="line"><a name="l12186"></a><span class="lineno">12186</span>&#160;<span class="comment">/* CFSR Bit Fields */</span></div><div class="line"><a name="l12187"></a><span class="lineno">12187</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_MASK               0x1u</span></div><div class="line"><a name="l12188"></a><span class="lineno">12188</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_SHIFT              0u</span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL_WIDTH              1u</span></div><div class="line"><a name="l12190"></a><span class="lineno">12190</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IACCVIOL_SHIFT))&amp;S32_SCB_CFSR_IACCVIOL_MASK)</span></div><div class="line"><a name="l12191"></a><span class="lineno">12191</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_MASK               0x2u</span></div><div class="line"><a name="l12192"></a><span class="lineno">12192</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_SHIFT              1u</span></div><div class="line"><a name="l12193"></a><span class="lineno">12193</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL_WIDTH              1u</span></div><div class="line"><a name="l12194"></a><span class="lineno">12194</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DACCVIOL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DACCVIOL_SHIFT))&amp;S32_SCB_CFSR_DACCVIOL_MASK)</span></div><div class="line"><a name="l12195"></a><span class="lineno">12195</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_MASK              0x8u</span></div><div class="line"><a name="l12196"></a><span class="lineno">12196</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_SHIFT             3u</span></div><div class="line"><a name="l12197"></a><span class="lineno">12197</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR_WIDTH             1u</span></div><div class="line"><a name="l12198"></a><span class="lineno">12198</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MUNSTKERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MUNSTKERR_SHIFT))&amp;S32_SCB_CFSR_MUNSTKERR_MASK)</span></div><div class="line"><a name="l12199"></a><span class="lineno">12199</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_MASK                0x10u</span></div><div class="line"><a name="l12200"></a><span class="lineno">12200</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_SHIFT               4u</span></div><div class="line"><a name="l12201"></a><span class="lineno">12201</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR_WIDTH               1u</span></div><div class="line"><a name="l12202"></a><span class="lineno">12202</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MSTKERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MSTKERR_SHIFT))&amp;S32_SCB_CFSR_MSTKERR_MASK)</span></div><div class="line"><a name="l12203"></a><span class="lineno">12203</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_MASK                0x20u</span></div><div class="line"><a name="l12204"></a><span class="lineno">12204</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_SHIFT               5u</span></div><div class="line"><a name="l12205"></a><span class="lineno">12205</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR_WIDTH               1u</span></div><div class="line"><a name="l12206"></a><span class="lineno">12206</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MLSPERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MLSPERR_SHIFT))&amp;S32_SCB_CFSR_MLSPERR_MASK)</span></div><div class="line"><a name="l12207"></a><span class="lineno">12207</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_MASK              0x80u</span></div><div class="line"><a name="l12208"></a><span class="lineno">12208</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_SHIFT             7u</span></div><div class="line"><a name="l12209"></a><span class="lineno">12209</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID_WIDTH             1u</span></div><div class="line"><a name="l12210"></a><span class="lineno">12210</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_MMARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_MMARVALID_SHIFT))&amp;S32_SCB_CFSR_MMARVALID_MASK)</span></div><div class="line"><a name="l12211"></a><span class="lineno">12211</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_MASK                0x100u</span></div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_SHIFT               8u</span></div><div class="line"><a name="l12213"></a><span class="lineno">12213</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR_WIDTH               1u</span></div><div class="line"><a name="l12214"></a><span class="lineno">12214</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IBUSERR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IBUSERR_SHIFT))&amp;S32_SCB_CFSR_IBUSERR_MASK)</span></div><div class="line"><a name="l12215"></a><span class="lineno">12215</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_MASK              0x200u</span></div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_SHIFT             9u</span></div><div class="line"><a name="l12217"></a><span class="lineno">12217</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR_WIDTH             1u</span></div><div class="line"><a name="l12218"></a><span class="lineno">12218</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_PRECISERR(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_PRECISERR_SHIFT))&amp;S32_SCB_CFSR_PRECISERR_MASK)</span></div><div class="line"><a name="l12219"></a><span class="lineno">12219</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_MASK            0x400u</span></div><div class="line"><a name="l12220"></a><span class="lineno">12220</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_SHIFT           10u</span></div><div class="line"><a name="l12221"></a><span class="lineno">12221</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR_WIDTH           1u</span></div><div class="line"><a name="l12222"></a><span class="lineno">12222</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_IMPRECISERR(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_IMPRECISERR_SHIFT))&amp;S32_SCB_CFSR_IMPRECISERR_MASK)</span></div><div class="line"><a name="l12223"></a><span class="lineno">12223</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_MASK               0x800u</span></div><div class="line"><a name="l12224"></a><span class="lineno">12224</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_SHIFT              11u</span></div><div class="line"><a name="l12225"></a><span class="lineno">12225</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR_WIDTH              1u</span></div><div class="line"><a name="l12226"></a><span class="lineno">12226</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNSTKERR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNSTKERR_SHIFT))&amp;S32_SCB_CFSR_UNSTKERR_MASK)</span></div><div class="line"><a name="l12227"></a><span class="lineno">12227</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_MASK                 0x1000u</span></div><div class="line"><a name="l12228"></a><span class="lineno">12228</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_SHIFT                12u</span></div><div class="line"><a name="l12229"></a><span class="lineno">12229</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR_WIDTH                1u</span></div><div class="line"><a name="l12230"></a><span class="lineno">12230</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_STKERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_STKERR_SHIFT))&amp;S32_SCB_CFSR_STKERR_MASK)</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_MASK                 0x2000u</span></div><div class="line"><a name="l12232"></a><span class="lineno">12232</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_SHIFT                13u</span></div><div class="line"><a name="l12233"></a><span class="lineno">12233</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR_WIDTH                1u</span></div><div class="line"><a name="l12234"></a><span class="lineno">12234</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_LSPERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_LSPERR_SHIFT))&amp;S32_SCB_CFSR_LSPERR_MASK)</span></div><div class="line"><a name="l12235"></a><span class="lineno">12235</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_MASK              0x8000u</span></div><div class="line"><a name="l12236"></a><span class="lineno">12236</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_SHIFT             15u</span></div><div class="line"><a name="l12237"></a><span class="lineno">12237</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID_WIDTH             1u</span></div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_BFARVALID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_BFARVALID_SHIFT))&amp;S32_SCB_CFSR_BFARVALID_MASK)</span></div><div class="line"><a name="l12239"></a><span class="lineno">12239</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_MASK             0x10000u</span></div><div class="line"><a name="l12240"></a><span class="lineno">12240</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_SHIFT            16u</span></div><div class="line"><a name="l12241"></a><span class="lineno">12241</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR_WIDTH            1u</span></div><div class="line"><a name="l12242"></a><span class="lineno">12242</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNDEFINSTR(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNDEFINSTR_SHIFT))&amp;S32_SCB_CFSR_UNDEFINSTR_MASK)</span></div><div class="line"><a name="l12243"></a><span class="lineno">12243</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_MASK               0x20000u</span></div><div class="line"><a name="l12244"></a><span class="lineno">12244</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_SHIFT              17u</span></div><div class="line"><a name="l12245"></a><span class="lineno">12245</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE_WIDTH              1u</span></div><div class="line"><a name="l12246"></a><span class="lineno">12246</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVSTATE(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVSTATE_SHIFT))&amp;S32_SCB_CFSR_INVSTATE_MASK)</span></div><div class="line"><a name="l12247"></a><span class="lineno">12247</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_MASK                  0x40000u</span></div><div class="line"><a name="l12248"></a><span class="lineno">12248</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_SHIFT                 18u</span></div><div class="line"><a name="l12249"></a><span class="lineno">12249</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC_WIDTH                 1u</span></div><div class="line"><a name="l12250"></a><span class="lineno">12250</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_INVPC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_INVPC_SHIFT))&amp;S32_SCB_CFSR_INVPC_MASK)</span></div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_MASK                   0x80000u</span></div><div class="line"><a name="l12252"></a><span class="lineno">12252</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_SHIFT                  19u</span></div><div class="line"><a name="l12253"></a><span class="lineno">12253</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP_WIDTH                  1u</span></div><div class="line"><a name="l12254"></a><span class="lineno">12254</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_NOCP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_NOCP_SHIFT))&amp;S32_SCB_CFSR_NOCP_MASK)</span></div><div class="line"><a name="l12255"></a><span class="lineno">12255</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_MASK              0x1000000u</span></div><div class="line"><a name="l12256"></a><span class="lineno">12256</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_SHIFT             24u</span></div><div class="line"><a name="l12257"></a><span class="lineno">12257</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED_WIDTH             1u</span></div><div class="line"><a name="l12258"></a><span class="lineno">12258</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_UNALIGNED(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_UNALIGNED_SHIFT))&amp;S32_SCB_CFSR_UNALIGNED_MASK)</span></div><div class="line"><a name="l12259"></a><span class="lineno">12259</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_MASK              0x2000000u</span></div><div class="line"><a name="l12260"></a><span class="lineno">12260</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_SHIFT             25u</span></div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO_WIDTH             1u</span></div><div class="line"><a name="l12262"></a><span class="lineno">12262</span>&#160;<span class="preprocessor">#define S32_SCB_CFSR_DIVBYZERO(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CFSR_DIVBYZERO_SHIFT))&amp;S32_SCB_CFSR_DIVBYZERO_MASK)</span></div><div class="line"><a name="l12263"></a><span class="lineno">12263</span>&#160;<span class="comment">/* HFSR Bit Fields */</span></div><div class="line"><a name="l12264"></a><span class="lineno">12264</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_MASK                0x2u</span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_SHIFT               1u</span></div><div class="line"><a name="l12266"></a><span class="lineno">12266</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL_WIDTH               1u</span></div><div class="line"><a name="l12267"></a><span class="lineno">12267</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_VECTTBL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_VECTTBL_SHIFT))&amp;S32_SCB_HFSR_VECTTBL_MASK)</span></div><div class="line"><a name="l12268"></a><span class="lineno">12268</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_MASK                 0x40000000u</span></div><div class="line"><a name="l12269"></a><span class="lineno">12269</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_SHIFT                30u</span></div><div class="line"><a name="l12270"></a><span class="lineno">12270</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED_WIDTH                1u</span></div><div class="line"><a name="l12271"></a><span class="lineno">12271</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_FORCED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_FORCED_SHIFT))&amp;S32_SCB_HFSR_FORCED_MASK)</span></div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_MASK               0x80000000u</span></div><div class="line"><a name="l12273"></a><span class="lineno">12273</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_SHIFT              31u</span></div><div class="line"><a name="l12274"></a><span class="lineno">12274</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT_WIDTH              1u</span></div><div class="line"><a name="l12275"></a><span class="lineno">12275</span>&#160;<span class="preprocessor">#define S32_SCB_HFSR_DEBUGEVT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_HFSR_DEBUGEVT_SHIFT))&amp;S32_SCB_HFSR_DEBUGEVT_MASK)</span></div><div class="line"><a name="l12276"></a><span class="lineno">12276</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div><div class="line"><a name="l12277"></a><span class="lineno">12277</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_MASK                 0x1u</span></div><div class="line"><a name="l12278"></a><span class="lineno">12278</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_SHIFT                0u</span></div><div class="line"><a name="l12279"></a><span class="lineno">12279</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED_WIDTH                1u</span></div><div class="line"><a name="l12280"></a><span class="lineno">12280</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_HALTED(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_HALTED_SHIFT))&amp;S32_SCB_DFSR_HALTED_MASK)</span></div><div class="line"><a name="l12281"></a><span class="lineno">12281</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_MASK                   0x2u</span></div><div class="line"><a name="l12282"></a><span class="lineno">12282</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_SHIFT                  1u</span></div><div class="line"><a name="l12283"></a><span class="lineno">12283</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT_WIDTH                  1u</span></div><div class="line"><a name="l12284"></a><span class="lineno">12284</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_BKPT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_BKPT_SHIFT))&amp;S32_SCB_DFSR_BKPT_MASK)</span></div><div class="line"><a name="l12285"></a><span class="lineno">12285</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_MASK                0x4u</span></div><div class="line"><a name="l12286"></a><span class="lineno">12286</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_SHIFT               2u</span></div><div class="line"><a name="l12287"></a><span class="lineno">12287</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP_WIDTH               1u</span></div><div class="line"><a name="l12288"></a><span class="lineno">12288</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_DWTTRAP(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_DWTTRAP_SHIFT))&amp;S32_SCB_DFSR_DWTTRAP_MASK)</span></div><div class="line"><a name="l12289"></a><span class="lineno">12289</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_MASK                 0x8u</span></div><div class="line"><a name="l12290"></a><span class="lineno">12290</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_SHIFT                3u</span></div><div class="line"><a name="l12291"></a><span class="lineno">12291</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH_WIDTH                1u</span></div><div class="line"><a name="l12292"></a><span class="lineno">12292</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_VCATCH(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_VCATCH_SHIFT))&amp;S32_SCB_DFSR_VCATCH_MASK)</span></div><div class="line"><a name="l12293"></a><span class="lineno">12293</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_MASK               0x10u</span></div><div class="line"><a name="l12294"></a><span class="lineno">12294</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_SHIFT              4u</span></div><div class="line"><a name="l12295"></a><span class="lineno">12295</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL_WIDTH              1u</span></div><div class="line"><a name="l12296"></a><span class="lineno">12296</span>&#160;<span class="preprocessor">#define S32_SCB_DFSR_EXTERNAL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_DFSR_EXTERNAL_SHIFT))&amp;S32_SCB_DFSR_EXTERNAL_MASK)</span></div><div class="line"><a name="l12297"></a><span class="lineno">12297</span>&#160;<span class="comment">/* MMFAR Bit Fields */</span></div><div class="line"><a name="l12298"></a><span class="lineno">12298</span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l12299"></a><span class="lineno">12299</span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_SHIFT              0u</span></div><div class="line"><a name="l12300"></a><span class="lineno">12300</span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS_WIDTH              32u</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="preprocessor">#define S32_SCB_MMFAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_MMFAR_ADDRESS_SHIFT))&amp;S32_SCB_MMFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l12302"></a><span class="lineno">12302</span>&#160;<span class="comment">/* BFAR Bit Fields */</span></div><div class="line"><a name="l12303"></a><span class="lineno">12303</span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l12304"></a><span class="lineno">12304</span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_SHIFT               0u</span></div><div class="line"><a name="l12305"></a><span class="lineno">12305</span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS_WIDTH               32u</span></div><div class="line"><a name="l12306"></a><span class="lineno">12306</span>&#160;<span class="preprocessor">#define S32_SCB_BFAR_ADDRESS(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_BFAR_ADDRESS_SHIFT))&amp;S32_SCB_BFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l12307"></a><span class="lineno">12307</span>&#160;<span class="comment">/* AFSR Bit Fields */</span></div><div class="line"><a name="l12308"></a><span class="lineno">12308</span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l12309"></a><span class="lineno">12309</span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_SHIFT              0u</span></div><div class="line"><a name="l12310"></a><span class="lineno">12310</span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT_WIDTH              32u</span></div><div class="line"><a name="l12311"></a><span class="lineno">12311</span>&#160;<span class="preprocessor">#define S32_SCB_AFSR_AUXFAULT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_AFSR_AUXFAULT_SHIFT))&amp;S32_SCB_AFSR_AUXFAULT_MASK)</span></div><div class="line"><a name="l12312"></a><span class="lineno">12312</span>&#160;<span class="comment">/* CPACR Bit Fields */</span></div><div class="line"><a name="l12313"></a><span class="lineno">12313</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_MASK                  0x300000u</span></div><div class="line"><a name="l12314"></a><span class="lineno">12314</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_SHIFT                 20u</span></div><div class="line"><a name="l12315"></a><span class="lineno">12315</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10_WIDTH                 2u</span></div><div class="line"><a name="l12316"></a><span class="lineno">12316</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP10(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP10_SHIFT))&amp;S32_SCB_CPACR_CP10_MASK)</span></div><div class="line"><a name="l12317"></a><span class="lineno">12317</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_MASK                  0xC00000u</span></div><div class="line"><a name="l12318"></a><span class="lineno">12318</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_SHIFT                 22u</span></div><div class="line"><a name="l12319"></a><span class="lineno">12319</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11_WIDTH                 2u</span></div><div class="line"><a name="l12320"></a><span class="lineno">12320</span>&#160;<span class="preprocessor">#define S32_SCB_CPACR_CP11(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_CPACR_CP11_SHIFT))&amp;S32_SCB_CPACR_CP11_MASK)</span></div><div class="line"><a name="l12321"></a><span class="lineno">12321</span>&#160;<span class="comment">/* FPCCR Bit Fields */</span></div><div class="line"><a name="l12322"></a><span class="lineno">12322</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_MASK                0x1u</span></div><div class="line"><a name="l12323"></a><span class="lineno">12323</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_SHIFT               0u</span></div><div class="line"><a name="l12324"></a><span class="lineno">12324</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT_WIDTH               1u</span></div><div class="line"><a name="l12325"></a><span class="lineno">12325</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPACT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPACT_SHIFT))&amp;S32_SCB_FPCCR_LSPACT_MASK)</span></div><div class="line"><a name="l12326"></a><span class="lineno">12326</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_MASK                  0x2u</span></div><div class="line"><a name="l12327"></a><span class="lineno">12327</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_SHIFT                 1u</span></div><div class="line"><a name="l12328"></a><span class="lineno">12328</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER_WIDTH                 1u</span></div><div class="line"><a name="l12329"></a><span class="lineno">12329</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_USER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_USER_SHIFT))&amp;S32_SCB_FPCCR_USER_MASK)</span></div><div class="line"><a name="l12330"></a><span class="lineno">12330</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_MASK                0x8u</span></div><div class="line"><a name="l12331"></a><span class="lineno">12331</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_SHIFT               3u</span></div><div class="line"><a name="l12332"></a><span class="lineno">12332</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD_WIDTH               1u</span></div><div class="line"><a name="l12333"></a><span class="lineno">12333</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_THREAD(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_THREAD_SHIFT))&amp;S32_SCB_FPCCR_THREAD_MASK)</span></div><div class="line"><a name="l12334"></a><span class="lineno">12334</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_MASK                 0x10u</span></div><div class="line"><a name="l12335"></a><span class="lineno">12335</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_SHIFT                4u</span></div><div class="line"><a name="l12336"></a><span class="lineno">12336</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY_WIDTH                1u</span></div><div class="line"><a name="l12337"></a><span class="lineno">12337</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_HFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_HFRDY_SHIFT))&amp;S32_SCB_FPCCR_HFRDY_MASK)</span></div><div class="line"><a name="l12338"></a><span class="lineno">12338</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_MASK                 0x20u</span></div><div class="line"><a name="l12339"></a><span class="lineno">12339</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_SHIFT                5u</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY_WIDTH                1u</span></div><div class="line"><a name="l12341"></a><span class="lineno">12341</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MMRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MMRDY_SHIFT))&amp;S32_SCB_FPCCR_MMRDY_MASK)</span></div><div class="line"><a name="l12342"></a><span class="lineno">12342</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_MASK                 0x40u</span></div><div class="line"><a name="l12343"></a><span class="lineno">12343</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_SHIFT                6u</span></div><div class="line"><a name="l12344"></a><span class="lineno">12344</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY_WIDTH                1u</span></div><div class="line"><a name="l12345"></a><span class="lineno">12345</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_BFRDY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_BFRDY_SHIFT))&amp;S32_SCB_FPCCR_BFRDY_MASK)</span></div><div class="line"><a name="l12346"></a><span class="lineno">12346</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_MASK                0x100u</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_SHIFT               8u</span></div><div class="line"><a name="l12348"></a><span class="lineno">12348</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY_WIDTH               1u</span></div><div class="line"><a name="l12349"></a><span class="lineno">12349</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_MONRDY(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_MONRDY_SHIFT))&amp;S32_SCB_FPCCR_MONRDY_MASK)</span></div><div class="line"><a name="l12350"></a><span class="lineno">12350</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_MASK                 0x40000000u</span></div><div class="line"><a name="l12351"></a><span class="lineno">12351</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_SHIFT                30u</span></div><div class="line"><a name="l12352"></a><span class="lineno">12352</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN_WIDTH                1u</span></div><div class="line"><a name="l12353"></a><span class="lineno">12353</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_LSPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_LSPEN_SHIFT))&amp;S32_SCB_FPCCR_LSPEN_MASK)</span></div><div class="line"><a name="l12354"></a><span class="lineno">12354</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_MASK                 0x80000000u</span></div><div class="line"><a name="l12355"></a><span class="lineno">12355</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_SHIFT                31u</span></div><div class="line"><a name="l12356"></a><span class="lineno">12356</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN_WIDTH                1u</span></div><div class="line"><a name="l12357"></a><span class="lineno">12357</span>&#160;<span class="preprocessor">#define S32_SCB_FPCCR_ASPEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCCR_ASPEN_SHIFT))&amp;S32_SCB_FPCCR_ASPEN_MASK)</span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="comment">/* FPCAR Bit Fields */</span></div><div class="line"><a name="l12359"></a><span class="lineno">12359</span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_MASK               0xFFFFFFF8u</span></div><div class="line"><a name="l12360"></a><span class="lineno">12360</span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_SHIFT              3u</span></div><div class="line"><a name="l12361"></a><span class="lineno">12361</span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS_WIDTH              29u</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="preprocessor">#define S32_SCB_FPCAR_ADDRESS(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPCAR_ADDRESS_SHIFT))&amp;S32_SCB_FPCAR_ADDRESS_MASK)</span></div><div class="line"><a name="l12363"></a><span class="lineno">12363</span>&#160;<span class="comment">/* FPDSCR Bit Fields */</span></div><div class="line"><a name="l12364"></a><span class="lineno">12364</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_MASK                0xC00000u</span></div><div class="line"><a name="l12365"></a><span class="lineno">12365</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_SHIFT               22u</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode_WIDTH               2u</span></div><div class="line"><a name="l12367"></a><span class="lineno">12367</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_RMode(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_RMode_SHIFT))&amp;S32_SCB_FPDSCR_RMode_MASK)</span></div><div class="line"><a name="l12368"></a><span class="lineno">12368</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_MASK                   0x1000000u</span></div><div class="line"><a name="l12369"></a><span class="lineno">12369</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_SHIFT                  24u</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ_WIDTH                  1u</span></div><div class="line"><a name="l12371"></a><span class="lineno">12371</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_FZ(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_FZ_SHIFT))&amp;S32_SCB_FPDSCR_FZ_MASK)</span></div><div class="line"><a name="l12372"></a><span class="lineno">12372</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_MASK                   0x2000000u</span></div><div class="line"><a name="l12373"></a><span class="lineno">12373</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_SHIFT                  25u</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN_WIDTH                  1u</span></div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_DN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_DN_SHIFT))&amp;S32_SCB_FPDSCR_DN_MASK)</span></div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_MASK                  0x4000000u</span></div><div class="line"><a name="l12377"></a><span class="lineno">12377</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_SHIFT                 26u</span></div><div class="line"><a name="l12378"></a><span class="lineno">12378</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP_WIDTH                 1u</span></div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;<span class="preprocessor">#define S32_SCB_FPDSCR_AHP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SCB_FPDSCR_AHP_SHIFT))&amp;S32_SCB_FPDSCR_AHP_MASK)</span></div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160; <span class="comment">/* end of group S32_SCB_Register_Masks */</span></div><div class="line"><a name="l12384"></a><span class="lineno">12384</span>&#160;</div><div class="line"><a name="l12385"></a><span class="lineno">12385</span>&#160; <span class="comment">/* end of group S32_SCB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12389"></a><span class="lineno">12389</span>&#160;</div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;</div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12392"></a><span class="lineno">12392</span>&#160;<span class="comment">   -- S32_SysTick Peripheral Access Layer</span></div><div class="line"><a name="l12393"></a><span class="lineno">12393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12394"></a><span class="lineno">12394</span>&#160;</div><div class="line"><a name="l12404"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html">12404</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a8bc87c70c91d6c5cf70b01f6bd3a24ea">12405</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a8bc87c70c91d6c5cf70b01f6bd3a24ea">CSR</a>;                               </div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#ab3ea8c3c7703d1c290bd5ed55a933d62">12406</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#ab3ea8c3c7703d1c290bd5ed55a933d62">RVR</a>;                               </div><div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#afba6aba356e5b31a7ca52e5cdf8a3f2a">12407</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s32___sys_tick___type.html#afba6aba356e5b31a7ca52e5cdf8a3f2a">CVR</a>;                               </div><div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="struct_s32___sys_tick___type.html#a0ae28a15cc1d9ec600ffb35fb745f598">12408</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s32___sys_tick___type.html#a0ae28a15cc1d9ec600ffb35fb745f598">CALIB</a>;                             </div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160;} <a class="code" href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a>, *<a class="code" href="struct_s32___sys_tick___type.html">S32_SysTick_MemMapPtr</a>;</div><div class="line"><a name="l12410"></a><span class="lineno">12410</span>&#160;</div><div class="line"><a name="l12412"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gad6015d485a2492d3d147cfb1cd13fe58">12412</a></span>&#160;<span class="preprocessor">#define S32_SysTick_INSTANCE_COUNT               (1u)</span></div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;</div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160;</div><div class="line"><a name="l12415"></a><span class="lineno">12415</span>&#160;<span class="comment">/* S32_SysTick - Peripheral instance base addresses */</span></div><div class="line"><a name="l12417"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gadaab1f1ce13d6d7ec8488afbeb5c4a79">12417</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE                         (0xE000E010u)</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;</div><div class="line"><a name="l12419"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga82742a6f71c1181502db6fe45e8247e0">12419</a></span>&#160;<span class="preprocessor">#define S32_SysTick                              ((S32_SysTick_Type *)S32_SysTick_BASE)</span></div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;</div><div class="line"><a name="l12421"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga80a6ce3d671b1c24808fb148a69a6124">12421</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_ADDRS                   { S32_SysTick_BASE }</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;</div><div class="line"><a name="l12423"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#ga1f41a7d7487b27cfa88ccafe7c6b7d0a">12423</a></span>&#160;<span class="preprocessor">#define S32_SysTick_BASE_PTRS                    { S32_SysTick }</span></div><div class="line"><a name="l12424"></a><span class="lineno">12424</span>&#160;</div><div class="line"><a name="l12425"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gab6bc7dee4e3bc9a1f1852b23bea2bdf0">12425</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_ARR_COUNT               (1u)</span></div><div class="line"><a name="l12426"></a><span class="lineno">12426</span>&#160;</div><div class="line"><a name="l12427"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gae793d714cc10855f76b2f7a3ac7ff11d">12427</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS_CH_COUNT                (1u)</span></div><div class="line"><a name="l12428"></a><span class="lineno">12428</span>&#160;</div><div class="line"><a name="l12429"></a><span class="lineno"><a class="line" href="group___s32___sys_tick___peripheral___access___layer.html#gaac15d5681c4fbb6be615dedd069fb94b">12429</a></span>&#160;<span class="preprocessor">#define S32_SysTick_IRQS                         { SysTick_IRQn }</span></div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;</div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;<span class="comment">   -- S32_SysTick Register Masks</span></div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;</div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_MASK              0x1u</span></div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_SHIFT             0u</span></div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE_WIDTH             1u</span></div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_ENABLE(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_ENABLE_SHIFT))&amp;S32_SysTick_CSR_ENABLE_MASK)</span></div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_MASK             0x2u</span></div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_SHIFT            1u</span></div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT_WIDTH            1u</span></div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_TICKINT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_TICKINT_SHIFT))&amp;S32_SysTick_CSR_TICKINT_MASK)</span></div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_MASK           0x4u</span></div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_SHIFT          2u</span></div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE_WIDTH          1u</span></div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_CLKSOURCE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_CLKSOURCE_SHIFT))&amp;S32_SysTick_CSR_CLKSOURCE_MASK)</span></div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_MASK           0x10000u</span></div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_SHIFT          16u</span></div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG_WIDTH          1u</span></div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;<span class="preprocessor">#define S32_SysTick_CSR_COUNTFLAG(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CSR_COUNTFLAG_SHIFT))&amp;S32_SysTick_CSR_COUNTFLAG_MASK)</span></div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_MASK              0xFFFFFFu</span></div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_SHIFT             0u</span></div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD_WIDTH             24u</span></div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;<span class="preprocessor">#define S32_SysTick_RVR_RELOAD(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_RVR_RELOAD_SHIFT))&amp;S32_SysTick_RVR_RELOAD_MASK)</span></div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_MASK             0xFFFFFFu</span></div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_SHIFT            0u</span></div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT_WIDTH            24u</span></div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;<span class="preprocessor">#define S32_SysTick_CVR_CURRENT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CVR_CURRENT_SHIFT))&amp;S32_SysTick_CVR_CURRENT_MASK)</span></div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_MASK             0xFFFFFFu</span></div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_SHIFT            0u</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS_WIDTH            24u</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_TENMS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_TENMS_SHIFT))&amp;S32_SysTick_CALIB_TENMS_MASK)</span></div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_MASK              0x40000000u</span></div><div class="line"><a name="l12473"></a><span class="lineno">12473</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_SHIFT             30u</span></div><div class="line"><a name="l12474"></a><span class="lineno">12474</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW_WIDTH             1u</span></div><div class="line"><a name="l12475"></a><span class="lineno">12475</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_SKEW(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_SKEW_SHIFT))&amp;S32_SysTick_CALIB_SKEW_MASK)</span></div><div class="line"><a name="l12476"></a><span class="lineno">12476</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_MASK             0x80000000u</span></div><div class="line"><a name="l12477"></a><span class="lineno">12477</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_SHIFT            31u</span></div><div class="line"><a name="l12478"></a><span class="lineno">12478</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF_WIDTH            1u</span></div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;<span class="preprocessor">#define S32_SysTick_CALIB_NOREF(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;S32_SysTick_CALIB_NOREF_SHIFT))&amp;S32_SysTick_CALIB_NOREF_MASK)</span></div><div class="line"><a name="l12480"></a><span class="lineno">12480</span>&#160; <span class="comment">/* end of group S32_SysTick_Register_Masks */</span></div><div class="line"><a name="l12484"></a><span class="lineno">12484</span>&#160;</div><div class="line"><a name="l12485"></a><span class="lineno">12485</span>&#160; <span class="comment">/* end of group S32_SysTick_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12489"></a><span class="lineno">12489</span>&#160;</div><div class="line"><a name="l12490"></a><span class="lineno">12490</span>&#160;</div><div class="line"><a name="l12491"></a><span class="lineno">12491</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12492"></a><span class="lineno">12492</span>&#160;<span class="comment">   -- SAI Peripheral Access Layer</span></div><div class="line"><a name="l12493"></a><span class="lineno">12493</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12494"></a><span class="lineno">12494</span>&#160;</div><div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">12502</a></span>&#160;<span class="preprocessor">#define SAI_TDR_COUNT                            4u</span></div><div class="line"><a name="l12503"></a><span class="lineno">12503</span>&#160;<span class="preprocessor">#define SAI_TFR_COUNT                            4u</span></div><div class="line"><a name="l12504"></a><span class="lineno">12504</span>&#160;<span class="preprocessor">#define SAI_RDR_COUNT                            4u</span></div><div class="line"><a name="l12505"></a><span class="lineno">12505</span>&#160;<span class="preprocessor">#define SAI_RFR_COUNT                            4u</span></div><div class="line"><a name="l12506"></a><span class="lineno">12506</span>&#160;</div><div class="line"><a name="l12508"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html">12508</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l12509"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a1827a7193d41af118c973e82f1129c4d">12509</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_a_i___type.html#a1827a7193d41af118c973e82f1129c4d">VERID</a>;                             </div><div class="line"><a name="l12510"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ac26e8e91959ed2f2a0f291df2543c5aa">12510</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_a_i___type.html#ac26e8e91959ed2f2a0f291df2543c5aa">PARAM</a>;                             </div><div class="line"><a name="l12511"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#aa6a7d7fc91c1ab837a5e5fa20924bbba">12511</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#aa6a7d7fc91c1ab837a5e5fa20924bbba">TCSR</a>;                              </div><div class="line"><a name="l12512"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a187c24d19ceb69f5a98019a9206dcb2a">12512</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a187c24d19ceb69f5a98019a9206dcb2a">TCR1</a>;                              </div><div class="line"><a name="l12513"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a512ac4efb841ae156d366ea27f2b049f">12513</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a512ac4efb841ae156d366ea27f2b049f">TCR2</a>;                              </div><div class="line"><a name="l12514"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a862948d6bd2c2aa479fe2a7049146a11">12514</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a862948d6bd2c2aa479fe2a7049146a11">TCR3</a>;                              </div><div class="line"><a name="l12515"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a552678a441fe7389b3b945a463fdb933">12515</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a552678a441fe7389b3b945a463fdb933">TCR4</a>;                              </div><div class="line"><a name="l12516"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ab74b3e4089868a39e879b86da7111a14">12516</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#ab74b3e4089868a39e879b86da7111a14">TCR5</a>;                              </div><div class="line"><a name="l12517"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a6b61fb9f4427d2c9507cfdd14918ed8e">12517</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t TDR[<a class="code" href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a>];                </div><div class="line"><a name="l12518"></a><span class="lineno">12518</span>&#160;       uint8_t RESERVED_0[16];</div><div class="line"><a name="l12519"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#ad04cf7531bf74ebd8f7feadee5bb5e5a">12519</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TFR[SAI_TFR_COUNT];                </div><div class="line"><a name="l12520"></a><span class="lineno">12520</span>&#160;       uint8_t RESERVED_1[16];</div><div class="line"><a name="l12521"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a443019635adb0786934f1cd18ad8142f">12521</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a443019635adb0786934f1cd18ad8142f">TMR</a>;                               </div><div class="line"><a name="l12522"></a><span class="lineno">12522</span>&#160;       uint8_t RESERVED_2[36];</div><div class="line"><a name="l12523"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#aefe997baedd7f504037595425a19a12c">12523</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#aefe997baedd7f504037595425a19a12c">RCSR</a>;                              </div><div class="line"><a name="l12524"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a59c825ed2a03bea6b455eac94b667de8">12524</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a59c825ed2a03bea6b455eac94b667de8">RCR1</a>;                              </div><div class="line"><a name="l12525"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a012f59fa6a2dafcaa099ac564579cd63">12525</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a012f59fa6a2dafcaa099ac564579cd63">RCR2</a>;                              </div><div class="line"><a name="l12526"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a1b819af400bc66d92184c44898e3efe2">12526</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a1b819af400bc66d92184c44898e3efe2">RCR3</a>;                              </div><div class="line"><a name="l12527"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a1f9f12044156f810b5a3923ea47229c6">12527</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a1f9f12044156f810b5a3923ea47229c6">RCR4</a>;                              </div><div class="line"><a name="l12528"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a39a24f5c6736f71012a3e43ff1d2b09a">12528</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a39a24f5c6736f71012a3e43ff1d2b09a">RCR5</a>;                              </div><div class="line"><a name="l12529"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a27b59a901c069f5148b9a1853f3cbf35">12529</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RDR[SAI_RDR_COUNT];                </div><div class="line"><a name="l12530"></a><span class="lineno">12530</span>&#160;       uint8_t RESERVED_3[16];</div><div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#aa5908fcf5562431d7d76dc533108301b">12531</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RFR[SAI_RFR_COUNT];                </div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;       uint8_t RESERVED_4[16];</div><div class="line"><a name="l12533"></a><span class="lineno"><a class="line" href="struct_s_a_i___type.html#a64da06cecfc5569155336381420aa0b0">12533</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_a_i___type.html#a64da06cecfc5569155336381420aa0b0">RMR</a>;                               </div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;} <a class="code" href="struct_s_a_i___type.html">SAI_Type</a>, *<a class="code" href="struct_s_a_i___type.html">SAI_MemMapPtr</a>;</div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;</div><div class="line"><a name="l12537"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gaa9d15802c23b172e4fb1aff1db438195">12537</a></span>&#160;<span class="preprocessor">#define SAI_INSTANCE_COUNT                       (2u)</span></div><div class="line"><a name="l12538"></a><span class="lineno">12538</span>&#160;</div><div class="line"><a name="l12539"></a><span class="lineno">12539</span>&#160;</div><div class="line"><a name="l12540"></a><span class="lineno">12540</span>&#160;<span class="comment">/* SAI - Peripheral instance base addresses */</span></div><div class="line"><a name="l12542"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga1b8cded57cd80abbebc001daeaeb56a3">12542</a></span>&#160;<span class="preprocessor">#define SAI0_BASE                                (0x40054000u)</span></div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;</div><div class="line"><a name="l12544"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gafbd67abb882f6e02e0eef8c965a93860">12544</a></span>&#160;<span class="preprocessor">#define SAI0                                     ((SAI_Type *)SAI0_BASE)</span></div><div class="line"><a name="l12545"></a><span class="lineno">12545</span>&#160;</div><div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga24c1053b754946b512f9c31123e09d21">12546</a></span>&#160;<span class="preprocessor">#define SAI1_BASE                                (0x40055000u)</span></div><div class="line"><a name="l12547"></a><span class="lineno">12547</span>&#160;</div><div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#gaa878b214698fcf74a3268d07562abbb2">12548</a></span>&#160;<span class="preprocessor">#define SAI1                                     ((SAI_Type *)SAI1_BASE)</span></div><div class="line"><a name="l12549"></a><span class="lineno">12549</span>&#160;</div><div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga2286afee5ba4bb4476574d345f2c9bdf">12550</a></span>&#160;<span class="preprocessor">#define SAI_BASE_ADDRS                           { SAI0_BASE, SAI1_BASE }</span></div><div class="line"><a name="l12551"></a><span class="lineno">12551</span>&#160;</div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga053c7fa2b1f2852e53f616d4cbb881d1">12552</a></span>&#160;<span class="preprocessor">#define SAI_BASE_PTRS                            { SAI0, SAI1 }</span></div><div class="line"><a name="l12553"></a><span class="lineno">12553</span>&#160;</div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga65d56890c234df91392cdcafb2f7206e">12554</a></span>&#160;<span class="preprocessor">#define SAI_IRQS_ARR_COUNT                       (2u)</span></div><div class="line"><a name="l12555"></a><span class="lineno">12555</span>&#160;</div><div class="line"><a name="l12556"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga28f99547627b1218cbdbb188bb41d8e9">12556</a></span>&#160;<span class="preprocessor">#define SAI_RX_IRQS_CH_COUNT                     (1u)</span></div><div class="line"><a name="l12557"></a><span class="lineno">12557</span>&#160;</div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga78324027a848926bac133340d3ef9d92">12558</a></span>&#160;<span class="preprocessor">#define SAI_TX_IRQS_CH_COUNT                     (1u)</span></div><div class="line"><a name="l12559"></a><span class="lineno">12559</span>&#160;</div><div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___s_a_i___peripheral___access___layer.html#ga0439f9ae3594a9c42098b86876178c4c">12560</a></span>&#160;<span class="preprocessor">#define SAI_RX_IRQS                              { SAI0_Rx_IRQn, SAI1_Rx_IRQn }</span></div><div class="line"><a name="l12561"></a><span class="lineno">12561</span>&#160;<span class="preprocessor">#define SAI_TX_IRQS                              { SAI0_Tx_IRQn, SAI1_Tx_IRQn }</span></div><div class="line"><a name="l12562"></a><span class="lineno">12562</span>&#160;</div><div class="line"><a name="l12563"></a><span class="lineno">12563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12564"></a><span class="lineno">12564</span>&#160;<span class="comment">   -- SAI Register Masks</span></div><div class="line"><a name="l12565"></a><span class="lineno">12565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12566"></a><span class="lineno">12566</span>&#160;</div><div class="line"><a name="l12572"></a><span class="lineno">12572</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_MASK                   0xFFFFu</span></div><div class="line"><a name="l12574"></a><span class="lineno">12574</span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_SHIFT                  0u</span></div><div class="line"><a name="l12575"></a><span class="lineno">12575</span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE_WIDTH                  16u</span></div><div class="line"><a name="l12576"></a><span class="lineno">12576</span>&#160;<span class="preprocessor">#define SAI_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_FEATURE_SHIFT))&amp;SAI_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_MASK                     0xFF0000u</span></div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_SHIFT                    16u</span></div><div class="line"><a name="l12579"></a><span class="lineno">12579</span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR_WIDTH                    8u</span></div><div class="line"><a name="l12580"></a><span class="lineno">12580</span>&#160;<span class="preprocessor">#define SAI_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_MINOR_SHIFT))&amp;SAI_VERID_MINOR_MASK)</span></div><div class="line"><a name="l12581"></a><span class="lineno">12581</span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_MASK                     0xFF000000u</span></div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_SHIFT                    24u</span></div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR_WIDTH                    8u</span></div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="preprocessor">#define SAI_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_VERID_MAJOR_SHIFT))&amp;SAI_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_MASK                  0xFu</span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_SHIFT                 0u</span></div><div class="line"><a name="l12588"></a><span class="lineno">12588</span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE_WIDTH                 4u</span></div><div class="line"><a name="l12589"></a><span class="lineno">12589</span>&#160;<span class="preprocessor">#define SAI_PARAM_DATALINE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_DATALINE_SHIFT))&amp;SAI_PARAM_DATALINE_MASK)</span></div><div class="line"><a name="l12590"></a><span class="lineno">12590</span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_MASK                      0xF00u</span></div><div class="line"><a name="l12591"></a><span class="lineno">12591</span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_SHIFT                     8u</span></div><div class="line"><a name="l12592"></a><span class="lineno">12592</span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO_WIDTH                     4u</span></div><div class="line"><a name="l12593"></a><span class="lineno">12593</span>&#160;<span class="preprocessor">#define SAI_PARAM_FIFO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_FIFO_SHIFT))&amp;SAI_PARAM_FIFO_MASK)</span></div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_MASK                     0xF0000u</span></div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_SHIFT                    16u</span></div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME_WIDTH                    4u</span></div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;<span class="preprocessor">#define SAI_PARAM_FRAME(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_PARAM_FRAME_SHIFT))&amp;SAI_PARAM_FRAME_MASK)</span></div><div class="line"><a name="l12598"></a><span class="lineno">12598</span>&#160;<span class="comment">/* TCSR Bit Fields */</span></div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_SHIFT                      0u</span></div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE_WIDTH                      1u</span></div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRDE_SHIFT))&amp;SAI_TCSR_FRDE_MASK)</span></div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_SHIFT                      1u</span></div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE_WIDTH                      1u</span></div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWDE_SHIFT))&amp;SAI_TCSR_FWDE_MASK)</span></div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l12608"></a><span class="lineno">12608</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_SHIFT                      8u</span></div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE_WIDTH                      1u</span></div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRIE_SHIFT))&amp;SAI_TCSR_FRIE_MASK)</span></div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_SHIFT                      9u</span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE_WIDTH                      1u</span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWIE_SHIFT))&amp;SAI_TCSR_FWIE_MASK)</span></div><div class="line"><a name="l12615"></a><span class="lineno">12615</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l12616"></a><span class="lineno">12616</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_SHIFT                      10u</span></div><div class="line"><a name="l12617"></a><span class="lineno">12617</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE_WIDTH                      1u</span></div><div class="line"><a name="l12618"></a><span class="lineno">12618</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FEIE_SHIFT))&amp;SAI_TCSR_FEIE_MASK)</span></div><div class="line"><a name="l12619"></a><span class="lineno">12619</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l12620"></a><span class="lineno">12620</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_SHIFT                      11u</span></div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE_WIDTH                      1u</span></div><div class="line"><a name="l12622"></a><span class="lineno">12622</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SEIE_SHIFT))&amp;SAI_TCSR_SEIE_MASK)</span></div><div class="line"><a name="l12623"></a><span class="lineno">12623</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l12624"></a><span class="lineno">12624</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_SHIFT                      12u</span></div><div class="line"><a name="l12625"></a><span class="lineno">12625</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE_WIDTH                      1u</span></div><div class="line"><a name="l12626"></a><span class="lineno">12626</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_WSIE_SHIFT))&amp;SAI_TCSR_WSIE_MASK)</span></div><div class="line"><a name="l12627"></a><span class="lineno">12627</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l12628"></a><span class="lineno">12628</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_SHIFT                       16u</span></div><div class="line"><a name="l12629"></a><span class="lineno">12629</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF_WIDTH                       1u</span></div><div class="line"><a name="l12630"></a><span class="lineno">12630</span>&#160;<span class="preprocessor">#define SAI_TCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FRF_SHIFT))&amp;SAI_TCSR_FRF_MASK)</span></div><div class="line"><a name="l12631"></a><span class="lineno">12631</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l12632"></a><span class="lineno">12632</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_SHIFT                       17u</span></div><div class="line"><a name="l12633"></a><span class="lineno">12633</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF_WIDTH                       1u</span></div><div class="line"><a name="l12634"></a><span class="lineno">12634</span>&#160;<span class="preprocessor">#define SAI_TCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FWF_SHIFT))&amp;SAI_TCSR_FWF_MASK)</span></div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l12636"></a><span class="lineno">12636</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_SHIFT                       18u</span></div><div class="line"><a name="l12637"></a><span class="lineno">12637</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF_WIDTH                       1u</span></div><div class="line"><a name="l12638"></a><span class="lineno">12638</span>&#160;<span class="preprocessor">#define SAI_TCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FEF_SHIFT))&amp;SAI_TCSR_FEF_MASK)</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_SHIFT                       19u</span></div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF_WIDTH                       1u</span></div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;<span class="preprocessor">#define SAI_TCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SEF_SHIFT))&amp;SAI_TCSR_SEF_MASK)</span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_SHIFT                       20u</span></div><div class="line"><a name="l12645"></a><span class="lineno">12645</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF_WIDTH                       1u</span></div><div class="line"><a name="l12646"></a><span class="lineno">12646</span>&#160;<span class="preprocessor">#define SAI_TCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_WSF_SHIFT))&amp;SAI_TCSR_WSF_MASK)</span></div><div class="line"><a name="l12647"></a><span class="lineno">12647</span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l12648"></a><span class="lineno">12648</span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_SHIFT                        24u</span></div><div class="line"><a name="l12649"></a><span class="lineno">12649</span>&#160;<span class="preprocessor">#define SAI_TCSR_SR_WIDTH                        1u</span></div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="preprocessor">#define SAI_TCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_SR_SHIFT))&amp;SAI_TCSR_SR_MASK)</span></div><div class="line"><a name="l12651"></a><span class="lineno">12651</span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l12652"></a><span class="lineno">12652</span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_SHIFT                        25u</span></div><div class="line"><a name="l12653"></a><span class="lineno">12653</span>&#160;<span class="preprocessor">#define SAI_TCSR_FR_WIDTH                        1u</span></div><div class="line"><a name="l12654"></a><span class="lineno">12654</span>&#160;<span class="preprocessor">#define SAI_TCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_FR_SHIFT))&amp;SAI_TCSR_FR_MASK)</span></div><div class="line"><a name="l12655"></a><span class="lineno">12655</span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l12656"></a><span class="lineno">12656</span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_SHIFT                       28u</span></div><div class="line"><a name="l12657"></a><span class="lineno">12657</span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE_WIDTH                       1u</span></div><div class="line"><a name="l12658"></a><span class="lineno">12658</span>&#160;<span class="preprocessor">#define SAI_TCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_BCE_SHIFT))&amp;SAI_TCSR_BCE_MASK)</span></div><div class="line"><a name="l12659"></a><span class="lineno">12659</span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l12660"></a><span class="lineno">12660</span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_SHIFT                      29u</span></div><div class="line"><a name="l12661"></a><span class="lineno">12661</span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE_WIDTH                      1u</span></div><div class="line"><a name="l12662"></a><span class="lineno">12662</span>&#160;<span class="preprocessor">#define SAI_TCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_DBGE_SHIFT))&amp;SAI_TCSR_DBGE_MASK)</span></div><div class="line"><a name="l12663"></a><span class="lineno">12663</span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_MASK                         0x80000000u</span></div><div class="line"><a name="l12664"></a><span class="lineno">12664</span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_SHIFT                        31u</span></div><div class="line"><a name="l12665"></a><span class="lineno">12665</span>&#160;<span class="preprocessor">#define SAI_TCSR_TE_WIDTH                        1u</span></div><div class="line"><a name="l12666"></a><span class="lineno">12666</span>&#160;<span class="preprocessor">#define SAI_TCSR_TE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCSR_TE_SHIFT))&amp;SAI_TCSR_TE_MASK)</span></div><div class="line"><a name="l12667"></a><span class="lineno">12667</span>&#160;<span class="comment">/* TCR1 Bit Fields */</span></div><div class="line"><a name="l12668"></a><span class="lineno">12668</span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_MASK                        0x7u</span></div><div class="line"><a name="l12669"></a><span class="lineno">12669</span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_SHIFT                       0u</span></div><div class="line"><a name="l12670"></a><span class="lineno">12670</span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW_WIDTH                       3u</span></div><div class="line"><a name="l12671"></a><span class="lineno">12671</span>&#160;<span class="preprocessor">#define SAI_TCR1_TFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR1_TFW_SHIFT))&amp;SAI_TCR1_TFW_MASK)</span></div><div class="line"><a name="l12672"></a><span class="lineno">12672</span>&#160;<span class="comment">/* TCR2 Bit Fields */</span></div><div class="line"><a name="l12673"></a><span class="lineno">12673</span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l12674"></a><span class="lineno">12674</span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_SHIFT                       0u</span></div><div class="line"><a name="l12675"></a><span class="lineno">12675</span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV_WIDTH                       8u</span></div><div class="line"><a name="l12676"></a><span class="lineno">12676</span>&#160;<span class="preprocessor">#define SAI_TCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_DIV_SHIFT))&amp;SAI_TCR2_DIV_MASK)</span></div><div class="line"><a name="l12677"></a><span class="lineno">12677</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l12678"></a><span class="lineno">12678</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_SHIFT                       24u</span></div><div class="line"><a name="l12679"></a><span class="lineno">12679</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD_WIDTH                       1u</span></div><div class="line"><a name="l12680"></a><span class="lineno">12680</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCD_SHIFT))&amp;SAI_TCR2_BCD_MASK)</span></div><div class="line"><a name="l12681"></a><span class="lineno">12681</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l12682"></a><span class="lineno">12682</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_SHIFT                       25u</span></div><div class="line"><a name="l12683"></a><span class="lineno">12683</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP_WIDTH                       1u</span></div><div class="line"><a name="l12684"></a><span class="lineno">12684</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCP_SHIFT))&amp;SAI_TCR2_BCP_MASK)</span></div><div class="line"><a name="l12685"></a><span class="lineno">12685</span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_SHIFT                      26u</span></div><div class="line"><a name="l12687"></a><span class="lineno">12687</span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL_WIDTH                      2u</span></div><div class="line"><a name="l12688"></a><span class="lineno">12688</span>&#160;<span class="preprocessor">#define SAI_TCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_MSEL_SHIFT))&amp;SAI_TCR2_MSEL_MASK)</span></div><div class="line"><a name="l12689"></a><span class="lineno">12689</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l12690"></a><span class="lineno">12690</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_SHIFT                       28u</span></div><div class="line"><a name="l12691"></a><span class="lineno">12691</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI_WIDTH                       1u</span></div><div class="line"><a name="l12692"></a><span class="lineno">12692</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCI_SHIFT))&amp;SAI_TCR2_BCI_MASK)</span></div><div class="line"><a name="l12693"></a><span class="lineno">12693</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l12694"></a><span class="lineno">12694</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCS_SHIFT                       29u</span></div><div class="line"><a name="l12695"></a><span class="lineno">12695</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCS_WIDTH                       1u</span></div><div class="line"><a name="l12696"></a><span class="lineno">12696</span>&#160;<span class="preprocessor">#define SAI_TCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_BCS_SHIFT))&amp;SAI_TCR2_BCS_MASK)</span></div><div class="line"><a name="l12697"></a><span class="lineno">12697</span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l12698"></a><span class="lineno">12698</span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_SHIFT                      30u</span></div><div class="line"><a name="l12699"></a><span class="lineno">12699</span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC_WIDTH                      2u</span></div><div class="line"><a name="l12700"></a><span class="lineno">12700</span>&#160;<span class="preprocessor">#define SAI_TCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR2_SYNC_SHIFT))&amp;SAI_TCR2_SYNC_MASK)</span></div><div class="line"><a name="l12701"></a><span class="lineno">12701</span>&#160;<span class="comment">/* TCR3 Bit Fields */</span></div><div class="line"><a name="l12702"></a><span class="lineno">12702</span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_MASK                       0xFu</span></div><div class="line"><a name="l12703"></a><span class="lineno">12703</span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_SHIFT                      0u</span></div><div class="line"><a name="l12704"></a><span class="lineno">12704</span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL_WIDTH                      4u</span></div><div class="line"><a name="l12705"></a><span class="lineno">12705</span>&#160;<span class="preprocessor">#define SAI_TCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_WDFL_SHIFT))&amp;SAI_TCR3_WDFL_MASK)</span></div><div class="line"><a name="l12706"></a><span class="lineno">12706</span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_MASK                        0xF0000u</span></div><div class="line"><a name="l12707"></a><span class="lineno">12707</span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_SHIFT                       16u</span></div><div class="line"><a name="l12708"></a><span class="lineno">12708</span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE_WIDTH                       4u</span></div><div class="line"><a name="l12709"></a><span class="lineno">12709</span>&#160;<span class="preprocessor">#define SAI_TCR3_TCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_TCE_SHIFT))&amp;SAI_TCR3_TCE_MASK)</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_MASK                        0xF000000u</span></div><div class="line"><a name="l12711"></a><span class="lineno">12711</span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_SHIFT                       24u</span></div><div class="line"><a name="l12712"></a><span class="lineno">12712</span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR_WIDTH                       4u</span></div><div class="line"><a name="l12713"></a><span class="lineno">12713</span>&#160;<span class="preprocessor">#define SAI_TCR3_CFR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR3_CFR_SHIFT))&amp;SAI_TCR3_CFR_MASK)</span></div><div class="line"><a name="l12714"></a><span class="lineno">12714</span>&#160;<span class="comment">/* TCR4 Bit Fields */</span></div><div class="line"><a name="l12715"></a><span class="lineno">12715</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l12716"></a><span class="lineno">12716</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_SHIFT                       0u</span></div><div class="line"><a name="l12717"></a><span class="lineno">12717</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD_WIDTH                       1u</span></div><div class="line"><a name="l12718"></a><span class="lineno">12718</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSD_SHIFT))&amp;SAI_TCR4_FSD_MASK)</span></div><div class="line"><a name="l12719"></a><span class="lineno">12719</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l12720"></a><span class="lineno">12720</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_SHIFT                       1u</span></div><div class="line"><a name="l12721"></a><span class="lineno">12721</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP_WIDTH                       1u</span></div><div class="line"><a name="l12722"></a><span class="lineno">12722</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSP_SHIFT))&amp;SAI_TCR4_FSP_MASK)</span></div><div class="line"><a name="l12723"></a><span class="lineno">12723</span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_MASK                      0x4u</span></div><div class="line"><a name="l12724"></a><span class="lineno">12724</span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_SHIFT                     2u</span></div><div class="line"><a name="l12725"></a><span class="lineno">12725</span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM_WIDTH                     1u</span></div><div class="line"><a name="l12726"></a><span class="lineno">12726</span>&#160;<span class="preprocessor">#define SAI_TCR4_ONDEM(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_ONDEM_SHIFT))&amp;SAI_TCR4_ONDEM_MASK)</span></div><div class="line"><a name="l12727"></a><span class="lineno">12727</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l12728"></a><span class="lineno">12728</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_SHIFT                       3u</span></div><div class="line"><a name="l12729"></a><span class="lineno">12729</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE_WIDTH                       1u</span></div><div class="line"><a name="l12730"></a><span class="lineno">12730</span>&#160;<span class="preprocessor">#define SAI_TCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FSE_SHIFT))&amp;SAI_TCR4_FSE_MASK)</span></div><div class="line"><a name="l12731"></a><span class="lineno">12731</span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l12732"></a><span class="lineno">12732</span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_SHIFT                        4u</span></div><div class="line"><a name="l12733"></a><span class="lineno">12733</span>&#160;<span class="preprocessor">#define SAI_TCR4_MF_WIDTH                        1u</span></div><div class="line"><a name="l12734"></a><span class="lineno">12734</span>&#160;<span class="preprocessor">#define SAI_TCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_MF_SHIFT))&amp;SAI_TCR4_MF_MASK)</span></div><div class="line"><a name="l12735"></a><span class="lineno">12735</span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_MASK                      0x20u</span></div><div class="line"><a name="l12736"></a><span class="lineno">12736</span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_SHIFT                     5u</span></div><div class="line"><a name="l12737"></a><span class="lineno">12737</span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD_WIDTH                     1u</span></div><div class="line"><a name="l12738"></a><span class="lineno">12738</span>&#160;<span class="preprocessor">#define SAI_TCR4_CHMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_CHMOD_SHIFT))&amp;SAI_TCR4_CHMOD_MASK)</span></div><div class="line"><a name="l12739"></a><span class="lineno">12739</span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l12740"></a><span class="lineno">12740</span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_SHIFT                      8u</span></div><div class="line"><a name="l12741"></a><span class="lineno">12741</span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD_WIDTH                      5u</span></div><div class="line"><a name="l12742"></a><span class="lineno">12742</span>&#160;<span class="preprocessor">#define SAI_TCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_SYWD_SHIFT))&amp;SAI_TCR4_SYWD_MASK)</span></div><div class="line"><a name="l12743"></a><span class="lineno">12743</span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_MASK                       0xF0000u</span></div><div class="line"><a name="l12744"></a><span class="lineno">12744</span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_SHIFT                      16u</span></div><div class="line"><a name="l12745"></a><span class="lineno">12745</span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ_WIDTH                      4u</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="preprocessor">#define SAI_TCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FRSZ_SHIFT))&amp;SAI_TCR4_FRSZ_MASK)</span></div><div class="line"><a name="l12747"></a><span class="lineno">12747</span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_MASK                      0x3000000u</span></div><div class="line"><a name="l12748"></a><span class="lineno">12748</span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_SHIFT                     24u</span></div><div class="line"><a name="l12749"></a><span class="lineno">12749</span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK_WIDTH                     2u</span></div><div class="line"><a name="l12750"></a><span class="lineno">12750</span>&#160;<span class="preprocessor">#define SAI_TCR4_FPACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FPACK_SHIFT))&amp;SAI_TCR4_FPACK_MASK)</span></div><div class="line"><a name="l12751"></a><span class="lineno">12751</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_MASK                      0xC000000u</span></div><div class="line"><a name="l12752"></a><span class="lineno">12752</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_SHIFT                     26u</span></div><div class="line"><a name="l12753"></a><span class="lineno">12753</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB_WIDTH                     2u</span></div><div class="line"><a name="l12754"></a><span class="lineno">12754</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCOMB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FCOMB_SHIFT))&amp;SAI_TCR4_FCOMB_MASK)</span></div><div class="line"><a name="l12755"></a><span class="lineno">12755</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_MASK                      0x10000000u</span></div><div class="line"><a name="l12756"></a><span class="lineno">12756</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_SHIFT                     28u</span></div><div class="line"><a name="l12757"></a><span class="lineno">12757</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT_WIDTH                     1u</span></div><div class="line"><a name="l12758"></a><span class="lineno">12758</span>&#160;<span class="preprocessor">#define SAI_TCR4_FCONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR4_FCONT_SHIFT))&amp;SAI_TCR4_FCONT_MASK)</span></div><div class="line"><a name="l12759"></a><span class="lineno">12759</span>&#160;<span class="comment">/* TCR5 Bit Fields */</span></div><div class="line"><a name="l12760"></a><span class="lineno">12760</span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l12761"></a><span class="lineno">12761</span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_SHIFT                       8u</span></div><div class="line"><a name="l12762"></a><span class="lineno">12762</span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT_WIDTH                       5u</span></div><div class="line"><a name="l12763"></a><span class="lineno">12763</span>&#160;<span class="preprocessor">#define SAI_TCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_FBT_SHIFT))&amp;SAI_TCR5_FBT_MASK)</span></div><div class="line"><a name="l12764"></a><span class="lineno">12764</span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l12765"></a><span class="lineno">12765</span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_SHIFT                       16u</span></div><div class="line"><a name="l12766"></a><span class="lineno">12766</span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W_WIDTH                       5u</span></div><div class="line"><a name="l12767"></a><span class="lineno">12767</span>&#160;<span class="preprocessor">#define SAI_TCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_W0W_SHIFT))&amp;SAI_TCR5_W0W_MASK)</span></div><div class="line"><a name="l12768"></a><span class="lineno">12768</span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l12769"></a><span class="lineno">12769</span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_SHIFT                       24u</span></div><div class="line"><a name="l12770"></a><span class="lineno">12770</span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW_WIDTH                       5u</span></div><div class="line"><a name="l12771"></a><span class="lineno">12771</span>&#160;<span class="preprocessor">#define SAI_TCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TCR5_WNW_SHIFT))&amp;SAI_TCR5_WNW_MASK)</span></div><div class="line"><a name="l12772"></a><span class="lineno">12772</span>&#160;<span class="comment">/* TDR Bit Fields */</span></div><div class="line"><a name="l12773"></a><span class="lineno">12773</span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l12774"></a><span class="lineno">12774</span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_SHIFT                        0u</span></div><div class="line"><a name="l12775"></a><span class="lineno">12775</span>&#160;<span class="preprocessor">#define SAI_TDR_TDR_WIDTH                        32u</span></div><div class="line"><a name="l12776"></a><span class="lineno">12776</span>&#160;<span class="preprocessor">#define SAI_TDR_TDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TDR_TDR_SHIFT))&amp;SAI_TDR_TDR_MASK)</span></div><div class="line"><a name="l12777"></a><span class="lineno">12777</span>&#160;<span class="comment">/* TFR Bit Fields */</span></div><div class="line"><a name="l12778"></a><span class="lineno">12778</span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l12779"></a><span class="lineno">12779</span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_SHIFT                        0u</span></div><div class="line"><a name="l12780"></a><span class="lineno">12780</span>&#160;<span class="preprocessor">#define SAI_TFR_RFP_WIDTH                        4u</span></div><div class="line"><a name="l12781"></a><span class="lineno">12781</span>&#160;<span class="preprocessor">#define SAI_TFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_RFP_SHIFT))&amp;SAI_TFR_RFP_MASK)</span></div><div class="line"><a name="l12782"></a><span class="lineno">12782</span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l12783"></a><span class="lineno">12783</span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_SHIFT                        16u</span></div><div class="line"><a name="l12784"></a><span class="lineno">12784</span>&#160;<span class="preprocessor">#define SAI_TFR_WFP_WIDTH                        4u</span></div><div class="line"><a name="l12785"></a><span class="lineno">12785</span>&#160;<span class="preprocessor">#define SAI_TFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_WFP_SHIFT))&amp;SAI_TFR_WFP_MASK)</span></div><div class="line"><a name="l12786"></a><span class="lineno">12786</span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_MASK                         0x80000000u</span></div><div class="line"><a name="l12787"></a><span class="lineno">12787</span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_SHIFT                        31u</span></div><div class="line"><a name="l12788"></a><span class="lineno">12788</span>&#160;<span class="preprocessor">#define SAI_TFR_WCP_WIDTH                        1u</span></div><div class="line"><a name="l12789"></a><span class="lineno">12789</span>&#160;<span class="preprocessor">#define SAI_TFR_WCP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TFR_WCP_SHIFT))&amp;SAI_TFR_WCP_MASK)</span></div><div class="line"><a name="l12790"></a><span class="lineno">12790</span>&#160;<span class="comment">/* TMR Bit Fields */</span></div><div class="line"><a name="l12791"></a><span class="lineno">12791</span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_MASK                         0xFFFFu</span></div><div class="line"><a name="l12792"></a><span class="lineno">12792</span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_SHIFT                        0u</span></div><div class="line"><a name="l12793"></a><span class="lineno">12793</span>&#160;<span class="preprocessor">#define SAI_TMR_TWM_WIDTH                        16u</span></div><div class="line"><a name="l12794"></a><span class="lineno">12794</span>&#160;<span class="preprocessor">#define SAI_TMR_TWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_TMR_TWM_SHIFT))&amp;SAI_TMR_TWM_MASK)</span></div><div class="line"><a name="l12795"></a><span class="lineno">12795</span>&#160;<span class="comment">/* RCSR Bit Fields */</span></div><div class="line"><a name="l12796"></a><span class="lineno">12796</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_MASK                       0x1u</span></div><div class="line"><a name="l12797"></a><span class="lineno">12797</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_SHIFT                      0u</span></div><div class="line"><a name="l12798"></a><span class="lineno">12798</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE_WIDTH                      1u</span></div><div class="line"><a name="l12799"></a><span class="lineno">12799</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRDE_SHIFT))&amp;SAI_RCSR_FRDE_MASK)</span></div><div class="line"><a name="l12800"></a><span class="lineno">12800</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_MASK                       0x2u</span></div><div class="line"><a name="l12801"></a><span class="lineno">12801</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_SHIFT                      1u</span></div><div class="line"><a name="l12802"></a><span class="lineno">12802</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE_WIDTH                      1u</span></div><div class="line"><a name="l12803"></a><span class="lineno">12803</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWDE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWDE_SHIFT))&amp;SAI_RCSR_FWDE_MASK)</span></div><div class="line"><a name="l12804"></a><span class="lineno">12804</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_MASK                       0x100u</span></div><div class="line"><a name="l12805"></a><span class="lineno">12805</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_SHIFT                      8u</span></div><div class="line"><a name="l12806"></a><span class="lineno">12806</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE_WIDTH                      1u</span></div><div class="line"><a name="l12807"></a><span class="lineno">12807</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRIE_SHIFT))&amp;SAI_RCSR_FRIE_MASK)</span></div><div class="line"><a name="l12808"></a><span class="lineno">12808</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_MASK                       0x200u</span></div><div class="line"><a name="l12809"></a><span class="lineno">12809</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_SHIFT                      9u</span></div><div class="line"><a name="l12810"></a><span class="lineno">12810</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE_WIDTH                      1u</span></div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWIE_SHIFT))&amp;SAI_RCSR_FWIE_MASK)</span></div><div class="line"><a name="l12812"></a><span class="lineno">12812</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_MASK                       0x400u</span></div><div class="line"><a name="l12813"></a><span class="lineno">12813</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_SHIFT                      10u</span></div><div class="line"><a name="l12814"></a><span class="lineno">12814</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE_WIDTH                      1u</span></div><div class="line"><a name="l12815"></a><span class="lineno">12815</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FEIE_SHIFT))&amp;SAI_RCSR_FEIE_MASK)</span></div><div class="line"><a name="l12816"></a><span class="lineno">12816</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_MASK                       0x800u</span></div><div class="line"><a name="l12817"></a><span class="lineno">12817</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_SHIFT                      11u</span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE_WIDTH                      1u</span></div><div class="line"><a name="l12819"></a><span class="lineno">12819</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SEIE_SHIFT))&amp;SAI_RCSR_SEIE_MASK)</span></div><div class="line"><a name="l12820"></a><span class="lineno">12820</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_MASK                       0x1000u</span></div><div class="line"><a name="l12821"></a><span class="lineno">12821</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_SHIFT                      12u</span></div><div class="line"><a name="l12822"></a><span class="lineno">12822</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE_WIDTH                      1u</span></div><div class="line"><a name="l12823"></a><span class="lineno">12823</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_WSIE_SHIFT))&amp;SAI_RCSR_WSIE_MASK)</span></div><div class="line"><a name="l12824"></a><span class="lineno">12824</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_MASK                        0x10000u</span></div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_SHIFT                       16u</span></div><div class="line"><a name="l12826"></a><span class="lineno">12826</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF_WIDTH                       1u</span></div><div class="line"><a name="l12827"></a><span class="lineno">12827</span>&#160;<span class="preprocessor">#define SAI_RCSR_FRF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FRF_SHIFT))&amp;SAI_RCSR_FRF_MASK)</span></div><div class="line"><a name="l12828"></a><span class="lineno">12828</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_MASK                        0x20000u</span></div><div class="line"><a name="l12829"></a><span class="lineno">12829</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_SHIFT                       17u</span></div><div class="line"><a name="l12830"></a><span class="lineno">12830</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF_WIDTH                       1u</span></div><div class="line"><a name="l12831"></a><span class="lineno">12831</span>&#160;<span class="preprocessor">#define SAI_RCSR_FWF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FWF_SHIFT))&amp;SAI_RCSR_FWF_MASK)</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_MASK                        0x40000u</span></div><div class="line"><a name="l12833"></a><span class="lineno">12833</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_SHIFT                       18u</span></div><div class="line"><a name="l12834"></a><span class="lineno">12834</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF_WIDTH                       1u</span></div><div class="line"><a name="l12835"></a><span class="lineno">12835</span>&#160;<span class="preprocessor">#define SAI_RCSR_FEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FEF_SHIFT))&amp;SAI_RCSR_FEF_MASK)</span></div><div class="line"><a name="l12836"></a><span class="lineno">12836</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_MASK                        0x80000u</span></div><div class="line"><a name="l12837"></a><span class="lineno">12837</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_SHIFT                       19u</span></div><div class="line"><a name="l12838"></a><span class="lineno">12838</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF_WIDTH                       1u</span></div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="preprocessor">#define SAI_RCSR_SEF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SEF_SHIFT))&amp;SAI_RCSR_SEF_MASK)</span></div><div class="line"><a name="l12840"></a><span class="lineno">12840</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_MASK                        0x100000u</span></div><div class="line"><a name="l12841"></a><span class="lineno">12841</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_SHIFT                       20u</span></div><div class="line"><a name="l12842"></a><span class="lineno">12842</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF_WIDTH                       1u</span></div><div class="line"><a name="l12843"></a><span class="lineno">12843</span>&#160;<span class="preprocessor">#define SAI_RCSR_WSF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_WSF_SHIFT))&amp;SAI_RCSR_WSF_MASK)</span></div><div class="line"><a name="l12844"></a><span class="lineno">12844</span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_MASK                         0x1000000u</span></div><div class="line"><a name="l12845"></a><span class="lineno">12845</span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_SHIFT                        24u</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="preprocessor">#define SAI_RCSR_SR_WIDTH                        1u</span></div><div class="line"><a name="l12847"></a><span class="lineno">12847</span>&#160;<span class="preprocessor">#define SAI_RCSR_SR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_SR_SHIFT))&amp;SAI_RCSR_SR_MASK)</span></div><div class="line"><a name="l12848"></a><span class="lineno">12848</span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_MASK                         0x2000000u</span></div><div class="line"><a name="l12849"></a><span class="lineno">12849</span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_SHIFT                        25u</span></div><div class="line"><a name="l12850"></a><span class="lineno">12850</span>&#160;<span class="preprocessor">#define SAI_RCSR_FR_WIDTH                        1u</span></div><div class="line"><a name="l12851"></a><span class="lineno">12851</span>&#160;<span class="preprocessor">#define SAI_RCSR_FR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_FR_SHIFT))&amp;SAI_RCSR_FR_MASK)</span></div><div class="line"><a name="l12852"></a><span class="lineno">12852</span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_MASK                        0x10000000u</span></div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_SHIFT                       28u</span></div><div class="line"><a name="l12854"></a><span class="lineno">12854</span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE_WIDTH                       1u</span></div><div class="line"><a name="l12855"></a><span class="lineno">12855</span>&#160;<span class="preprocessor">#define SAI_RCSR_BCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_BCE_SHIFT))&amp;SAI_RCSR_BCE_MASK)</span></div><div class="line"><a name="l12856"></a><span class="lineno">12856</span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_MASK                       0x20000000u</span></div><div class="line"><a name="l12857"></a><span class="lineno">12857</span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_SHIFT                      29u</span></div><div class="line"><a name="l12858"></a><span class="lineno">12858</span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE_WIDTH                      1u</span></div><div class="line"><a name="l12859"></a><span class="lineno">12859</span>&#160;<span class="preprocessor">#define SAI_RCSR_DBGE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_DBGE_SHIFT))&amp;SAI_RCSR_DBGE_MASK)</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_MASK                         0x80000000u</span></div><div class="line"><a name="l12861"></a><span class="lineno">12861</span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_SHIFT                        31u</span></div><div class="line"><a name="l12862"></a><span class="lineno">12862</span>&#160;<span class="preprocessor">#define SAI_RCSR_RE_WIDTH                        1u</span></div><div class="line"><a name="l12863"></a><span class="lineno">12863</span>&#160;<span class="preprocessor">#define SAI_RCSR_RE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCSR_RE_SHIFT))&amp;SAI_RCSR_RE_MASK)</span></div><div class="line"><a name="l12864"></a><span class="lineno">12864</span>&#160;<span class="comment">/* RCR1 Bit Fields */</span></div><div class="line"><a name="l12865"></a><span class="lineno">12865</span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_MASK                        0x7u</span></div><div class="line"><a name="l12866"></a><span class="lineno">12866</span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_SHIFT                       0u</span></div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW_WIDTH                       3u</span></div><div class="line"><a name="l12868"></a><span class="lineno">12868</span>&#160;<span class="preprocessor">#define SAI_RCR1_RFW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR1_RFW_SHIFT))&amp;SAI_RCR1_RFW_MASK)</span></div><div class="line"><a name="l12869"></a><span class="lineno">12869</span>&#160;<span class="comment">/* RCR2 Bit Fields */</span></div><div class="line"><a name="l12870"></a><span class="lineno">12870</span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_MASK                        0xFFu</span></div><div class="line"><a name="l12871"></a><span class="lineno">12871</span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_SHIFT                       0u</span></div><div class="line"><a name="l12872"></a><span class="lineno">12872</span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV_WIDTH                       8u</span></div><div class="line"><a name="l12873"></a><span class="lineno">12873</span>&#160;<span class="preprocessor">#define SAI_RCR2_DIV(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_DIV_SHIFT))&amp;SAI_RCR2_DIV_MASK)</span></div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_MASK                        0x1000000u</span></div><div class="line"><a name="l12875"></a><span class="lineno">12875</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_SHIFT                       24u</span></div><div class="line"><a name="l12876"></a><span class="lineno">12876</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD_WIDTH                       1u</span></div><div class="line"><a name="l12877"></a><span class="lineno">12877</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCD_SHIFT))&amp;SAI_RCR2_BCD_MASK)</span></div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_MASK                        0x2000000u</span></div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_SHIFT                       25u</span></div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP_WIDTH                       1u</span></div><div class="line"><a name="l12881"></a><span class="lineno">12881</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCP_SHIFT))&amp;SAI_RCR2_BCP_MASK)</span></div><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_MASK                       0xC000000u</span></div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_SHIFT                      26u</span></div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL_WIDTH                      2u</span></div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="preprocessor">#define SAI_RCR2_MSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_MSEL_SHIFT))&amp;SAI_RCR2_MSEL_MASK)</span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_MASK                        0x10000000u</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_SHIFT                       28u</span></div><div class="line"><a name="l12888"></a><span class="lineno">12888</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI_WIDTH                       1u</span></div><div class="line"><a name="l12889"></a><span class="lineno">12889</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCI_SHIFT))&amp;SAI_RCR2_BCI_MASK)</span></div><div class="line"><a name="l12890"></a><span class="lineno">12890</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCS_MASK                        0x20000000u</span></div><div class="line"><a name="l12891"></a><span class="lineno">12891</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCS_SHIFT                       29u</span></div><div class="line"><a name="l12892"></a><span class="lineno">12892</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCS_WIDTH                       1u</span></div><div class="line"><a name="l12893"></a><span class="lineno">12893</span>&#160;<span class="preprocessor">#define SAI_RCR2_BCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_BCS_SHIFT))&amp;SAI_RCR2_BCS_MASK)</span></div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_MASK                       0xC0000000u</span></div><div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_SHIFT                      30u</span></div><div class="line"><a name="l12896"></a><span class="lineno">12896</span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC_WIDTH                      2u</span></div><div class="line"><a name="l12897"></a><span class="lineno">12897</span>&#160;<span class="preprocessor">#define SAI_RCR2_SYNC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR2_SYNC_SHIFT))&amp;SAI_RCR2_SYNC_MASK)</span></div><div class="line"><a name="l12898"></a><span class="lineno">12898</span>&#160;<span class="comment">/* RCR3 Bit Fields */</span></div><div class="line"><a name="l12899"></a><span class="lineno">12899</span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_MASK                       0xFu</span></div><div class="line"><a name="l12900"></a><span class="lineno">12900</span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_SHIFT                      0u</span></div><div class="line"><a name="l12901"></a><span class="lineno">12901</span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL_WIDTH                      4u</span></div><div class="line"><a name="l12902"></a><span class="lineno">12902</span>&#160;<span class="preprocessor">#define SAI_RCR3_WDFL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_WDFL_SHIFT))&amp;SAI_RCR3_WDFL_MASK)</span></div><div class="line"><a name="l12903"></a><span class="lineno">12903</span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_MASK                        0xF0000u</span></div><div class="line"><a name="l12904"></a><span class="lineno">12904</span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_SHIFT                       16u</span></div><div class="line"><a name="l12905"></a><span class="lineno">12905</span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE_WIDTH                       4u</span></div><div class="line"><a name="l12906"></a><span class="lineno">12906</span>&#160;<span class="preprocessor">#define SAI_RCR3_RCE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_RCE_SHIFT))&amp;SAI_RCR3_RCE_MASK)</span></div><div class="line"><a name="l12907"></a><span class="lineno">12907</span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_MASK                        0xF000000u</span></div><div class="line"><a name="l12908"></a><span class="lineno">12908</span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_SHIFT                       24u</span></div><div class="line"><a name="l12909"></a><span class="lineno">12909</span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR_WIDTH                       4u</span></div><div class="line"><a name="l12910"></a><span class="lineno">12910</span>&#160;<span class="preprocessor">#define SAI_RCR3_CFR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR3_CFR_SHIFT))&amp;SAI_RCR3_CFR_MASK)</span></div><div class="line"><a name="l12911"></a><span class="lineno">12911</span>&#160;<span class="comment">/* RCR4 Bit Fields */</span></div><div class="line"><a name="l12912"></a><span class="lineno">12912</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_MASK                        0x1u</span></div><div class="line"><a name="l12913"></a><span class="lineno">12913</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_SHIFT                       0u</span></div><div class="line"><a name="l12914"></a><span class="lineno">12914</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD_WIDTH                       1u</span></div><div class="line"><a name="l12915"></a><span class="lineno">12915</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSD_SHIFT))&amp;SAI_RCR4_FSD_MASK)</span></div><div class="line"><a name="l12916"></a><span class="lineno">12916</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_MASK                        0x2u</span></div><div class="line"><a name="l12917"></a><span class="lineno">12917</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_SHIFT                       1u</span></div><div class="line"><a name="l12918"></a><span class="lineno">12918</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP_WIDTH                       1u</span></div><div class="line"><a name="l12919"></a><span class="lineno">12919</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSP_SHIFT))&amp;SAI_RCR4_FSP_MASK)</span></div><div class="line"><a name="l12920"></a><span class="lineno">12920</span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_MASK                      0x4u</span></div><div class="line"><a name="l12921"></a><span class="lineno">12921</span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_SHIFT                     2u</span></div><div class="line"><a name="l12922"></a><span class="lineno">12922</span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM_WIDTH                     1u</span></div><div class="line"><a name="l12923"></a><span class="lineno">12923</span>&#160;<span class="preprocessor">#define SAI_RCR4_ONDEM(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_ONDEM_SHIFT))&amp;SAI_RCR4_ONDEM_MASK)</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_MASK                        0x8u</span></div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_SHIFT                       3u</span></div><div class="line"><a name="l12926"></a><span class="lineno">12926</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE_WIDTH                       1u</span></div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160;<span class="preprocessor">#define SAI_RCR4_FSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FSE_SHIFT))&amp;SAI_RCR4_FSE_MASK)</span></div><div class="line"><a name="l12928"></a><span class="lineno">12928</span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_MASK                         0x10u</span></div><div class="line"><a name="l12929"></a><span class="lineno">12929</span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_SHIFT                        4u</span></div><div class="line"><a name="l12930"></a><span class="lineno">12930</span>&#160;<span class="preprocessor">#define SAI_RCR4_MF_WIDTH                        1u</span></div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;<span class="preprocessor">#define SAI_RCR4_MF(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_MF_SHIFT))&amp;SAI_RCR4_MF_MASK)</span></div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_MASK                       0x1F00u</span></div><div class="line"><a name="l12933"></a><span class="lineno">12933</span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_SHIFT                      8u</span></div><div class="line"><a name="l12934"></a><span class="lineno">12934</span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD_WIDTH                      5u</span></div><div class="line"><a name="l12935"></a><span class="lineno">12935</span>&#160;<span class="preprocessor">#define SAI_RCR4_SYWD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_SYWD_SHIFT))&amp;SAI_RCR4_SYWD_MASK)</span></div><div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_MASK                       0xF0000u</span></div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_SHIFT                      16u</span></div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ_WIDTH                      4u</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="preprocessor">#define SAI_RCR4_FRSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FRSZ_SHIFT))&amp;SAI_RCR4_FRSZ_MASK)</span></div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_MASK                      0x3000000u</span></div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_SHIFT                     24u</span></div><div class="line"><a name="l12942"></a><span class="lineno">12942</span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK_WIDTH                     2u</span></div><div class="line"><a name="l12943"></a><span class="lineno">12943</span>&#160;<span class="preprocessor">#define SAI_RCR4_FPACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FPACK_SHIFT))&amp;SAI_RCR4_FPACK_MASK)</span></div><div class="line"><a name="l12944"></a><span class="lineno">12944</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_MASK                      0xC000000u</span></div><div class="line"><a name="l12945"></a><span class="lineno">12945</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_SHIFT                     26u</span></div><div class="line"><a name="l12946"></a><span class="lineno">12946</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB_WIDTH                     2u</span></div><div class="line"><a name="l12947"></a><span class="lineno">12947</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCOMB(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FCOMB_SHIFT))&amp;SAI_RCR4_FCOMB_MASK)</span></div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_MASK                      0x10000000u</span></div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_SHIFT                     28u</span></div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT_WIDTH                     1u</span></div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;<span class="preprocessor">#define SAI_RCR4_FCONT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR4_FCONT_SHIFT))&amp;SAI_RCR4_FCONT_MASK)</span></div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;<span class="comment">/* RCR5 Bit Fields */</span></div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_MASK                        0x1F00u</span></div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_SHIFT                       8u</span></div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT_WIDTH                       5u</span></div><div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;<span class="preprocessor">#define SAI_RCR5_FBT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_FBT_SHIFT))&amp;SAI_RCR5_FBT_MASK)</span></div><div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_MASK                        0x1F0000u</span></div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_SHIFT                       16u</span></div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W_WIDTH                       5u</span></div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;<span class="preprocessor">#define SAI_RCR5_W0W(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_W0W_SHIFT))&amp;SAI_RCR5_W0W_MASK)</span></div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_MASK                        0x1F000000u</span></div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_SHIFT                       24u</span></div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW_WIDTH                       5u</span></div><div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;<span class="preprocessor">#define SAI_RCR5_WNW(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RCR5_WNW_SHIFT))&amp;SAI_RCR5_WNW_MASK)</span></div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;<span class="comment">/* RDR Bit Fields */</span></div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_SHIFT                        0u</span></div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;<span class="preprocessor">#define SAI_RDR_RDR_WIDTH                        32u</span></div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;<span class="preprocessor">#define SAI_RDR_RDR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RDR_RDR_SHIFT))&amp;SAI_RDR_RDR_MASK)</span></div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;<span class="comment">/* RFR Bit Fields */</span></div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_MASK                         0xFu</span></div><div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_SHIFT                        0u</span></div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;<span class="preprocessor">#define SAI_RFR_RFP_WIDTH                        4u</span></div><div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;<span class="preprocessor">#define SAI_RFR_RFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_RFP_SHIFT))&amp;SAI_RFR_RFP_MASK)</span></div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_MASK                         0x8000u</span></div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_SHIFT                        15u</span></div><div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;<span class="preprocessor">#define SAI_RFR_RCP_WIDTH                        1u</span></div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;<span class="preprocessor">#define SAI_RFR_RCP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_RCP_SHIFT))&amp;SAI_RFR_RCP_MASK)</span></div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_MASK                         0xF0000u</span></div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_SHIFT                        16u</span></div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;<span class="preprocessor">#define SAI_RFR_WFP_WIDTH                        4u</span></div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;<span class="preprocessor">#define SAI_RFR_WFP(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RFR_WFP_SHIFT))&amp;SAI_RFR_WFP_MASK)</span></div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;<span class="comment">/* RMR Bit Fields */</span></div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_MASK                         0xFFFFu</span></div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_SHIFT                        0u</span></div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;<span class="preprocessor">#define SAI_RMR_RWM_WIDTH                        16u</span></div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="preprocessor">#define SAI_RMR_RWM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SAI_RMR_RWM_SHIFT))&amp;SAI_RMR_RWM_MASK)</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160; <span class="comment">/* end of group SAI_Register_Masks */</span></div><div class="line"><a name="l12992"></a><span class="lineno">12992</span>&#160;</div><div class="line"><a name="l12993"></a><span class="lineno">12993</span>&#160; <span class="comment">/* end of group SAI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l12997"></a><span class="lineno">12997</span>&#160;</div><div class="line"><a name="l12998"></a><span class="lineno">12998</span>&#160;</div><div class="line"><a name="l12999"></a><span class="lineno">12999</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13000"></a><span class="lineno">13000</span>&#160;<span class="comment">   -- SCG Peripheral Access Layer</span></div><div class="line"><a name="l13001"></a><span class="lineno">13001</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13002"></a><span class="lineno">13002</span>&#160;</div><div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html">13012</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aa4b89199c94c33e298bea12e42f70b31">13013</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#aa4b89199c94c33e298bea12e42f70b31">VERID</a>;                             </div><div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a7f9ddde4ed2dd8487d9dfcaf3229ac14">13014</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#a7f9ddde4ed2dd8487d9dfcaf3229ac14">PARAM</a>;                             </div><div class="line"><a name="l13015"></a><span class="lineno">13015</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l13016"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#aaf986a3125ff3a490afaa2fb19904e4b">13016</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_g___type.html#aaf986a3125ff3a490afaa2fb19904e4b">CSR</a>;                               </div><div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a58878e30cf61ac6618698b19fbd19261">13017</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a58878e30cf61ac6618698b19fbd19261">RCCR</a>;                              </div><div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a4d00957cea15bf316707c93c0fd0c645">13018</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a4d00957cea15bf316707c93c0fd0c645">VCCR</a>;                              </div><div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a33f8b59b40bc2595c663652a26f6a13d">13019</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a33f8b59b40bc2595c663652a26f6a13d">HCCR</a>;                              </div><div class="line"><a name="l13020"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a8f32f06b6d8adbe2e95616ffd0b530ef">13020</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a8f32f06b6d8adbe2e95616ffd0b530ef">CLKOUTCNFG</a>;                        </div><div class="line"><a name="l13021"></a><span class="lineno">13021</span>&#160;       uint8_t RESERVED_1[220];</div><div class="line"><a name="l13022"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a780b3f26ce8e451316b084a537425113">13022</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a780b3f26ce8e451316b084a537425113">SOSCCSR</a>;                           </div><div class="line"><a name="l13023"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a19936f0de0deca04d78fc851afa652c4">13023</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a19936f0de0deca04d78fc851afa652c4">SOSCDIV</a>;                           </div><div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a5b5cc4b2b420042cb0fce0c3f034c520">13024</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a5b5cc4b2b420042cb0fce0c3f034c520">SOSCCFG</a>;                           </div><div class="line"><a name="l13025"></a><span class="lineno">13025</span>&#160;       uint8_t RESERVED_2[244];</div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a9b4e8874ad00c98e77301f1a3e5d14e6">13026</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a9b4e8874ad00c98e77301f1a3e5d14e6">SIRCCSR</a>;                           </div><div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a769cea0d126263ffb0ee6681ea32fb2e">13027</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a769cea0d126263ffb0ee6681ea32fb2e">SIRCDIV</a>;                           </div><div class="line"><a name="l13028"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a09343866af0eb0acee6d989865de3545">13028</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a09343866af0eb0acee6d989865de3545">SIRCCFG</a>;                           </div><div class="line"><a name="l13029"></a><span class="lineno">13029</span>&#160;       uint8_t RESERVED_3[244];</div><div class="line"><a name="l13030"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a6fa4836450f10cfdc8648a5da11e6f84">13030</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a6fa4836450f10cfdc8648a5da11e6f84">FIRCCSR</a>;                           </div><div class="line"><a name="l13031"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ae18e795963233d76058e361fe96de3a9">13031</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ae18e795963233d76058e361fe96de3a9">FIRCDIV</a>;                           </div><div class="line"><a name="l13032"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a172ab8123b122480998cb78336dc1881">13032</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a172ab8123b122480998cb78336dc1881">FIRCCFG</a>;                           </div><div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;       uint8_t RESERVED_4[756];</div><div class="line"><a name="l13034"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#ac6c85ee08ddd12c24f7d4549c1d26e38">13034</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#ac6c85ee08ddd12c24f7d4549c1d26e38">SPLLCSR</a>;                           </div><div class="line"><a name="l13035"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a71b0d4bb9fd9f29fa8635832e9e6f53a">13035</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a71b0d4bb9fd9f29fa8635832e9e6f53a">SPLLDIV</a>;                           </div><div class="line"><a name="l13036"></a><span class="lineno"><a class="line" href="struct_s_c_g___type.html#a5b18f146a1f8107e4433c93564bae41a">13036</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_g___type.html#a5b18f146a1f8107e4433c93564bae41a">SPLLCFG</a>;                           </div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;} <a class="code" href="struct_s_c_g___type.html">SCG_Type</a>, *<a class="code" href="struct_s_c_g___type.html">SCG_MemMapPtr</a>;</div><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;</div><div class="line"><a name="l13040"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga2952de6414d8d8f404e72dad3472e9f0">13040</a></span>&#160;<span class="preprocessor">#define SCG_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;</div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;</div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;<span class="comment">/* SCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga6af2b552cd9887eb9550d93dc3fb5c7e">13045</a></span>&#160;<span class="preprocessor">#define SCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l13046"></a><span class="lineno">13046</span>&#160;</div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga503d35adf19c660f1284fcb8aba2f0a1">13047</a></span>&#160;<span class="preprocessor">#define SCG                                      ((SCG_Type *)SCG_BASE)</span></div><div class="line"><a name="l13048"></a><span class="lineno">13048</span>&#160;</div><div class="line"><a name="l13049"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gae3125ae26a84d7c8408611b3715913ae">13049</a></span>&#160;<span class="preprocessor">#define SCG_BASE_ADDRS                           { SCG_BASE }</span></div><div class="line"><a name="l13050"></a><span class="lineno">13050</span>&#160;</div><div class="line"><a name="l13051"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga5bbd0220d607443ff23b08a0e094d253">13051</a></span>&#160;<span class="preprocessor">#define SCG_BASE_PTRS                            { SCG }</span></div><div class="line"><a name="l13052"></a><span class="lineno">13052</span>&#160;</div><div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#gad8631924085ef8d844217e5e9a8ef167">13053</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_ARR_COUNT                       (1u)</span></div><div class="line"><a name="l13054"></a><span class="lineno">13054</span>&#160;</div><div class="line"><a name="l13055"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga37109f15a4ba6d886621a159f7655fe8">13055</a></span>&#160;<span class="preprocessor">#define SCG_IRQS_CH_COUNT                        (1u)</span></div><div class="line"><a name="l13056"></a><span class="lineno">13056</span>&#160;</div><div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="group___s_c_g___peripheral___access___layer.html#ga755d173b21396930bf4f54854685568b">13057</a></span>&#160;<span class="preprocessor">#define SCG_IRQS                                 { SCG_IRQn }</span></div><div class="line"><a name="l13058"></a><span class="lineno">13058</span>&#160;</div><div class="line"><a name="l13059"></a><span class="lineno">13059</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13060"></a><span class="lineno">13060</span>&#160;<span class="comment">   -- SCG Register Masks</span></div><div class="line"><a name="l13061"></a><span class="lineno">13061</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13062"></a><span class="lineno">13062</span>&#160;</div><div class="line"><a name="l13068"></a><span class="lineno">13068</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l13069"></a><span class="lineno">13069</span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l13070"></a><span class="lineno">13070</span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_SHIFT                  0u</span></div><div class="line"><a name="l13071"></a><span class="lineno">13071</span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION_WIDTH                  32u</span></div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;<span class="preprocessor">#define SCG_VERID_VERSION(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VERID_VERSION_SHIFT))&amp;SCG_VERID_VERSION_MASK)</span></div><div class="line"><a name="l13073"></a><span class="lineno">13073</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l13074"></a><span class="lineno">13074</span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_MASK                   0xFFu</span></div><div class="line"><a name="l13075"></a><span class="lineno">13075</span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_SHIFT                  0u</span></div><div class="line"><a name="l13076"></a><span class="lineno">13076</span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES_WIDTH                  8u</span></div><div class="line"><a name="l13077"></a><span class="lineno">13077</span>&#160;<span class="preprocessor">#define SCG_PARAM_CLKPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_CLKPRES_SHIFT))&amp;SCG_PARAM_CLKPRES_MASK)</span></div><div class="line"><a name="l13078"></a><span class="lineno">13078</span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_MASK                   0xF8000000u</span></div><div class="line"><a name="l13079"></a><span class="lineno">13079</span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_SHIFT                  27u</span></div><div class="line"><a name="l13080"></a><span class="lineno">13080</span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES_WIDTH                  5u</span></div><div class="line"><a name="l13081"></a><span class="lineno">13081</span>&#160;<span class="preprocessor">#define SCG_PARAM_DIVPRES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_PARAM_DIVPRES_SHIFT))&amp;SCG_PARAM_DIVPRES_MASK)</span></div><div class="line"><a name="l13082"></a><span class="lineno">13082</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l13083"></a><span class="lineno">13083</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_MASK                     0xFu</span></div><div class="line"><a name="l13084"></a><span class="lineno">13084</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_SHIFT                    0u</span></div><div class="line"><a name="l13085"></a><span class="lineno">13085</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW_WIDTH                    4u</span></div><div class="line"><a name="l13086"></a><span class="lineno">13086</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVSLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVSLOW_SHIFT))&amp;SCG_CSR_DIVSLOW_MASK)</span></div><div class="line"><a name="l13087"></a><span class="lineno">13087</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_MASK                      0xF0u</span></div><div class="line"><a name="l13088"></a><span class="lineno">13088</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_SHIFT                     4u</span></div><div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS_WIDTH                     4u</span></div><div class="line"><a name="l13090"></a><span class="lineno">13090</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVBUS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVBUS_SHIFT))&amp;SCG_CSR_DIVBUS_MASK)</span></div><div class="line"><a name="l13091"></a><span class="lineno">13091</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_MASK                     0xF0000u</span></div><div class="line"><a name="l13092"></a><span class="lineno">13092</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_SHIFT                    16u</span></div><div class="line"><a name="l13093"></a><span class="lineno">13093</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE_WIDTH                    4u</span></div><div class="line"><a name="l13094"></a><span class="lineno">13094</span>&#160;<span class="preprocessor">#define SCG_CSR_DIVCORE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_DIVCORE_SHIFT))&amp;SCG_CSR_DIVCORE_MASK)</span></div><div class="line"><a name="l13095"></a><span class="lineno">13095</span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_MASK                         0xF000000u</span></div><div class="line"><a name="l13096"></a><span class="lineno">13096</span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_SHIFT                        24u</span></div><div class="line"><a name="l13097"></a><span class="lineno">13097</span>&#160;<span class="preprocessor">#define SCG_CSR_SCS_WIDTH                        4u</span></div><div class="line"><a name="l13098"></a><span class="lineno">13098</span>&#160;<span class="preprocessor">#define SCG_CSR_SCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CSR_SCS_SHIFT))&amp;SCG_CSR_SCS_MASK)</span></div><div class="line"><a name="l13099"></a><span class="lineno">13099</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div><div class="line"><a name="l13100"></a><span class="lineno">13100</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_MASK                    0xFu</span></div><div class="line"><a name="l13101"></a><span class="lineno">13101</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_SHIFT                   0u</span></div><div class="line"><a name="l13102"></a><span class="lineno">13102</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW_WIDTH                   4u</span></div><div class="line"><a name="l13103"></a><span class="lineno">13103</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVSLOW_SHIFT))&amp;SCG_RCCR_DIVSLOW_MASK)</span></div><div class="line"><a name="l13104"></a><span class="lineno">13104</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_MASK                     0xF0u</span></div><div class="line"><a name="l13105"></a><span class="lineno">13105</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_SHIFT                    4u</span></div><div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS_WIDTH                    4u</span></div><div class="line"><a name="l13107"></a><span class="lineno">13107</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVBUS_SHIFT))&amp;SCG_RCCR_DIVBUS_MASK)</span></div><div class="line"><a name="l13108"></a><span class="lineno">13108</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_MASK                    0xF0000u</span></div><div class="line"><a name="l13109"></a><span class="lineno">13109</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_SHIFT                   16u</span></div><div class="line"><a name="l13110"></a><span class="lineno">13110</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE_WIDTH                   4u</span></div><div class="line"><a name="l13111"></a><span class="lineno">13111</span>&#160;<span class="preprocessor">#define SCG_RCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_DIVCORE_SHIFT))&amp;SCG_RCCR_DIVCORE_MASK)</span></div><div class="line"><a name="l13112"></a><span class="lineno">13112</span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_MASK                        0xF000000u</span></div><div class="line"><a name="l13113"></a><span class="lineno">13113</span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_SHIFT                       24u</span></div><div class="line"><a name="l13114"></a><span class="lineno">13114</span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS_WIDTH                       4u</span></div><div class="line"><a name="l13115"></a><span class="lineno">13115</span>&#160;<span class="preprocessor">#define SCG_RCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_RCCR_SCS_SHIFT))&amp;SCG_RCCR_SCS_MASK)</span></div><div class="line"><a name="l13116"></a><span class="lineno">13116</span>&#160;<span class="comment">/* VCCR Bit Fields */</span></div><div class="line"><a name="l13117"></a><span class="lineno">13117</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_MASK                    0xFu</span></div><div class="line"><a name="l13118"></a><span class="lineno">13118</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_SHIFT                   0u</span></div><div class="line"><a name="l13119"></a><span class="lineno">13119</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW_WIDTH                   4u</span></div><div class="line"><a name="l13120"></a><span class="lineno">13120</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVSLOW_SHIFT))&amp;SCG_VCCR_DIVSLOW_MASK)</span></div><div class="line"><a name="l13121"></a><span class="lineno">13121</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_MASK                     0xF0u</span></div><div class="line"><a name="l13122"></a><span class="lineno">13122</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_SHIFT                    4u</span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS_WIDTH                    4u</span></div><div class="line"><a name="l13124"></a><span class="lineno">13124</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVBUS_SHIFT))&amp;SCG_VCCR_DIVBUS_MASK)</span></div><div class="line"><a name="l13125"></a><span class="lineno">13125</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_MASK                    0xF0000u</span></div><div class="line"><a name="l13126"></a><span class="lineno">13126</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_SHIFT                   16u</span></div><div class="line"><a name="l13127"></a><span class="lineno">13127</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE_WIDTH                   4u</span></div><div class="line"><a name="l13128"></a><span class="lineno">13128</span>&#160;<span class="preprocessor">#define SCG_VCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_DIVCORE_SHIFT))&amp;SCG_VCCR_DIVCORE_MASK)</span></div><div class="line"><a name="l13129"></a><span class="lineno">13129</span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_MASK                        0xF000000u</span></div><div class="line"><a name="l13130"></a><span class="lineno">13130</span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_SHIFT                       24u</span></div><div class="line"><a name="l13131"></a><span class="lineno">13131</span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS_WIDTH                       4u</span></div><div class="line"><a name="l13132"></a><span class="lineno">13132</span>&#160;<span class="preprocessor">#define SCG_VCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_VCCR_SCS_SHIFT))&amp;SCG_VCCR_SCS_MASK)</span></div><div class="line"><a name="l13133"></a><span class="lineno">13133</span>&#160;<span class="comment">/* HCCR Bit Fields */</span></div><div class="line"><a name="l13134"></a><span class="lineno">13134</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_MASK                    0xFu</span></div><div class="line"><a name="l13135"></a><span class="lineno">13135</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_SHIFT                   0u</span></div><div class="line"><a name="l13136"></a><span class="lineno">13136</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW_WIDTH                   4u</span></div><div class="line"><a name="l13137"></a><span class="lineno">13137</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVSLOW(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVSLOW_SHIFT))&amp;SCG_HCCR_DIVSLOW_MASK)</span></div><div class="line"><a name="l13138"></a><span class="lineno">13138</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_MASK                     0xF0u</span></div><div class="line"><a name="l13139"></a><span class="lineno">13139</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_SHIFT                    4u</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS_WIDTH                    4u</span></div><div class="line"><a name="l13141"></a><span class="lineno">13141</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVBUS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVBUS_SHIFT))&amp;SCG_HCCR_DIVBUS_MASK)</span></div><div class="line"><a name="l13142"></a><span class="lineno">13142</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_MASK                    0xF0000u</span></div><div class="line"><a name="l13143"></a><span class="lineno">13143</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_SHIFT                   16u</span></div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE_WIDTH                   4u</span></div><div class="line"><a name="l13145"></a><span class="lineno">13145</span>&#160;<span class="preprocessor">#define SCG_HCCR_DIVCORE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_DIVCORE_SHIFT))&amp;SCG_HCCR_DIVCORE_MASK)</span></div><div class="line"><a name="l13146"></a><span class="lineno">13146</span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_MASK                        0xF000000u</span></div><div class="line"><a name="l13147"></a><span class="lineno">13147</span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_SHIFT                       24u</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS_WIDTH                       4u</span></div><div class="line"><a name="l13149"></a><span class="lineno">13149</span>&#160;<span class="preprocessor">#define SCG_HCCR_SCS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_HCCR_SCS_SHIFT))&amp;SCG_HCCR_SCS_MASK)</span></div><div class="line"><a name="l13150"></a><span class="lineno">13150</span>&#160;<span class="comment">/* CLKOUTCNFG Bit Fields */</span></div><div class="line"><a name="l13151"></a><span class="lineno">13151</span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_MASK            0xF000000u</span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT           24u</span></div><div class="line"><a name="l13153"></a><span class="lineno">13153</span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL_WIDTH           4u</span></div><div class="line"><a name="l13154"></a><span class="lineno">13154</span>&#160;<span class="preprocessor">#define SCG_CLKOUTCNFG_CLKOUTSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT))&amp;SCG_CLKOUTCNFG_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l13155"></a><span class="lineno">13155</span>&#160;<span class="comment">/* SOSCCSR Bit Fields */</span></div><div class="line"><a name="l13156"></a><span class="lineno">13156</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_MASK                  0x1u</span></div><div class="line"><a name="l13157"></a><span class="lineno">13157</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_SHIFT                 0u</span></div><div class="line"><a name="l13158"></a><span class="lineno">13158</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN_WIDTH                 1u</span></div><div class="line"><a name="l13159"></a><span class="lineno">13159</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCEN_SHIFT))&amp;SCG_SOSCCSR_SOSCEN_MASK)</span></div><div class="line"><a name="l13160"></a><span class="lineno">13160</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_MASK                  0x10000u</span></div><div class="line"><a name="l13161"></a><span class="lineno">13161</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_SHIFT                 16u</span></div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM_WIDTH                 1u</span></div><div class="line"><a name="l13163"></a><span class="lineno">13163</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCM_SHIFT))&amp;SCG_SOSCCSR_SOSCCM_MASK)</span></div><div class="line"><a name="l13164"></a><span class="lineno">13164</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_MASK                0x20000u</span></div><div class="line"><a name="l13165"></a><span class="lineno">13165</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_SHIFT               17u</span></div><div class="line"><a name="l13166"></a><span class="lineno">13166</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE_WIDTH               1u</span></div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCCMRE_SHIFT))&amp;SCG_SOSCCSR_SOSCCMRE_MASK)</span></div><div class="line"><a name="l13168"></a><span class="lineno">13168</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_MASK                      0x800000u</span></div><div class="line"><a name="l13169"></a><span class="lineno">13169</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_SHIFT                     23u</span></div><div class="line"><a name="l13170"></a><span class="lineno">13170</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK_WIDTH                     1u</span></div><div class="line"><a name="l13171"></a><span class="lineno">13171</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_LK_SHIFT))&amp;SCG_SOSCCSR_LK_MASK)</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_MASK                 0x1000000u</span></div><div class="line"><a name="l13173"></a><span class="lineno">13173</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_SHIFT                24u</span></div><div class="line"><a name="l13174"></a><span class="lineno">13174</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD_WIDTH                1u</span></div><div class="line"><a name="l13175"></a><span class="lineno">13175</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCVLD_SHIFT))&amp;SCG_SOSCCSR_SOSCVLD_MASK)</span></div><div class="line"><a name="l13176"></a><span class="lineno">13176</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_MASK                 0x2000000u</span></div><div class="line"><a name="l13177"></a><span class="lineno">13177</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_SHIFT                25u</span></div><div class="line"><a name="l13178"></a><span class="lineno">13178</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL_WIDTH                1u</span></div><div class="line"><a name="l13179"></a><span class="lineno">13179</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCSEL_SHIFT))&amp;SCG_SOSCCSR_SOSCSEL_MASK)</span></div><div class="line"><a name="l13180"></a><span class="lineno">13180</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_MASK                 0x4000000u</span></div><div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_SHIFT                26u</span></div><div class="line"><a name="l13182"></a><span class="lineno">13182</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR_WIDTH                1u</span></div><div class="line"><a name="l13183"></a><span class="lineno">13183</span>&#160;<span class="preprocessor">#define SCG_SOSCCSR_SOSCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCSR_SOSCERR_SHIFT))&amp;SCG_SOSCCSR_SOSCERR_MASK)</span></div><div class="line"><a name="l13184"></a><span class="lineno">13184</span>&#160;<span class="comment">/* SOSCDIV Bit Fields */</span></div><div class="line"><a name="l13185"></a><span class="lineno">13185</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_MASK                0x7u</span></div><div class="line"><a name="l13186"></a><span class="lineno">13186</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_SHIFT               0u</span></div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1_WIDTH               3u</span></div><div class="line"><a name="l13188"></a><span class="lineno">13188</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV1_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV1_MASK)</span></div><div class="line"><a name="l13189"></a><span class="lineno">13189</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_MASK                0x700u</span></div><div class="line"><a name="l13190"></a><span class="lineno">13190</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_SHIFT               8u</span></div><div class="line"><a name="l13191"></a><span class="lineno">13191</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2_WIDTH               3u</span></div><div class="line"><a name="l13192"></a><span class="lineno">13192</span>&#160;<span class="preprocessor">#define SCG_SOSCDIV_SOSCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCDIV_SOSCDIV2_SHIFT))&amp;SCG_SOSCDIV_SOSCDIV2_MASK)</span></div><div class="line"><a name="l13193"></a><span class="lineno">13193</span>&#160;<span class="comment">/* SOSCCFG Bit Fields */</span></div><div class="line"><a name="l13194"></a><span class="lineno">13194</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_MASK                   0x4u</span></div><div class="line"><a name="l13195"></a><span class="lineno">13195</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_SHIFT                  2u</span></div><div class="line"><a name="l13196"></a><span class="lineno">13196</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS_WIDTH                  1u</span></div><div class="line"><a name="l13197"></a><span class="lineno">13197</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_EREFS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_EREFS_SHIFT))&amp;SCG_SOSCCFG_EREFS_MASK)</span></div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_MASK                     0x8u</span></div><div class="line"><a name="l13199"></a><span class="lineno">13199</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_SHIFT                    3u</span></div><div class="line"><a name="l13200"></a><span class="lineno">13200</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO_WIDTH                    1u</span></div><div class="line"><a name="l13201"></a><span class="lineno">13201</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_HGO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_HGO_SHIFT))&amp;SCG_SOSCCFG_HGO_MASK)</span></div><div class="line"><a name="l13202"></a><span class="lineno">13202</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_MASK                   0x30u</span></div><div class="line"><a name="l13203"></a><span class="lineno">13203</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_SHIFT                  4u</span></div><div class="line"><a name="l13204"></a><span class="lineno">13204</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE_WIDTH                  2u</span></div><div class="line"><a name="l13205"></a><span class="lineno">13205</span>&#160;<span class="preprocessor">#define SCG_SOSCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SOSCCFG_RANGE_SHIFT))&amp;SCG_SOSCCFG_RANGE_MASK)</span></div><div class="line"><a name="l13206"></a><span class="lineno">13206</span>&#160;<span class="comment">/* SIRCCSR Bit Fields */</span></div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_MASK                  0x1u</span></div><div class="line"><a name="l13208"></a><span class="lineno">13208</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_SHIFT                 0u</span></div><div class="line"><a name="l13209"></a><span class="lineno">13209</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN_WIDTH                 1u</span></div><div class="line"><a name="l13210"></a><span class="lineno">13210</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCEN_SHIFT))&amp;SCG_SIRCCSR_SIRCEN_MASK)</span></div><div class="line"><a name="l13211"></a><span class="lineno">13211</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_MASK                0x2u</span></div><div class="line"><a name="l13212"></a><span class="lineno">13212</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_SHIFT               1u</span></div><div class="line"><a name="l13213"></a><span class="lineno">13213</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN_WIDTH               1u</span></div><div class="line"><a name="l13214"></a><span class="lineno">13214</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSTEN_SHIFT))&amp;SCG_SIRCCSR_SIRCSTEN_MASK)</span></div><div class="line"><a name="l13215"></a><span class="lineno">13215</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_MASK                0x4u</span></div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_SHIFT               2u</span></div><div class="line"><a name="l13217"></a><span class="lineno">13217</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN_WIDTH               1u</span></div><div class="line"><a name="l13218"></a><span class="lineno">13218</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCLPEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCLPEN_SHIFT))&amp;SCG_SIRCCSR_SIRCLPEN_MASK)</span></div><div class="line"><a name="l13219"></a><span class="lineno">13219</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_MASK                      0x800000u</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_SHIFT                     23u</span></div><div class="line"><a name="l13221"></a><span class="lineno">13221</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK_WIDTH                     1u</span></div><div class="line"><a name="l13222"></a><span class="lineno">13222</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_LK_SHIFT))&amp;SCG_SIRCCSR_LK_MASK)</span></div><div class="line"><a name="l13223"></a><span class="lineno">13223</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_MASK                 0x1000000u</span></div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_SHIFT                24u</span></div><div class="line"><a name="l13225"></a><span class="lineno">13225</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD_WIDTH                1u</span></div><div class="line"><a name="l13226"></a><span class="lineno">13226</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCVLD_SHIFT))&amp;SCG_SIRCCSR_SIRCVLD_MASK)</span></div><div class="line"><a name="l13227"></a><span class="lineno">13227</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_MASK                 0x2000000u</span></div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_SHIFT                25u</span></div><div class="line"><a name="l13229"></a><span class="lineno">13229</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL_WIDTH                1u</span></div><div class="line"><a name="l13230"></a><span class="lineno">13230</span>&#160;<span class="preprocessor">#define SCG_SIRCCSR_SIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCSR_SIRCSEL_SHIFT))&amp;SCG_SIRCCSR_SIRCSEL_MASK)</span></div><div class="line"><a name="l13231"></a><span class="lineno">13231</span>&#160;<span class="comment">/* SIRCDIV Bit Fields */</span></div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_MASK                0x7u</span></div><div class="line"><a name="l13233"></a><span class="lineno">13233</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_SHIFT               0u</span></div><div class="line"><a name="l13234"></a><span class="lineno">13234</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1_WIDTH               3u</span></div><div class="line"><a name="l13235"></a><span class="lineno">13235</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV1_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV1_MASK)</span></div><div class="line"><a name="l13236"></a><span class="lineno">13236</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_MASK                0x700u</span></div><div class="line"><a name="l13237"></a><span class="lineno">13237</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_SHIFT               8u</span></div><div class="line"><a name="l13238"></a><span class="lineno">13238</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2_WIDTH               3u</span></div><div class="line"><a name="l13239"></a><span class="lineno">13239</span>&#160;<span class="preprocessor">#define SCG_SIRCDIV_SIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCDIV_SIRCDIV2_SHIFT))&amp;SCG_SIRCDIV_SIRCDIV2_MASK)</span></div><div class="line"><a name="l13240"></a><span class="lineno">13240</span>&#160;<span class="comment">/* SIRCCFG Bit Fields */</span></div><div class="line"><a name="l13241"></a><span class="lineno">13241</span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_MASK                   0x1u</span></div><div class="line"><a name="l13242"></a><span class="lineno">13242</span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_SHIFT                  0u</span></div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE_WIDTH                  1u</span></div><div class="line"><a name="l13244"></a><span class="lineno">13244</span>&#160;<span class="preprocessor">#define SCG_SIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SIRCCFG_RANGE_SHIFT))&amp;SCG_SIRCCFG_RANGE_MASK)</span></div><div class="line"><a name="l13245"></a><span class="lineno">13245</span>&#160;<span class="comment">/* FIRCCSR Bit Fields */</span></div><div class="line"><a name="l13246"></a><span class="lineno">13246</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_MASK                  0x1u</span></div><div class="line"><a name="l13247"></a><span class="lineno">13247</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_SHIFT                 0u</span></div><div class="line"><a name="l13248"></a><span class="lineno">13248</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN_WIDTH                 1u</span></div><div class="line"><a name="l13249"></a><span class="lineno">13249</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCEN_SHIFT))&amp;SCG_FIRCCSR_FIRCEN_MASK)</span></div><div class="line"><a name="l13250"></a><span class="lineno">13250</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_MASK              0x8u</span></div><div class="line"><a name="l13251"></a><span class="lineno">13251</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_SHIFT             3u</span></div><div class="line"><a name="l13252"></a><span class="lineno">13252</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF_WIDTH             1u</span></div><div class="line"><a name="l13253"></a><span class="lineno">13253</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCREGOFF(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCREGOFF_SHIFT))&amp;SCG_FIRCCSR_FIRCREGOFF_MASK)</span></div><div class="line"><a name="l13254"></a><span class="lineno">13254</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_MASK                      0x800000u</span></div><div class="line"><a name="l13255"></a><span class="lineno">13255</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_SHIFT                     23u</span></div><div class="line"><a name="l13256"></a><span class="lineno">13256</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK_WIDTH                     1u</span></div><div class="line"><a name="l13257"></a><span class="lineno">13257</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_LK_SHIFT))&amp;SCG_FIRCCSR_LK_MASK)</span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_MASK                 0x1000000u</span></div><div class="line"><a name="l13259"></a><span class="lineno">13259</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_SHIFT                24u</span></div><div class="line"><a name="l13260"></a><span class="lineno">13260</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD_WIDTH                1u</span></div><div class="line"><a name="l13261"></a><span class="lineno">13261</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCVLD_SHIFT))&amp;SCG_FIRCCSR_FIRCVLD_MASK)</span></div><div class="line"><a name="l13262"></a><span class="lineno">13262</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_MASK                 0x2000000u</span></div><div class="line"><a name="l13263"></a><span class="lineno">13263</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_SHIFT                25u</span></div><div class="line"><a name="l13264"></a><span class="lineno">13264</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL_WIDTH                1u</span></div><div class="line"><a name="l13265"></a><span class="lineno">13265</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCSEL_SHIFT))&amp;SCG_FIRCCSR_FIRCSEL_MASK)</span></div><div class="line"><a name="l13266"></a><span class="lineno">13266</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_MASK                 0x4000000u</span></div><div class="line"><a name="l13267"></a><span class="lineno">13267</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_SHIFT                26u</span></div><div class="line"><a name="l13268"></a><span class="lineno">13268</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR_WIDTH                1u</span></div><div class="line"><a name="l13269"></a><span class="lineno">13269</span>&#160;<span class="preprocessor">#define SCG_FIRCCSR_FIRCERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCSR_FIRCERR_SHIFT))&amp;SCG_FIRCCSR_FIRCERR_MASK)</span></div><div class="line"><a name="l13270"></a><span class="lineno">13270</span>&#160;<span class="comment">/* FIRCDIV Bit Fields */</span></div><div class="line"><a name="l13271"></a><span class="lineno">13271</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_MASK                0x7u</span></div><div class="line"><a name="l13272"></a><span class="lineno">13272</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_SHIFT               0u</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1_WIDTH               3u</span></div><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV1_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV1_MASK)</span></div><div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_MASK                0x700u</span></div><div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_SHIFT               8u</span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2_WIDTH               3u</span></div><div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;<span class="preprocessor">#define SCG_FIRCDIV_FIRCDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCDIV_FIRCDIV2_SHIFT))&amp;SCG_FIRCDIV_FIRCDIV2_MASK)</span></div><div class="line"><a name="l13279"></a><span class="lineno">13279</span>&#160;<span class="comment">/* FIRCCFG Bit Fields */</span></div><div class="line"><a name="l13280"></a><span class="lineno">13280</span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_MASK                   0x3u</span></div><div class="line"><a name="l13281"></a><span class="lineno">13281</span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_SHIFT                  0u</span></div><div class="line"><a name="l13282"></a><span class="lineno">13282</span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE_WIDTH                  2u</span></div><div class="line"><a name="l13283"></a><span class="lineno">13283</span>&#160;<span class="preprocessor">#define SCG_FIRCCFG_RANGE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_FIRCCFG_RANGE_SHIFT))&amp;SCG_FIRCCFG_RANGE_MASK)</span></div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;<span class="comment">/* SPLLCSR Bit Fields */</span></div><div class="line"><a name="l13285"></a><span class="lineno">13285</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_MASK                  0x1u</span></div><div class="line"><a name="l13286"></a><span class="lineno">13286</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_SHIFT                 0u</span></div><div class="line"><a name="l13287"></a><span class="lineno">13287</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN_WIDTH                 1u</span></div><div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLEN_SHIFT))&amp;SCG_SPLLCSR_SPLLEN_MASK)</span></div><div class="line"><a name="l13289"></a><span class="lineno">13289</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_MASK                  0x10000u</span></div><div class="line"><a name="l13290"></a><span class="lineno">13290</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_SHIFT                 16u</span></div><div class="line"><a name="l13291"></a><span class="lineno">13291</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM_WIDTH                 1u</span></div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCM_SHIFT))&amp;SCG_SPLLCSR_SPLLCM_MASK)</span></div><div class="line"><a name="l13293"></a><span class="lineno">13293</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_MASK                0x20000u</span></div><div class="line"><a name="l13294"></a><span class="lineno">13294</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_SHIFT               17u</span></div><div class="line"><a name="l13295"></a><span class="lineno">13295</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE_WIDTH               1u</span></div><div class="line"><a name="l13296"></a><span class="lineno">13296</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLCMRE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLCMRE_SHIFT))&amp;SCG_SPLLCSR_SPLLCMRE_MASK)</span></div><div class="line"><a name="l13297"></a><span class="lineno">13297</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_MASK                      0x800000u</span></div><div class="line"><a name="l13298"></a><span class="lineno">13298</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_SHIFT                     23u</span></div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK_WIDTH                     1u</span></div><div class="line"><a name="l13300"></a><span class="lineno">13300</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_LK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_LK_SHIFT))&amp;SCG_SPLLCSR_LK_MASK)</span></div><div class="line"><a name="l13301"></a><span class="lineno">13301</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_MASK                 0x1000000u</span></div><div class="line"><a name="l13302"></a><span class="lineno">13302</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_SHIFT                24u</span></div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD_WIDTH                1u</span></div><div class="line"><a name="l13304"></a><span class="lineno">13304</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLVLD(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLVLD_SHIFT))&amp;SCG_SPLLCSR_SPLLVLD_MASK)</span></div><div class="line"><a name="l13305"></a><span class="lineno">13305</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_MASK                 0x2000000u</span></div><div class="line"><a name="l13306"></a><span class="lineno">13306</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_SHIFT                25u</span></div><div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL_WIDTH                1u</span></div><div class="line"><a name="l13308"></a><span class="lineno">13308</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLSEL_SHIFT))&amp;SCG_SPLLCSR_SPLLSEL_MASK)</span></div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_MASK                 0x4000000u</span></div><div class="line"><a name="l13310"></a><span class="lineno">13310</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_SHIFT                26u</span></div><div class="line"><a name="l13311"></a><span class="lineno">13311</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR_WIDTH                1u</span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;<span class="preprocessor">#define SCG_SPLLCSR_SPLLERR(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCSR_SPLLERR_SHIFT))&amp;SCG_SPLLCSR_SPLLERR_MASK)</span></div><div class="line"><a name="l13313"></a><span class="lineno">13313</span>&#160;<span class="comment">/* SPLLDIV Bit Fields */</span></div><div class="line"><a name="l13314"></a><span class="lineno">13314</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_MASK                0x7u</span></div><div class="line"><a name="l13315"></a><span class="lineno">13315</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_SHIFT               0u</span></div><div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1_WIDTH               3u</span></div><div class="line"><a name="l13317"></a><span class="lineno">13317</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV1_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV1_MASK)</span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_MASK                0x700u</span></div><div class="line"><a name="l13319"></a><span class="lineno">13319</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_SHIFT               8u</span></div><div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2_WIDTH               3u</span></div><div class="line"><a name="l13321"></a><span class="lineno">13321</span>&#160;<span class="preprocessor">#define SCG_SPLLDIV_SPLLDIV2(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLDIV_SPLLDIV2_SHIFT))&amp;SCG_SPLLDIV_SPLLDIV2_MASK)</span></div><div class="line"><a name="l13322"></a><span class="lineno">13322</span>&#160;<span class="comment">/* SPLLCFG Bit Fields */</span></div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_MASK                  0x700u</span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_SHIFT                 8u</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV_WIDTH                 3u</span></div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_PREDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_PREDIV_SHIFT))&amp;SCG_SPLLCFG_PREDIV_MASK)</span></div><div class="line"><a name="l13327"></a><span class="lineno">13327</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_MASK                    0x1F0000u</span></div><div class="line"><a name="l13328"></a><span class="lineno">13328</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_SHIFT                   16u</span></div><div class="line"><a name="l13329"></a><span class="lineno">13329</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT_WIDTH                   5u</span></div><div class="line"><a name="l13330"></a><span class="lineno">13330</span>&#160;<span class="preprocessor">#define SCG_SPLLCFG_MULT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCG_SPLLCFG_MULT_SHIFT))&amp;SCG_SPLLCFG_MULT_MASK)</span></div><div class="line"><a name="l13331"></a><span class="lineno">13331</span>&#160; <span class="comment">/* end of group SCG_Register_Masks */</span></div><div class="line"><a name="l13335"></a><span class="lineno">13335</span>&#160;</div><div class="line"><a name="l13336"></a><span class="lineno">13336</span>&#160; <span class="comment">/* end of group SCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13340"></a><span class="lineno">13340</span>&#160;</div><div class="line"><a name="l13341"></a><span class="lineno">13341</span>&#160;</div><div class="line"><a name="l13342"></a><span class="lineno">13342</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13343"></a><span class="lineno">13343</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l13344"></a><span class="lineno">13344</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13345"></a><span class="lineno">13345</span>&#160;</div><div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html">13355</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13356"></a><span class="lineno">13356</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#af9ee8ca1b76072d00ab2b4f8fa92aae9">13357</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#af9ee8ca1b76072d00ab2b4f8fa92aae9">CHIPCTL</a>;                           </div><div class="line"><a name="l13358"></a><span class="lineno">13358</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l13359"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a129f984e5cf5be10cc192f9e111ee9d8">13359</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a129f984e5cf5be10cc192f9e111ee9d8">FTMOPT0</a>;                           </div><div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a9b6d6c720a840132d193ee78ab35a03e">13360</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a9b6d6c720a840132d193ee78ab35a03e">LPOCLKS</a>;                           </div><div class="line"><a name="l13361"></a><span class="lineno">13361</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#afa7fc85055b32d473a1422b65e728f0e">13362</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#afa7fc85055b32d473a1422b65e728f0e">ADCOPT</a>;                            </div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a08a864f18549413259a460d0df70e0db">13363</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a08a864f18549413259a460d0df70e0db">FTMOPT1</a>;                           </div><div class="line"><a name="l13364"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acd433c9b192aba12aec960cf972b9242">13364</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#acd433c9b192aba12aec960cf972b9242">MISCTRL0</a>;                          </div><div class="line"><a name="l13365"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa0cc6989bad0d61b42a26c11421366e1">13365</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aa0cc6989bad0d61b42a26c11421366e1">SDID</a>;                              </div><div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;       uint8_t RESERVED_3[24];</div><div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa104026e600e11c4550a051d6782b686">13367</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#aa104026e600e11c4550a051d6782b686">PLATCGC</a>;                           </div><div class="line"><a name="l13368"></a><span class="lineno">13368</span>&#160;       uint8_t RESERVED_4[8];</div><div class="line"><a name="l13369"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#afe10e16b63a31be8107001bc98697bb6">13369</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#afe10e16b63a31be8107001bc98697bb6">FCFG1</a>;                             </div><div class="line"><a name="l13370"></a><span class="lineno">13370</span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a514edb1654bce0dff292e745ef083f43">13371</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a514edb1654bce0dff292e745ef083f43">UIDH</a>;                              </div><div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a304886a380456f3aadaa4f98d4587a0b">13372</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a304886a380456f3aadaa4f98d4587a0b">UIDMH</a>;                             </div><div class="line"><a name="l13373"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab09945abfec99720b39de81dfc88ab06">13373</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ab09945abfec99720b39de81dfc88ab06">UIDML</a>;                             </div><div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1d1a378e609a6f95fcbfaded2f4b468b">13374</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a1d1a378e609a6f95fcbfaded2f4b468b">UIDL</a>;                              </div><div class="line"><a name="l13375"></a><span class="lineno">13375</span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l13376"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad96b35f0b4bd6e8fd0a29f6abd01d56b">13376</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ad96b35f0b4bd6e8fd0a29f6abd01d56b">CLKDIV4</a>;                           </div><div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3f4177eb1738cfc09852861c741cdc81">13377</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a3f4177eb1738cfc09852861c741cdc81">MISCTRL1</a>;                          </div><div class="line"><a name="l13378"></a><span class="lineno">13378</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="struct_s_i_m___type.html">SIM_MemMapPtr</a>;</div><div class="line"><a name="l13379"></a><span class="lineno">13379</span>&#160;</div><div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gac19eb52a6abc43fbf4a6883351cde6c1">13381</a></span>&#160;<span class="preprocessor">#define SIM_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l13382"></a><span class="lineno">13382</span>&#160;</div><div class="line"><a name="l13383"></a><span class="lineno">13383</span>&#160;</div><div class="line"><a name="l13384"></a><span class="lineno">13384</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700">13386</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40048000u)</span></div><div class="line"><a name="l13387"></a><span class="lineno">13387</span>&#160;</div><div class="line"><a name="l13388"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e">13388</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;</div><div class="line"><a name="l13390"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d">13390</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l13391"></a><span class="lineno">13391</span>&#160;</div><div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91">13392</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l13393"></a><span class="lineno">13393</span>&#160;</div><div class="line"><a name="l13394"></a><span class="lineno">13394</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13395"></a><span class="lineno">13395</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l13396"></a><span class="lineno">13396</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13397"></a><span class="lineno">13397</span>&#160;</div><div class="line"><a name="l13403"></a><span class="lineno">13403</span>&#160;<span class="comment">/* CHIPCTL Bit Fields */</span></div><div class="line"><a name="l13404"></a><span class="lineno">13404</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK       0xFu</span></div><div class="line"><a name="l13405"></a><span class="lineno">13405</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT      0u</span></div><div class="line"><a name="l13406"></a><span class="lineno">13406</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN_WIDTH      4u</span></div><div class="line"><a name="l13407"></a><span class="lineno">13407</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_INTERLEAVE_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT))&amp;SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK)</span></div><div class="line"><a name="l13408"></a><span class="lineno">13408</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_MASK               0xF0u</span></div><div class="line"><a name="l13409"></a><span class="lineno">13409</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_SHIFT              4u</span></div><div class="line"><a name="l13410"></a><span class="lineno">13410</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL_WIDTH              4u</span></div><div class="line"><a name="l13411"></a><span class="lineno">13411</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTSEL_SHIFT))&amp;SIM_CHIPCTL_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_MASK               0x700u</span></div><div class="line"><a name="l13413"></a><span class="lineno">13413</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_SHIFT              8u</span></div><div class="line"><a name="l13414"></a><span class="lineno">13414</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV_WIDTH              3u</span></div><div class="line"><a name="l13415"></a><span class="lineno">13415</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTDIV(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTDIV_SHIFT))&amp;SIM_CHIPCTL_CLKOUTDIV_MASK)</span></div><div class="line"><a name="l13416"></a><span class="lineno">13416</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_MASK                0x800u</span></div><div class="line"><a name="l13417"></a><span class="lineno">13417</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_SHIFT               11u</span></div><div class="line"><a name="l13418"></a><span class="lineno">13418</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN_WIDTH               1u</span></div><div class="line"><a name="l13419"></a><span class="lineno">13419</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_CLKOUTEN(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_CLKOUTEN_SHIFT))&amp;SIM_CHIPCTL_CLKOUTEN_MASK)</span></div><div class="line"><a name="l13420"></a><span class="lineno">13420</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_MASK            0x1000u</span></div><div class="line"><a name="l13421"></a><span class="lineno">13421</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_SHIFT           12u</span></div><div class="line"><a name="l13422"></a><span class="lineno">13422</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL_WIDTH           1u</span></div><div class="line"><a name="l13423"></a><span class="lineno">13423</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_TRACECLK_SEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_TRACECLK_SEL_SHIFT))&amp;SIM_CHIPCTL_TRACECLK_SEL_MASK)</span></div><div class="line"><a name="l13424"></a><span class="lineno">13424</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_MASK              0x2000u</span></div><div class="line"><a name="l13425"></a><span class="lineno">13425</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_SHIFT             13u</span></div><div class="line"><a name="l13426"></a><span class="lineno">13426</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL_WIDTH             1u</span></div><div class="line"><a name="l13427"></a><span class="lineno">13427</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_PDB_BB_SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_PDB_BB_SEL_SHIFT))&amp;SIM_CHIPCTL_PDB_BB_SEL_MASK)</span></div><div class="line"><a name="l13428"></a><span class="lineno">13428</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_MASK              0x70000u</span></div><div class="line"><a name="l13429"></a><span class="lineno">13429</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_SHIFT             16u</span></div><div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY_WIDTH             3u</span></div><div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLY(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLY_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLY_MASK)</span></div><div class="line"><a name="l13432"></a><span class="lineno">13432</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_MASK            0x80000u</span></div><div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT           19u</span></div><div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN_WIDTH           1u</span></div><div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_ADC_SUPPLYEN(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_ADC_SUPPLYEN_SHIFT))&amp;SIM_CHIPCTL_ADC_SUPPLYEN_MASK)</span></div><div class="line"><a name="l13436"></a><span class="lineno">13436</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_MASK             0x100000u</span></div><div class="line"><a name="l13437"></a><span class="lineno">13437</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_SHIFT            20u</span></div><div class="line"><a name="l13438"></a><span class="lineno">13438</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN_WIDTH            1u</span></div><div class="line"><a name="l13439"></a><span class="lineno">13439</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAMU_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAMU_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAMU_RETEN_MASK)</span></div><div class="line"><a name="l13440"></a><span class="lineno">13440</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_MASK             0x200000u</span></div><div class="line"><a name="l13441"></a><span class="lineno">13441</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_SHIFT            21u</span></div><div class="line"><a name="l13442"></a><span class="lineno">13442</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN_WIDTH            1u</span></div><div class="line"><a name="l13443"></a><span class="lineno">13443</span>&#160;<span class="preprocessor">#define SIM_CHIPCTL_SRAML_RETEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CHIPCTL_SRAML_RETEN_SHIFT))&amp;SIM_CHIPCTL_SRAML_RETEN_MASK)</span></div><div class="line"><a name="l13444"></a><span class="lineno">13444</span>&#160;<span class="comment">/* FTMOPT0 Bit Fields */</span></div><div class="line"><a name="l13445"></a><span class="lineno">13445</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_MASK             0x7u</span></div><div class="line"><a name="l13446"></a><span class="lineno">13446</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_SHIFT            0u</span></div><div class="line"><a name="l13447"></a><span class="lineno">13447</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL_WIDTH            3u</span></div><div class="line"><a name="l13448"></a><span class="lineno">13448</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0FLTxSEL_MASK)</span></div><div class="line"><a name="l13449"></a><span class="lineno">13449</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_MASK             0x70u</span></div><div class="line"><a name="l13450"></a><span class="lineno">13450</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_SHIFT            4u</span></div><div class="line"><a name="l13451"></a><span class="lineno">13451</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL_WIDTH            3u</span></div><div class="line"><a name="l13452"></a><span class="lineno">13452</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1FLTxSEL_MASK)</span></div><div class="line"><a name="l13453"></a><span class="lineno">13453</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_MASK             0x700u</span></div><div class="line"><a name="l13454"></a><span class="lineno">13454</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_SHIFT            8u</span></div><div class="line"><a name="l13455"></a><span class="lineno">13455</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL_WIDTH            3u</span></div><div class="line"><a name="l13456"></a><span class="lineno">13456</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2FLTxSEL_MASK)</span></div><div class="line"><a name="l13457"></a><span class="lineno">13457</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_MASK             0x7000u</span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_SHIFT            12u</span></div><div class="line"><a name="l13459"></a><span class="lineno">13459</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL_WIDTH            3u</span></div><div class="line"><a name="l13460"></a><span class="lineno">13460</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3FLTxSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3FLTxSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3FLTxSEL_MASK)</span></div><div class="line"><a name="l13461"></a><span class="lineno">13461</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_MASK              0x30000u</span></div><div class="line"><a name="l13462"></a><span class="lineno">13462</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_SHIFT             16u</span></div><div class="line"><a name="l13463"></a><span class="lineno">13463</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13464"></a><span class="lineno">13464</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM4CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM4CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM4CLKSEL_MASK)</span></div><div class="line"><a name="l13465"></a><span class="lineno">13465</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_MASK              0xC0000u</span></div><div class="line"><a name="l13466"></a><span class="lineno">13466</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_SHIFT             18u</span></div><div class="line"><a name="l13467"></a><span class="lineno">13467</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13468"></a><span class="lineno">13468</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM5CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM5CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM5CLKSEL_MASK)</span></div><div class="line"><a name="l13469"></a><span class="lineno">13469</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_MASK              0x300000u</span></div><div class="line"><a name="l13470"></a><span class="lineno">13470</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_SHIFT             20u</span></div><div class="line"><a name="l13471"></a><span class="lineno">13471</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13472"></a><span class="lineno">13472</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM6CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM6CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM6CLKSEL_MASK)</span></div><div class="line"><a name="l13473"></a><span class="lineno">13473</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_MASK              0xC00000u</span></div><div class="line"><a name="l13474"></a><span class="lineno">13474</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_SHIFT             22u</span></div><div class="line"><a name="l13475"></a><span class="lineno">13475</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13476"></a><span class="lineno">13476</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM7CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM7CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM7CLKSEL_MASK)</span></div><div class="line"><a name="l13477"></a><span class="lineno">13477</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_MASK              0x3000000u</span></div><div class="line"><a name="l13478"></a><span class="lineno">13478</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_SHIFT             24u</span></div><div class="line"><a name="l13479"></a><span class="lineno">13479</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13480"></a><span class="lineno">13480</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM0CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM0CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM0CLKSEL_MASK)</span></div><div class="line"><a name="l13481"></a><span class="lineno">13481</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_MASK              0xC000000u</span></div><div class="line"><a name="l13482"></a><span class="lineno">13482</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_SHIFT             26u</span></div><div class="line"><a name="l13483"></a><span class="lineno">13483</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13484"></a><span class="lineno">13484</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM1CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM1CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM1CLKSEL_MASK)</span></div><div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_MASK              0x30000000u</span></div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_SHIFT             28u</span></div><div class="line"><a name="l13487"></a><span class="lineno">13487</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13488"></a><span class="lineno">13488</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM2CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM2CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM2CLKSEL_MASK)</span></div><div class="line"><a name="l13489"></a><span class="lineno">13489</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_MASK              0xC0000000u</span></div><div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_SHIFT             30u</span></div><div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL_WIDTH             2u</span></div><div class="line"><a name="l13492"></a><span class="lineno">13492</span>&#160;<span class="preprocessor">#define SIM_FTMOPT0_FTM3CLKSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT0_FTM3CLKSEL_SHIFT))&amp;SIM_FTMOPT0_FTM3CLKSEL_MASK)</span></div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="comment">/* LPOCLKS Bit Fields */</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_MASK              0x1u</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_SHIFT             0u</span></div><div class="line"><a name="l13496"></a><span class="lineno">13496</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN_WIDTH             1u</span></div><div class="line"><a name="l13497"></a><span class="lineno">13497</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO1KCLKEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO1KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO1KCLKEN_MASK)</span></div><div class="line"><a name="l13498"></a><span class="lineno">13498</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_MASK             0x2u</span></div><div class="line"><a name="l13499"></a><span class="lineno">13499</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_SHIFT            1u</span></div><div class="line"><a name="l13500"></a><span class="lineno">13500</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN_WIDTH            1u</span></div><div class="line"><a name="l13501"></a><span class="lineno">13501</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPO32KCLKEN(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPO32KCLKEN_SHIFT))&amp;SIM_LPOCLKS_LPO32KCLKEN_MASK)</span></div><div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_MASK               0xCu</span></div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_SHIFT              2u</span></div><div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL_WIDTH              2u</span></div><div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_LPOCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_LPOCLKSEL_SHIFT))&amp;SIM_LPOCLKS_LPOCLKSEL_MASK)</span></div><div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_MASK               0x30u</span></div><div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_SHIFT              4u</span></div><div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL_WIDTH              2u</span></div><div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;<span class="preprocessor">#define SIM_LPOCLKS_RTCCLKSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_LPOCLKS_RTCCLKSEL_SHIFT))&amp;SIM_LPOCLKS_RTCCLKSEL_MASK)</span></div><div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;<span class="comment">/* ADCOPT Bit Fields */</span></div><div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_MASK               0x1u</span></div><div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_SHIFT              0u</span></div><div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL_WIDTH              1u</span></div><div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_MASK             0xEu</span></div><div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_SHIFT            1u</span></div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG_WIDTH            3u</span></div><div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC0SWPRETRG_MASK)</span></div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_MASK            0x30u</span></div><div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_SHIFT           4u</span></div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL_WIDTH           2u</span></div><div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC0PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC0PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC0PRETRGSEL_MASK)</span></div><div class="line"><a name="l13523"></a><span class="lineno">13523</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_MASK               0x100u</span></div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_SHIFT              8u</span></div><div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL_WIDTH              1u</span></div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1TRGSEL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1TRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1TRGSEL_MASK)</span></div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_MASK             0xE00u</span></div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_SHIFT            9u</span></div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG_WIDTH            3u</span></div><div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1SWPRETRG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1SWPRETRG_SHIFT))&amp;SIM_ADCOPT_ADC1SWPRETRG_MASK)</span></div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_MASK            0x3000u</span></div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_SHIFT           12u</span></div><div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL_WIDTH           2u</span></div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;<span class="preprocessor">#define SIM_ADCOPT_ADC1PRETRGSEL(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_ADCOPT_ADC1PRETRGSEL_SHIFT))&amp;SIM_ADCOPT_ADC1PRETRGSEL_MASK)</span></div><div class="line"><a name="l13535"></a><span class="lineno">13535</span>&#160;<span class="comment">/* FTMOPT1 Bit Fields */</span></div><div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_MASK             0x1u</span></div><div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_SHIFT            0u</span></div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM0SYNCBIT_MASK)</span></div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_MASK             0x2u</span></div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_SHIFT            1u</span></div><div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM1SYNCBIT_MASK)</span></div><div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_MASK             0x4u</span></div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_SHIFT            2u</span></div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM2SYNCBIT_MASK)</span></div><div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_MASK             0x8u</span></div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_SHIFT            3u</span></div><div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM3SYNCBIT_MASK)</span></div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_MASK              0x30u</span></div><div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_SHIFT             4u</span></div><div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL_WIDTH             2u</span></div><div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM1CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM1CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM1CH0SEL_MASK)</span></div><div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_MASK              0xC0u</span></div><div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_SHIFT             6u</span></div><div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL_WIDTH             2u</span></div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH0SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH0SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH0SEL_MASK)</span></div><div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_MASK              0x100u</span></div><div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_SHIFT             8u</span></div><div class="line"><a name="l13562"></a><span class="lineno">13562</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL_WIDTH             1u</span></div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM2CH1SEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM2CH1SEL_SHIFT))&amp;SIM_FTMOPT1_FTM2CH1SEL_MASK)</span></div><div class="line"><a name="l13564"></a><span class="lineno">13564</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_MASK             0x800u</span></div><div class="line"><a name="l13565"></a><span class="lineno">13565</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_SHIFT            11u</span></div><div class="line"><a name="l13566"></a><span class="lineno">13566</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13567"></a><span class="lineno">13567</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM4SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM4SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM4SYNCBIT_MASK)</span></div><div class="line"><a name="l13568"></a><span class="lineno">13568</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_MASK             0x1000u</span></div><div class="line"><a name="l13569"></a><span class="lineno">13569</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_SHIFT            12u</span></div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13571"></a><span class="lineno">13571</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM5SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM5SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM5SYNCBIT_MASK)</span></div><div class="line"><a name="l13572"></a><span class="lineno">13572</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_MASK             0x2000u</span></div><div class="line"><a name="l13573"></a><span class="lineno">13573</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_SHIFT            13u</span></div><div class="line"><a name="l13574"></a><span class="lineno">13574</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13575"></a><span class="lineno">13575</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM6SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM6SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM6SYNCBIT_MASK)</span></div><div class="line"><a name="l13576"></a><span class="lineno">13576</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_MASK             0x4000u</span></div><div class="line"><a name="l13577"></a><span class="lineno">13577</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_SHIFT            14u</span></div><div class="line"><a name="l13578"></a><span class="lineno">13578</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT_WIDTH            1u</span></div><div class="line"><a name="l13579"></a><span class="lineno">13579</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM7SYNCBIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM7SYNCBIT_SHIFT))&amp;SIM_FTMOPT1_FTM7SYNCBIT_MASK)</span></div><div class="line"><a name="l13580"></a><span class="lineno">13580</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_MASK                0x8000u</span></div><div class="line"><a name="l13581"></a><span class="lineno">13581</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_SHIFT               15u</span></div><div class="line"><a name="l13582"></a><span class="lineno">13582</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK_WIDTH               1u</span></div><div class="line"><a name="l13583"></a><span class="lineno">13583</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTMGLDOK(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTMGLDOK_SHIFT))&amp;SIM_FTMOPT1_FTMGLDOK_MASK)</span></div><div class="line"><a name="l13584"></a><span class="lineno">13584</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_MASK             0xFF0000u</span></div><div class="line"><a name="l13585"></a><span class="lineno">13585</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_SHIFT            16u</span></div><div class="line"><a name="l13586"></a><span class="lineno">13586</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL_WIDTH            8u</span></div><div class="line"><a name="l13587"></a><span class="lineno">13587</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM0_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM0_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM0_OUTSEL_MASK)</span></div><div class="line"><a name="l13588"></a><span class="lineno">13588</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_MASK             0xFF000000u</span></div><div class="line"><a name="l13589"></a><span class="lineno">13589</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_SHIFT            24u</span></div><div class="line"><a name="l13590"></a><span class="lineno">13590</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL_WIDTH            8u</span></div><div class="line"><a name="l13591"></a><span class="lineno">13591</span>&#160;<span class="preprocessor">#define SIM_FTMOPT1_FTM3_OUTSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FTMOPT1_FTM3_OUTSEL_SHIFT))&amp;SIM_FTMOPT1_FTM3_OUTSEL_MASK)</span></div><div class="line"><a name="l13592"></a><span class="lineno">13592</span>&#160;<span class="comment">/* MISCTRL0 Bit Fields */</span></div><div class="line"><a name="l13593"></a><span class="lineno">13593</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_MASK       0x4000u</span></div><div class="line"><a name="l13594"></a><span class="lineno">13594</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_SHIFT      14u</span></div><div class="line"><a name="l13595"></a><span class="lineno">13595</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN_WIDTH      1u</span></div><div class="line"><a name="l13596"></a><span class="lineno">13596</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM_GTB_SPLIT_EN(x)         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM_GTB_SPLIT_EN_SHIFT))&amp;SIM_MISCTRL0_FTM_GTB_SPLIT_EN_MASK)</span></div><div class="line"><a name="l13597"></a><span class="lineno">13597</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_MASK          0x10000u</span></div><div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT         16u</span></div><div class="line"><a name="l13599"></a><span class="lineno">13599</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13600"></a><span class="lineno">13600</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM0_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM0_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM0_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13601"></a><span class="lineno">13601</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_MASK          0x20000u</span></div><div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT         17u</span></div><div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM1_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM1_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM1_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_MASK          0x40000u</span></div><div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT         18u</span></div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13608"></a><span class="lineno">13608</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM2_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM2_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM2_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13609"></a><span class="lineno">13609</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_MASK          0x80000u</span></div><div class="line"><a name="l13610"></a><span class="lineno">13610</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT         19u</span></div><div class="line"><a name="l13611"></a><span class="lineno">13611</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13612"></a><span class="lineno">13612</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM3_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM3_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM3_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_MASK          0x100000u</span></div><div class="line"><a name="l13614"></a><span class="lineno">13614</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_SHIFT         20u</span></div><div class="line"><a name="l13615"></a><span class="lineno">13615</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13616"></a><span class="lineno">13616</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM4_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM4_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM4_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13617"></a><span class="lineno">13617</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_MASK          0x200000u</span></div><div class="line"><a name="l13618"></a><span class="lineno">13618</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_SHIFT         21u</span></div><div class="line"><a name="l13619"></a><span class="lineno">13619</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13620"></a><span class="lineno">13620</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM5_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM5_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM5_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13621"></a><span class="lineno">13621</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_MASK          0x400000u</span></div><div class="line"><a name="l13622"></a><span class="lineno">13622</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_SHIFT         22u</span></div><div class="line"><a name="l13623"></a><span class="lineno">13623</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13624"></a><span class="lineno">13624</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM6_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM6_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM6_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_MASK          0x800000u</span></div><div class="line"><a name="l13626"></a><span class="lineno">13626</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_SHIFT         23u</span></div><div class="line"><a name="l13627"></a><span class="lineno">13627</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL_WIDTH         1u</span></div><div class="line"><a name="l13628"></a><span class="lineno">13628</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_FTM7_OBE_CTRL(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_FTM7_OBE_CTRL_SHIFT))&amp;SIM_MISCTRL0_FTM7_OBE_CTRL_MASK)</span></div><div class="line"><a name="l13629"></a><span class="lineno">13629</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_MASK           0x1000000u</span></div><div class="line"><a name="l13630"></a><span class="lineno">13630</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_SHIFT          24u</span></div><div class="line"><a name="l13631"></a><span class="lineno">13631</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE_WIDTH          1u</span></div><div class="line"><a name="l13632"></a><span class="lineno">13632</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_OBE(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_RMII_CLK_OBE_SHIFT))&amp;SIM_MISCTRL0_RMII_CLK_OBE_MASK)</span></div><div class="line"><a name="l13633"></a><span class="lineno">13633</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_MASK           0x2000000u</span></div><div class="line"><a name="l13634"></a><span class="lineno">13634</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_SHIFT          25u</span></div><div class="line"><a name="l13635"></a><span class="lineno">13635</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL_WIDTH          1u</span></div><div class="line"><a name="l13636"></a><span class="lineno">13636</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_RMII_CLK_SEL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_RMII_CLK_SEL_SHIFT))&amp;SIM_MISCTRL0_RMII_CLK_SEL_MASK)</span></div><div class="line"><a name="l13637"></a><span class="lineno">13637</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_MASK           0x4000000u</span></div><div class="line"><a name="l13638"></a><span class="lineno">13638</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_SHIFT          26u</span></div><div class="line"><a name="l13639"></a><span class="lineno">13639</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL_WIDTH          1u</span></div><div class="line"><a name="l13640"></a><span class="lineno">13640</span>&#160;<span class="preprocessor">#define SIM_MISCTRL0_QSPI_CLK_SEL(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL0_QSPI_CLK_SEL_SHIFT))&amp;SIM_MISCTRL0_QSPI_CLK_SEL_MASK)</span></div><div class="line"><a name="l13641"></a><span class="lineno">13641</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l13642"></a><span class="lineno">13642</span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_MASK                   0xFFu</span></div><div class="line"><a name="l13643"></a><span class="lineno">13643</span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_SHIFT                  0u</span></div><div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES_WIDTH                  8u</span></div><div class="line"><a name="l13645"></a><span class="lineno">13645</span>&#160;<span class="preprocessor">#define SIM_SDID_FEATURES(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FEATURES_SHIFT))&amp;SIM_SDID_FEATURES_MASK)</span></div><div class="line"><a name="l13646"></a><span class="lineno">13646</span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_MASK                    0xF00u</span></div><div class="line"><a name="l13647"></a><span class="lineno">13647</span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_SHIFT                   8u</span></div><div class="line"><a name="l13648"></a><span class="lineno">13648</span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE_WIDTH                   4u</span></div><div class="line"><a name="l13649"></a><span class="lineno">13649</span>&#160;<span class="preprocessor">#define SIM_SDID_PACKAGE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PACKAGE_SHIFT))&amp;SIM_SDID_PACKAGE_MASK)</span></div><div class="line"><a name="l13650"></a><span class="lineno">13650</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l13651"></a><span class="lineno">13651</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12u</span></div><div class="line"><a name="l13652"></a><span class="lineno">13652</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4u</span></div><div class="line"><a name="l13653"></a><span class="lineno">13653</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l13654"></a><span class="lineno">13654</span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l13655"></a><span class="lineno">13655</span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_SHIFT                   16u</span></div><div class="line"><a name="l13656"></a><span class="lineno">13656</span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE_WIDTH                   4u</span></div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="preprocessor">#define SIM_SDID_RAMSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_RAMSIZE_SHIFT))&amp;SIM_SDID_RAMSIZE_MASK)</span></div><div class="line"><a name="l13658"></a><span class="lineno">13658</span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_MASK                   0xF00000u</span></div><div class="line"><a name="l13659"></a><span class="lineno">13659</span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_SHIFT                  20u</span></div><div class="line"><a name="l13660"></a><span class="lineno">13660</span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE_WIDTH                  4u</span></div><div class="line"><a name="l13661"></a><span class="lineno">13661</span>&#160;<span class="preprocessor">#define SIM_SDID_DERIVATE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DERIVATE_SHIFT))&amp;SIM_SDID_DERIVATE_MASK)</span></div><div class="line"><a name="l13662"></a><span class="lineno">13662</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_MASK                  0xF000000u</span></div><div class="line"><a name="l13663"></a><span class="lineno">13663</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_SHIFT                 24u</span></div><div class="line"><a name="l13664"></a><span class="lineno">13664</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES_WIDTH                 4u</span></div><div class="line"><a name="l13665"></a><span class="lineno">13665</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBSERIES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBSERIES_SHIFT))&amp;SIM_SDID_SUBSERIES_MASK)</span></div><div class="line"><a name="l13666"></a><span class="lineno">13666</span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_MASK                 0xF0000000u</span></div><div class="line"><a name="l13667"></a><span class="lineno">13667</span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_SHIFT                28u</span></div><div class="line"><a name="l13668"></a><span class="lineno">13668</span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION_WIDTH                4u</span></div><div class="line"><a name="l13669"></a><span class="lineno">13669</span>&#160;<span class="preprocessor">#define SIM_SDID_GENERATION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_GENERATION_SHIFT))&amp;SIM_SDID_GENERATION_MASK)</span></div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="comment">/* PLATCGC Bit Fields */</span></div><div class="line"><a name="l13671"></a><span class="lineno">13671</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_MASK                 0x1u</span></div><div class="line"><a name="l13672"></a><span class="lineno">13672</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_SHIFT                0u</span></div><div class="line"><a name="l13673"></a><span class="lineno">13673</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM_WIDTH                1u</span></div><div class="line"><a name="l13674"></a><span class="lineno">13674</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMSCM(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMSCM_SHIFT))&amp;SIM_PLATCGC_CGCMSCM_MASK)</span></div><div class="line"><a name="l13675"></a><span class="lineno">13675</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_MASK                  0x2u</span></div><div class="line"><a name="l13676"></a><span class="lineno">13676</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_SHIFT                 1u</span></div><div class="line"><a name="l13677"></a><span class="lineno">13677</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU_WIDTH                 1u</span></div><div class="line"><a name="l13678"></a><span class="lineno">13678</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCMPU(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCMPU_SHIFT))&amp;SIM_PLATCGC_CGCMPU_MASK)</span></div><div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_MASK                  0x4u</span></div><div class="line"><a name="l13680"></a><span class="lineno">13680</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_SHIFT                 2u</span></div><div class="line"><a name="l13681"></a><span class="lineno">13681</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA_WIDTH                 1u</span></div><div class="line"><a name="l13682"></a><span class="lineno">13682</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCDMA(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCDMA_SHIFT))&amp;SIM_PLATCGC_CGCDMA_MASK)</span></div><div class="line"><a name="l13683"></a><span class="lineno">13683</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_MASK                  0x8u</span></div><div class="line"><a name="l13684"></a><span class="lineno">13684</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_SHIFT                 3u</span></div><div class="line"><a name="l13685"></a><span class="lineno">13685</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM_WIDTH                 1u</span></div><div class="line"><a name="l13686"></a><span class="lineno">13686</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCERM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCERM_SHIFT))&amp;SIM_PLATCGC_CGCERM_MASK)</span></div><div class="line"><a name="l13687"></a><span class="lineno">13687</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_MASK                  0x10u</span></div><div class="line"><a name="l13688"></a><span class="lineno">13688</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_SHIFT                 4u</span></div><div class="line"><a name="l13689"></a><span class="lineno">13689</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM_WIDTH                 1u</span></div><div class="line"><a name="l13690"></a><span class="lineno">13690</span>&#160;<span class="preprocessor">#define SIM_PLATCGC_CGCEIM(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_PLATCGC_CGCEIM_SHIFT))&amp;SIM_PLATCGC_CGCEIM_MASK)</span></div><div class="line"><a name="l13691"></a><span class="lineno">13691</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l13692"></a><span class="lineno">13692</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF000u</span></div><div class="line"><a name="l13693"></a><span class="lineno">13693</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   12u</span></div><div class="line"><a name="l13694"></a><span class="lineno">13694</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_WIDTH                   4u</span></div><div class="line"><a name="l13695"></a><span class="lineno">13695</span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_MASK                0xF0000u</span></div><div class="line"><a name="l13697"></a><span class="lineno">13697</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_SHIFT               16u</span></div><div class="line"><a name="l13698"></a><span class="lineno">13698</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE_WIDTH               4u</span></div><div class="line"><a name="l13699"></a><span class="lineno">13699</span>&#160;<span class="preprocessor">#define SIM_FCFG1_EEERAMSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EEERAMSIZE_SHIFT))&amp;SIM_FCFG1_EEERAMSIZE_MASK)</span></div><div class="line"><a name="l13700"></a><span class="lineno">13700</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l13701"></a><span class="lineno">13701</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l13702"></a><span class="lineno">13702</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_SHIFT                 0u</span></div><div class="line"><a name="l13703"></a><span class="lineno">13703</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96_WIDTH                 32u</span></div><div class="line"><a name="l13704"></a><span class="lineno">13704</span>&#160;<span class="preprocessor">#define SIM_UIDH_UID127_96(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID127_96_SHIFT))&amp;SIM_UIDH_UID127_96_MASK)</span></div><div class="line"><a name="l13705"></a><span class="lineno">13705</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l13706"></a><span class="lineno">13706</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l13707"></a><span class="lineno">13707</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_SHIFT                 0u</span></div><div class="line"><a name="l13708"></a><span class="lineno">13708</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64_WIDTH                 32u</span></div><div class="line"><a name="l13709"></a><span class="lineno">13709</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID95_64(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID95_64_SHIFT))&amp;SIM_UIDMH_UID95_64_MASK)</span></div><div class="line"><a name="l13710"></a><span class="lineno">13710</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l13711"></a><span class="lineno">13711</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l13712"></a><span class="lineno">13712</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_SHIFT                 0u</span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32_WIDTH                 32u</span></div><div class="line"><a name="l13714"></a><span class="lineno">13714</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID63_32(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID63_32_SHIFT))&amp;SIM_UIDML_UID63_32_MASK)</span></div><div class="line"><a name="l13715"></a><span class="lineno">13715</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l13716"></a><span class="lineno">13716</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l13717"></a><span class="lineno">13717</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_SHIFT                   0u</span></div><div class="line"><a name="l13718"></a><span class="lineno">13718</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0_WIDTH                   32u</span></div><div class="line"><a name="l13719"></a><span class="lineno">13719</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID31_0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID31_0_SHIFT))&amp;SIM_UIDL_UID31_0_MASK)</span></div><div class="line"><a name="l13720"></a><span class="lineno">13720</span>&#160;<span class="comment">/* CLKDIV4 Bit Fields */</span></div><div class="line"><a name="l13721"></a><span class="lineno">13721</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_MASK               0x1u</span></div><div class="line"><a name="l13722"></a><span class="lineno">13722</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_SHIFT              0u</span></div><div class="line"><a name="l13723"></a><span class="lineno">13723</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC_WIDTH              1u</span></div><div class="line"><a name="l13724"></a><span class="lineno">13724</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEFRAC(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEFRAC_SHIFT))&amp;SIM_CLKDIV4_TRACEFRAC_MASK)</span></div><div class="line"><a name="l13725"></a><span class="lineno">13725</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_MASK                0xEu</span></div><div class="line"><a name="l13726"></a><span class="lineno">13726</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_SHIFT               1u</span></div><div class="line"><a name="l13727"></a><span class="lineno">13727</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV_WIDTH               3u</span></div><div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIV(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIV_SHIFT))&amp;SIM_CLKDIV4_TRACEDIV_MASK)</span></div><div class="line"><a name="l13729"></a><span class="lineno">13729</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_MASK              0x10000000u</span></div><div class="line"><a name="l13730"></a><span class="lineno">13730</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_SHIFT             28u</span></div><div class="line"><a name="l13731"></a><span class="lineno">13731</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN_WIDTH             1u</span></div><div class="line"><a name="l13732"></a><span class="lineno">13732</span>&#160;<span class="preprocessor">#define SIM_CLKDIV4_TRACEDIVEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV4_TRACEDIVEN_SHIFT))&amp;SIM_CLKDIV4_TRACEDIVEN_MASK)</span></div><div class="line"><a name="l13733"></a><span class="lineno">13733</span>&#160;<span class="comment">/* MISCTRL1 Bit Fields */</span></div><div class="line"><a name="l13734"></a><span class="lineno">13734</span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_MASK                 0x1u</span></div><div class="line"><a name="l13735"></a><span class="lineno">13735</span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_SHIFT                0u</span></div><div class="line"><a name="l13736"></a><span class="lineno">13736</span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG_WIDTH                1u</span></div><div class="line"><a name="l13737"></a><span class="lineno">13737</span>&#160;<span class="preprocessor">#define SIM_MISCTRL1_SW_TRG(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_MISCTRL1_SW_TRG_SHIFT))&amp;SIM_MISCTRL1_SW_TRG_MASK)</span></div><div class="line"><a name="l13738"></a><span class="lineno">13738</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l13742"></a><span class="lineno">13742</span>&#160;</div><div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13747"></a><span class="lineno">13747</span>&#160;</div><div class="line"><a name="l13748"></a><span class="lineno">13748</span>&#160;</div><div class="line"><a name="l13749"></a><span class="lineno">13749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13750"></a><span class="lineno">13750</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13752"></a><span class="lineno">13752</span>&#160;</div><div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html">13762</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a8b794eb1d4b25870a6e13f1e9768cf05">13763</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a8b794eb1d4b25870a6e13f1e9768cf05">VERID</a>;                             </div><div class="line"><a name="l13764"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a7624edccbb7f429c5a4cce92910087ad">13764</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a7624edccbb7f429c5a4cce92910087ad">PARAM</a>;                             </div><div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a223361575f9c3b1731c6c83789aa9629">13765</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#a223361575f9c3b1731c6c83789aa9629">PMPROT</a>;                            </div><div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aa2f7962f8e3a7b853a853ef6918e2c52">13766</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#aa2f7962f8e3a7b853a853ef6918e2c52">PMCTRL</a>;                            </div><div class="line"><a name="l13767"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aa407d2cbb35425c8436dc479da33d8e0">13767</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_m_c___type.html#aa407d2cbb35425c8436dc479da33d8e0">STOPCTRL</a>;                          </div><div class="line"><a name="l13768"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#a8d6b511053f9da71235960993b897bf1">13768</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_m_c___type.html#a8d6b511053f9da71235960993b897bf1">PMSTAT</a>;                            </div><div class="line"><a name="l13769"></a><span class="lineno">13769</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="struct_s_m_c___type.html">SMC_MemMapPtr</a>;</div><div class="line"><a name="l13770"></a><span class="lineno">13770</span>&#160;</div><div class="line"><a name="l13772"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gaf5ad84d8d1af75012cb219587469ac9d">13772</a></span>&#160;<span class="preprocessor">#define SMC_INSTANCE_COUNT                       (1u)</span></div><div class="line"><a name="l13773"></a><span class="lineno">13773</span>&#160;</div><div class="line"><a name="l13774"></a><span class="lineno">13774</span>&#160;</div><div class="line"><a name="l13775"></a><span class="lineno">13775</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44">13777</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l13778"></a><span class="lineno">13778</span>&#160;</div><div class="line"><a name="l13779"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d">13779</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l13780"></a><span class="lineno">13780</span>&#160;</div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2">13781</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;</div><div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3">13783</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l13784"></a><span class="lineno">13784</span>&#160;</div><div class="line"><a name="l13785"></a><span class="lineno">13785</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l13787"></a><span class="lineno">13787</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13788"></a><span class="lineno">13788</span>&#160;</div><div class="line"><a name="l13794"></a><span class="lineno">13794</span>&#160;<span class="comment">/* VERID Bit Fields */</span></div><div class="line"><a name="l13795"></a><span class="lineno">13795</span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_MASK                   0xFFFFu</span></div><div class="line"><a name="l13796"></a><span class="lineno">13796</span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_SHIFT                  0u</span></div><div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE_WIDTH                  16u</span></div><div class="line"><a name="l13798"></a><span class="lineno">13798</span>&#160;<span class="preprocessor">#define SMC_VERID_FEATURE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_FEATURE_SHIFT))&amp;SMC_VERID_FEATURE_MASK)</span></div><div class="line"><a name="l13799"></a><span class="lineno">13799</span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_MASK                     0xFF0000u</span></div><div class="line"><a name="l13800"></a><span class="lineno">13800</span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_SHIFT                    16u</span></div><div class="line"><a name="l13801"></a><span class="lineno">13801</span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR_WIDTH                    8u</span></div><div class="line"><a name="l13802"></a><span class="lineno">13802</span>&#160;<span class="preprocessor">#define SMC_VERID_MINOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MINOR_SHIFT))&amp;SMC_VERID_MINOR_MASK)</span></div><div class="line"><a name="l13803"></a><span class="lineno">13803</span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_MASK                     0xFF000000u</span></div><div class="line"><a name="l13804"></a><span class="lineno">13804</span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_SHIFT                    24u</span></div><div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR_WIDTH                    8u</span></div><div class="line"><a name="l13806"></a><span class="lineno">13806</span>&#160;<span class="preprocessor">#define SMC_VERID_MAJOR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_VERID_MAJOR_SHIFT))&amp;SMC_VERID_MAJOR_MASK)</span></div><div class="line"><a name="l13807"></a><span class="lineno">13807</span>&#160;<span class="comment">/* PARAM Bit Fields */</span></div><div class="line"><a name="l13808"></a><span class="lineno">13808</span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_MASK                    0x1u</span></div><div class="line"><a name="l13809"></a><span class="lineno">13809</span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_SHIFT                   0u</span></div><div class="line"><a name="l13810"></a><span class="lineno">13810</span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN_WIDTH                   1u</span></div><div class="line"><a name="l13811"></a><span class="lineno">13811</span>&#160;<span class="preprocessor">#define SMC_PARAM_EHSRUN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EHSRUN_SHIFT))&amp;SMC_PARAM_EHSRUN_MASK)</span></div><div class="line"><a name="l13812"></a><span class="lineno">13812</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_MASK                      0x8u</span></div><div class="line"><a name="l13813"></a><span class="lineno">13813</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_SHIFT                     3u</span></div><div class="line"><a name="l13814"></a><span class="lineno">13814</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS_WIDTH                     1u</span></div><div class="line"><a name="l13815"></a><span class="lineno">13815</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS_SHIFT))&amp;SMC_PARAM_ELLS_MASK)</span></div><div class="line"><a name="l13816"></a><span class="lineno">13816</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_MASK                     0x20u</span></div><div class="line"><a name="l13817"></a><span class="lineno">13817</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_SHIFT                    5u</span></div><div class="line"><a name="l13818"></a><span class="lineno">13818</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2_WIDTH                    1u</span></div><div class="line"><a name="l13819"></a><span class="lineno">13819</span>&#160;<span class="preprocessor">#define SMC_PARAM_ELLS2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_ELLS2_SHIFT))&amp;SMC_PARAM_ELLS2_MASK)</span></div><div class="line"><a name="l13820"></a><span class="lineno">13820</span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_MASK                    0x40u</span></div><div class="line"><a name="l13821"></a><span class="lineno">13821</span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_SHIFT                   6u</span></div><div class="line"><a name="l13822"></a><span class="lineno">13822</span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0_WIDTH                   1u</span></div><div class="line"><a name="l13823"></a><span class="lineno">13823</span>&#160;<span class="preprocessor">#define SMC_PARAM_EVLLS0(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PARAM_EVLLS0_SHIFT))&amp;SMC_PARAM_EVLLS0_MASK)</span></div><div class="line"><a name="l13824"></a><span class="lineno">13824</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l13826"></a><span class="lineno">13826</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5u</span></div><div class="line"><a name="l13827"></a><span class="lineno">13827</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1u</span></div><div class="line"><a name="l13828"></a><span class="lineno">13828</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div><div class="line"><a name="l13829"></a><span class="lineno">13829</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_MASK                   0x80u</span></div><div class="line"><a name="l13830"></a><span class="lineno">13830</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_SHIFT                  7u</span></div><div class="line"><a name="l13831"></a><span class="lineno">13831</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN_WIDTH                  1u</span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AHSRUN(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMPROT_AHSRUN_SHIFT))&amp;SMC_PMPROT_AHSRUN_MASK)</span></div><div class="line"><a name="l13833"></a><span class="lineno">13833</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l13834"></a><span class="lineno">13834</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0u</span></div><div class="line"><a name="l13836"></a><span class="lineno">13836</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3u</span></div><div class="line"><a name="l13837"></a><span class="lineno">13837</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l13838"></a><span class="lineno">13838</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_MASK                    0x8u</span></div><div class="line"><a name="l13839"></a><span class="lineno">13839</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_SHIFT                   3u</span></div><div class="line"><a name="l13840"></a><span class="lineno">13840</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA_WIDTH                   1u</span></div><div class="line"><a name="l13841"></a><span class="lineno">13841</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_VLPSA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_VLPSA_SHIFT))&amp;SMC_PMCTRL_VLPSA_MASK)</span></div><div class="line"><a name="l13842"></a><span class="lineno">13842</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l13843"></a><span class="lineno">13843</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5u</span></div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2u</span></div><div class="line"><a name="l13845"></a><span class="lineno">13845</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l13846"></a><span class="lineno">13846</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div><div class="line"><a name="l13847"></a><span class="lineno">13847</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_MASK                  0xC0u</span></div><div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_SHIFT                 6u</span></div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO_WIDTH                 2u</span></div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_STOPO(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_STOPCTRL_STOPO_SHIFT))&amp;SMC_STOPCTRL_STOPO_MASK)</span></div><div class="line"><a name="l13851"></a><span class="lineno">13851</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l13852"></a><span class="lineno">13852</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0xFFu</span></div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0u</span></div><div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  8u</span></div><div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l13860"></a><span class="lineno">13860</span>&#160;</div><div class="line"><a name="l13861"></a><span class="lineno">13861</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;</div><div class="line"><a name="l13866"></a><span class="lineno">13866</span>&#160;</div><div class="line"><a name="l13867"></a><span class="lineno">13867</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13868"></a><span class="lineno">13868</span>&#160;<span class="comment">   -- TRGMUX Peripheral Access Layer</span></div><div class="line"><a name="l13869"></a><span class="lineno">13869</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13870"></a><span class="lineno">13870</span>&#160;</div><div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">13878</a></span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_COUNT                     32u</span></div><div class="line"><a name="l13879"></a><span class="lineno">13879</span>&#160;</div><div class="line"><a name="l13881"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html">13881</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13882"></a><span class="lineno"><a class="line" href="struct_t_r_g_m_u_x___type.html#a30df2e4a9567e716d6358a102a4893a0">13882</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRGMUXn[<a class="code" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a>];     </div><div class="line"><a name="l13883"></a><span class="lineno">13883</span>&#160;} <a class="code" href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a>, *<a class="code" href="struct_t_r_g_m_u_x___type.html">TRGMUX_MemMapPtr</a>;</div><div class="line"><a name="l13884"></a><span class="lineno">13884</span>&#160;</div><div class="line"><a name="l13886"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#gafc8fa200b4c5372f11a2a0ff22b80481">13886</a></span>&#160;<span class="preprocessor">#define TRGMUX_INSTANCE_COUNT                    (1u)</span></div><div class="line"><a name="l13887"></a><span class="lineno">13887</span>&#160;</div><div class="line"><a name="l13888"></a><span class="lineno">13888</span>&#160;</div><div class="line"><a name="l13889"></a><span class="lineno">13889</span>&#160;<span class="comment">/* TRGMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga8c44735e7ca900d6e68dacf26946c334">13891</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE                              (0x40063000u)</span></div><div class="line"><a name="l13892"></a><span class="lineno">13892</span>&#160;</div><div class="line"><a name="l13893"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga179a72bbdf6ff89e59e6e8802f654478">13893</a></span>&#160;<span class="preprocessor">#define TRGMUX                                   ((TRGMUX_Type *)TRGMUX_BASE)</span></div><div class="line"><a name="l13894"></a><span class="lineno">13894</span>&#160;</div><div class="line"><a name="l13895"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga1154c06ed244699926335a83dc4bc9f5">13895</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_ADDRS                        { TRGMUX_BASE }</span></div><div class="line"><a name="l13896"></a><span class="lineno">13896</span>&#160;</div><div class="line"><a name="l13897"></a><span class="lineno"><a class="line" href="group___t_r_g_m_u_x___peripheral___access___layer.html#ga7404aa0c990311a88182486b5f17d6f2">13897</a></span>&#160;<span class="preprocessor">#define TRGMUX_BASE_PTRS                         { TRGMUX }</span></div><div class="line"><a name="l13898"></a><span class="lineno">13898</span>&#160;</div><div class="line"><a name="l13899"></a><span class="lineno">13899</span>&#160;<span class="comment">/* TRGMUX index offsets */</span></div><div class="line"><a name="l13900"></a><span class="lineno">13900</span>&#160;<span class="preprocessor">#define TRGMUX_DMAMUX0_INDEX                     0</span></div><div class="line"><a name="l13901"></a><span class="lineno">13901</span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT0_INDEX                     1</span></div><div class="line"><a name="l13902"></a><span class="lineno">13902</span>&#160;<span class="preprocessor">#define TRGMUX_EXTOUT1_INDEX                     2</span></div><div class="line"><a name="l13903"></a><span class="lineno">13903</span>&#160;<span class="preprocessor">#define TRGMUX_ADC0_INDEX                        3</span></div><div class="line"><a name="l13904"></a><span class="lineno">13904</span>&#160;<span class="preprocessor">#define TRGMUX_ADC1_INDEX                        4</span></div><div class="line"><a name="l13905"></a><span class="lineno">13905</span>&#160;<span class="preprocessor">#define TRGMUX_CMP0_INDEX                        7</span></div><div class="line"><a name="l13906"></a><span class="lineno">13906</span>&#160;<span class="preprocessor">#define TRGMUX_FTM0_INDEX                        10</span></div><div class="line"><a name="l13907"></a><span class="lineno">13907</span>&#160;<span class="preprocessor">#define TRGMUX_FTM1_INDEX                        11</span></div><div class="line"><a name="l13908"></a><span class="lineno">13908</span>&#160;<span class="preprocessor">#define TRGMUX_FTM2_INDEX                        12</span></div><div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160;<span class="preprocessor">#define TRGMUX_FTM3_INDEX                        13</span></div><div class="line"><a name="l13910"></a><span class="lineno">13910</span>&#160;<span class="preprocessor">#define TRGMUX_PDB0_INDEX                        14</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160;<span class="preprocessor">#define TRGMUX_PDB1_INDEX                        15</span></div><div class="line"><a name="l13912"></a><span class="lineno">13912</span>&#160;<span class="preprocessor">#define TRGMUX_FLEXIO_INDEX                      17</span></div><div class="line"><a name="l13913"></a><span class="lineno">13913</span>&#160;<span class="preprocessor">#define TRGMUX_LPIT0_INDEX                       18</span></div><div class="line"><a name="l13914"></a><span class="lineno">13914</span>&#160;<span class="preprocessor">#define TRGMUX_LPUART0_INDEX                     19</span></div><div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;<span class="preprocessor">#define TRGMUX_LPUART1_INDEX                     20</span></div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C0_INDEX                      21</span></div><div class="line"><a name="l13917"></a><span class="lineno">13917</span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI0_INDEX                      23</span></div><div class="line"><a name="l13918"></a><span class="lineno">13918</span>&#160;<span class="preprocessor">#define TRGMUX_LPSPI1_INDEX                      24</span></div><div class="line"><a name="l13919"></a><span class="lineno">13919</span>&#160;<span class="preprocessor">#define TRGMUX_LPTMR0_INDEX                      25</span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;<span class="preprocessor">#define TRGMUX_LPI2C1_INDEX                      27</span></div><div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;<span class="preprocessor">#define TRGMUX_FTM4_INDEX                        28</span></div><div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="preprocessor">#define TRGMUX_FTM5_INDEX                        29</span></div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="preprocessor">#define TRGMUX_FTM6_INDEX                        30</span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="preprocessor">#define TRGMUX_FTM7_INDEX                        31</span></div><div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;</div><div class="line"><a name="l13926"></a><span class="lineno">13926</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13927"></a><span class="lineno">13927</span>&#160;<span class="comment">   -- TRGMUX Register Masks</span></div><div class="line"><a name="l13928"></a><span class="lineno">13928</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13929"></a><span class="lineno">13929</span>&#160;</div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;<span class="comment">/* TRGMUXn Bit Fields */</span></div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_MASK                 0x7Fu</span></div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_SHIFT                0u</span></div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0_WIDTH                7u</span></div><div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL0_SHIFT))&amp;TRGMUX_TRGMUXn_SEL0_MASK)</span></div><div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_MASK                 0x7F00u</span></div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_SHIFT                8u</span></div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1_WIDTH                7u</span></div><div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL1_SHIFT))&amp;TRGMUX_TRGMUXn_SEL1_MASK)</span></div><div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_MASK                 0x7F0000u</span></div><div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_SHIFT                16u</span></div><div class="line"><a name="l13946"></a><span class="lineno">13946</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2_WIDTH                7u</span></div><div class="line"><a name="l13947"></a><span class="lineno">13947</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL2_SHIFT))&amp;TRGMUX_TRGMUXn_SEL2_MASK)</span></div><div class="line"><a name="l13948"></a><span class="lineno">13948</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_MASK                 0x7F000000u</span></div><div class="line"><a name="l13949"></a><span class="lineno">13949</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_SHIFT                24u</span></div><div class="line"><a name="l13950"></a><span class="lineno">13950</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3_WIDTH                7u</span></div><div class="line"><a name="l13951"></a><span class="lineno">13951</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_SEL3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_SEL3_SHIFT))&amp;TRGMUX_TRGMUXn_SEL3_MASK)</span></div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_MASK                   0x80000000u</span></div><div class="line"><a name="l13953"></a><span class="lineno">13953</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_SHIFT                  31u</span></div><div class="line"><a name="l13954"></a><span class="lineno">13954</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK_WIDTH                  1u</span></div><div class="line"><a name="l13955"></a><span class="lineno">13955</span>&#160;<span class="preprocessor">#define TRGMUX_TRGMUXn_LK(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TRGMUX_TRGMUXn_LK_SHIFT))&amp;TRGMUX_TRGMUXn_LK_MASK)</span></div><div class="line"><a name="l13956"></a><span class="lineno">13956</span>&#160; <span class="comment">/* end of group TRGMUX_Register_Masks */</span></div><div class="line"><a name="l13960"></a><span class="lineno">13960</span>&#160;</div><div class="line"><a name="l13961"></a><span class="lineno">13961</span>&#160; <span class="comment">/* end of group TRGMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;</div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;</div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;<span class="comment">   -- WDOG Peripheral Access Layer</span></div><div class="line"><a name="l13969"></a><span class="lineno">13969</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13970"></a><span class="lineno">13970</span>&#160;</div><div class="line"><a name="l13980"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html">13980</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l13981"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a3298c850f350f94ef9578898e6722da5">13981</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a3298c850f350f94ef9578898e6722da5">CS</a>;                                </div><div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a45ce6df090d5259e813a21558acf5603">13982</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a45ce6df090d5259e813a21558acf5603">CNT</a>;                               </div><div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#ac1d904ab16aafdd88bc2169052e89796">13983</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#ac1d904ab16aafdd88bc2169052e89796">TOVAL</a>;                             </div><div class="line"><a name="l13984"></a><span class="lineno"><a class="line" href="struct_w_d_o_g___type.html#a28ade96c93092f43dfd7e8ebfbc19eda">13984</a></span>&#160;  <a class="code" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_d_o_g___type.html#a28ade96c93092f43dfd7e8ebfbc19eda">WIN</a>;                               </div><div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;} <a class="code" href="struct_w_d_o_g___type.html">WDOG_Type</a>, *<a class="code" href="struct_w_d_o_g___type.html">WDOG_MemMapPtr</a>;</div><div class="line"><a name="l13986"></a><span class="lineno">13986</span>&#160;</div><div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa1bbc1fa1226588d5660284955680d67">13988</a></span>&#160;<span class="preprocessor">#define WDOG_INSTANCE_COUNT                      (1u)</span></div><div class="line"><a name="l13989"></a><span class="lineno">13989</span>&#160;</div><div class="line"><a name="l13990"></a><span class="lineno">13990</span>&#160;</div><div class="line"><a name="l13991"></a><span class="lineno">13991</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l13993"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga0c092d77d4599871d1ebda1a3a28e887">13993</a></span>&#160;<span class="preprocessor">#define WDOG_BASE                                (0x40052000u)</span></div><div class="line"><a name="l13994"></a><span class="lineno">13994</span>&#160;</div><div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gab938901a5fa5443253fc293ebd0399e3">13995</a></span>&#160;<span class="preprocessor">#define WDOG                                     ((WDOG_Type *)WDOG_BASE)</span></div><div class="line"><a name="l13996"></a><span class="lineno">13996</span>&#160;</div><div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gaa48c10a6a132d044b0d2a7b495b303da">13997</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_ADDRS                          { WDOG_BASE }</span></div><div class="line"><a name="l13998"></a><span class="lineno">13998</span>&#160;</div><div class="line"><a name="l13999"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga8d50dba3756857eed1783b3d726d40d8">13999</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTRS                           { WDOG }</span></div><div class="line"><a name="l14000"></a><span class="lineno">14000</span>&#160;</div><div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gae67aa458e2685b0b49712ac567af7128">14001</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_ARR_COUNT                      (1u)</span></div><div class="line"><a name="l14002"></a><span class="lineno">14002</span>&#160;</div><div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#ga4b94904823588d9dc2b3350c3163c4b9">14003</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS_CH_COUNT                       (1u)</span></div><div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;</div><div class="line"><a name="l14005"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral___access___layer.html#gad44cf9ab5d5c2116869c5570758d4eeb">14005</a></span>&#160;<span class="preprocessor">#define WDOG_IRQS                                { WDOG_EWM_IRQn }</span></div><div class="line"><a name="l14006"></a><span class="lineno">14006</span>&#160;</div><div class="line"><a name="l14007"></a><span class="lineno">14007</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14008"></a><span class="lineno">14008</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l14009"></a><span class="lineno">14009</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14010"></a><span class="lineno">14010</span>&#160;</div><div class="line"><a name="l14016"></a><span class="lineno">14016</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l14017"></a><span class="lineno">14017</span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_MASK                        0x1u</span></div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_SHIFT                       0u</span></div><div class="line"><a name="l14019"></a><span class="lineno">14019</span>&#160;<span class="preprocessor">#define WDOG_CS_STOP_WIDTH                       1u</span></div><div class="line"><a name="l14020"></a><span class="lineno">14020</span>&#160;<span class="preprocessor">#define WDOG_CS_STOP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_STOP_SHIFT))&amp;WDOG_CS_STOP_MASK)</span></div><div class="line"><a name="l14021"></a><span class="lineno">14021</span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_MASK                        0x2u</span></div><div class="line"><a name="l14022"></a><span class="lineno">14022</span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_SHIFT                       1u</span></div><div class="line"><a name="l14023"></a><span class="lineno">14023</span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT_WIDTH                       1u</span></div><div class="line"><a name="l14024"></a><span class="lineno">14024</span>&#160;<span class="preprocessor">#define WDOG_CS_WAIT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WAIT_SHIFT))&amp;WDOG_CS_WAIT_MASK)</span></div><div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_MASK                         0x4u</span></div><div class="line"><a name="l14026"></a><span class="lineno">14026</span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_SHIFT                        2u</span></div><div class="line"><a name="l14027"></a><span class="lineno">14027</span>&#160;<span class="preprocessor">#define WDOG_CS_DBG_WIDTH                        1u</span></div><div class="line"><a name="l14028"></a><span class="lineno">14028</span>&#160;<span class="preprocessor">#define WDOG_CS_DBG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_DBG_SHIFT))&amp;WDOG_CS_DBG_MASK)</span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;<span class="preprocessor">#define WDOG_CS_TST_MASK                         0x18u</span></div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;<span class="preprocessor">#define WDOG_CS_TST_SHIFT                        3u</span></div><div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="preprocessor">#define WDOG_CS_TST_WIDTH                        2u</span></div><div class="line"><a name="l14032"></a><span class="lineno">14032</span>&#160;<span class="preprocessor">#define WDOG_CS_TST(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_TST_SHIFT))&amp;WDOG_CS_TST_MASK)</span></div><div class="line"><a name="l14033"></a><span class="lineno">14033</span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_MASK                      0x20u</span></div><div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_SHIFT                     5u</span></div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE_WIDTH                     1u</span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="preprocessor">#define WDOG_CS_UPDATE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_UPDATE_SHIFT))&amp;WDOG_CS_UPDATE_MASK)</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="preprocessor">#define WDOG_CS_INT_MASK                         0x40u</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;<span class="preprocessor">#define WDOG_CS_INT_SHIFT                        6u</span></div><div class="line"><a name="l14039"></a><span class="lineno">14039</span>&#160;<span class="preprocessor">#define WDOG_CS_INT_WIDTH                        1u</span></div><div class="line"><a name="l14040"></a><span class="lineno">14040</span>&#160;<span class="preprocessor">#define WDOG_CS_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_INT_SHIFT))&amp;WDOG_CS_INT_MASK)</span></div><div class="line"><a name="l14041"></a><span class="lineno">14041</span>&#160;<span class="preprocessor">#define WDOG_CS_EN_MASK                          0x80u</span></div><div class="line"><a name="l14042"></a><span class="lineno">14042</span>&#160;<span class="preprocessor">#define WDOG_CS_EN_SHIFT                         7u</span></div><div class="line"><a name="l14043"></a><span class="lineno">14043</span>&#160;<span class="preprocessor">#define WDOG_CS_EN_WIDTH                         1u</span></div><div class="line"><a name="l14044"></a><span class="lineno">14044</span>&#160;<span class="preprocessor">#define WDOG_CS_EN(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_EN_SHIFT))&amp;WDOG_CS_EN_MASK)</span></div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_MASK                         0x300u</span></div><div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_SHIFT                        8u</span></div><div class="line"><a name="l14047"></a><span class="lineno">14047</span>&#160;<span class="preprocessor">#define WDOG_CS_CLK_WIDTH                        2u</span></div><div class="line"><a name="l14048"></a><span class="lineno">14048</span>&#160;<span class="preprocessor">#define WDOG_CS_CLK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CLK_SHIFT))&amp;WDOG_CS_CLK_MASK)</span></div><div class="line"><a name="l14049"></a><span class="lineno">14049</span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_MASK                         0x400u</span></div><div class="line"><a name="l14050"></a><span class="lineno">14050</span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_SHIFT                        10u</span></div><div class="line"><a name="l14051"></a><span class="lineno">14051</span>&#160;<span class="preprocessor">#define WDOG_CS_RCS_WIDTH                        1u</span></div><div class="line"><a name="l14052"></a><span class="lineno">14052</span>&#160;<span class="preprocessor">#define WDOG_CS_RCS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_RCS_SHIFT))&amp;WDOG_CS_RCS_MASK)</span></div><div class="line"><a name="l14053"></a><span class="lineno">14053</span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_MASK                         0x800u</span></div><div class="line"><a name="l14054"></a><span class="lineno">14054</span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_SHIFT                        11u</span></div><div class="line"><a name="l14055"></a><span class="lineno">14055</span>&#160;<span class="preprocessor">#define WDOG_CS_ULK_WIDTH                        1u</span></div><div class="line"><a name="l14056"></a><span class="lineno">14056</span>&#160;<span class="preprocessor">#define WDOG_CS_ULK(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_ULK_SHIFT))&amp;WDOG_CS_ULK_MASK)</span></div><div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_MASK                        0x1000u</span></div><div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_SHIFT                       12u</span></div><div class="line"><a name="l14059"></a><span class="lineno">14059</span>&#160;<span class="preprocessor">#define WDOG_CS_PRES_WIDTH                       1u</span></div><div class="line"><a name="l14060"></a><span class="lineno">14060</span>&#160;<span class="preprocessor">#define WDOG_CS_PRES(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_PRES_SHIFT))&amp;WDOG_CS_PRES_MASK)</span></div><div class="line"><a name="l14061"></a><span class="lineno">14061</span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_MASK                     0x2000u</span></div><div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_SHIFT                    13u</span></div><div class="line"><a name="l14063"></a><span class="lineno">14063</span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN_WIDTH                    1u</span></div><div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="preprocessor">#define WDOG_CS_CMD32EN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_CMD32EN_SHIFT))&amp;WDOG_CS_CMD32EN_MASK)</span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_MASK                         0x4000u</span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_SHIFT                        14u</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;<span class="preprocessor">#define WDOG_CS_FLG_WIDTH                        1u</span></div><div class="line"><a name="l14068"></a><span class="lineno">14068</span>&#160;<span class="preprocessor">#define WDOG_CS_FLG(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_FLG_SHIFT))&amp;WDOG_CS_FLG_MASK)</span></div><div class="line"><a name="l14069"></a><span class="lineno">14069</span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_MASK                         0x8000u</span></div><div class="line"><a name="l14070"></a><span class="lineno">14070</span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_SHIFT                        15u</span></div><div class="line"><a name="l14071"></a><span class="lineno">14071</span>&#160;<span class="preprocessor">#define WDOG_CS_WIN_WIDTH                        1u</span></div><div class="line"><a name="l14072"></a><span class="lineno">14072</span>&#160;<span class="preprocessor">#define WDOG_CS_WIN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CS_WIN_SHIFT))&amp;WDOG_CS_WIN_MASK)</span></div><div class="line"><a name="l14073"></a><span class="lineno">14073</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_MASK                     0xFFu</span></div><div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_SHIFT                    0u</span></div><div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW_WIDTH                    8u</span></div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTLOW_SHIFT))&amp;WDOG_CNT_CNTLOW_MASK)</span></div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_MASK                    0xFF00u</span></div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_SHIFT                   8u</span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH_WIDTH                   8u</span></div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="preprocessor">#define WDOG_CNT_CNTHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_CNT_CNTHIGH_SHIFT))&amp;WDOG_CNT_CNTHIGH_MASK)</span></div><div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;<span class="comment">/* TOVAL Bit Fields */</span></div><div class="line"><a name="l14083"></a><span class="lineno">14083</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_MASK                 0xFFu</span></div><div class="line"><a name="l14084"></a><span class="lineno">14084</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_SHIFT                0u</span></div><div class="line"><a name="l14085"></a><span class="lineno">14085</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW_WIDTH                8u</span></div><div class="line"><a name="l14086"></a><span class="lineno">14086</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALLOW(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALLOW_SHIFT))&amp;WDOG_TOVAL_TOVALLOW_MASK)</span></div><div class="line"><a name="l14087"></a><span class="lineno">14087</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_MASK                0xFF00u</span></div><div class="line"><a name="l14088"></a><span class="lineno">14088</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_SHIFT               8u</span></div><div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH_WIDTH               8u</span></div><div class="line"><a name="l14090"></a><span class="lineno">14090</span>&#160;<span class="preprocessor">#define WDOG_TOVAL_TOVALHIGH(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_TOVAL_TOVALHIGH_SHIFT))&amp;WDOG_TOVAL_TOVALHIGH_MASK)</span></div><div class="line"><a name="l14091"></a><span class="lineno">14091</span>&#160;<span class="comment">/* WIN Bit Fields */</span></div><div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_MASK                     0xFFu</span></div><div class="line"><a name="l14093"></a><span class="lineno">14093</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_SHIFT                    0u</span></div><div class="line"><a name="l14094"></a><span class="lineno">14094</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW_WIDTH                    8u</span></div><div class="line"><a name="l14095"></a><span class="lineno">14095</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINLOW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINLOW_SHIFT))&amp;WDOG_WIN_WINLOW_MASK)</span></div><div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_MASK                    0xFF00u</span></div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_SHIFT                   8u</span></div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH_WIDTH                   8u</span></div><div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="preprocessor">#define WDOG_WIN_WINHIGH(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;WDOG_WIN_WINHIGH_SHIFT))&amp;WDOG_WIN_WINHIGH_MASK)</span></div><div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l14104"></a><span class="lineno">14104</span>&#160;</div><div class="line"><a name="l14105"></a><span class="lineno">14105</span>&#160; <span class="comment">/* end of group WDOG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l14109"></a><span class="lineno">14109</span>&#160;</div><div class="line"><a name="l14110"></a><span class="lineno">14110</span>&#160; <span class="comment">/* end of group Peripheral_access_layer_S32K148 */</span></div><div class="line"><a name="l14114"></a><span class="lineno">14114</span>&#160;</div><div class="line"><a name="l14115"></a><span class="lineno">14115</span>&#160;</div><div class="line"><a name="l14116"></a><span class="lineno">14116</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14117"></a><span class="lineno">14117</span>&#160;<span class="comment">   -- Backward Compatibility for S32K148</span></div><div class="line"><a name="l14118"></a><span class="lineno">14118</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14119"></a><span class="lineno">14119</span>&#160;</div><div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;<span class="comment">/* No backward compatibility issues. */</span></div><div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols_S32K148 */</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;</div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;</div><div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(S32K148_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0300u)</span></div><div class="line"><a name="l14135"></a><span class="lineno">14135</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l14136"></a><span class="lineno">14136</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l14137"></a><span class="lineno">14137</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14138"></a><span class="lineno">14138</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0300u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14139"></a><span class="lineno">14139</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(S32K148_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14140"></a><span class="lineno">14140</span>&#160;</div><div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="comment">/* S32K148.h, eof. */</span></div><div class="ttc" id="struct_s32___n_v_i_c___type_html_ad69541b7a16b0f27f861cd810020625c"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html#ad69541b7a16b0f27f861cd810020625c">S32_NVIC_Type::STIR</a></div><div class="ttdeci">volatile uint32_t STIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10853</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a2a05a96fa8105a769b9cef7b21609efd"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a2a05a96fa8105a769b9cef7b21609efd">QuadSPI_Type::SFA1AD</a></div><div class="ttdeci">volatile uint32_t SFA1AD</div><div class="ttdef"><b>Definition:</b> S32K148.h:9807</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ae5ab54dbdcc7611c064f257f6599cfb4"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ae5ab54dbdcc7611c064f257f6599cfb4">LPUART_Type::MODIR</a></div><div class="ttdeci">volatile uint32_t MODIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7721</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a90a7fe6bd881902fb86c374f78fa5163"><div class="ttname"><a href="struct_e_n_e_t___type.html#a90a7fe6bd881902fb86c374f78fa5163">ENET_Type::TACC</a></div><div class="ttdeci">volatile uint32_t TACC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3292</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_abec74693554fa22c3a73e591036f5009"><div class="ttname"><a href="struct_e_n_e_t___type.html#abec74693554fa22c3a73e591036f5009">ENET_Type::RMON_T_P64</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P64</div><div class="ttdef"><b>Definition:</b> S32K148.h:3305</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a6771062c89604a70f05bdd7da8a0f107"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a6771062c89604a70f05bdd7da8a0f107">LPI2C_Type::MCCR1</a></div><div class="ttdeci">volatile uint32_t MCCR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:6385</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a59a3b8fc39acbefe7e79262abc29cc34"><div class="ttname"><a href="struct_p_d_b___type.html#a59a3b8fc39acbefe7e79262abc29cc34">PDB_Type::C1</a></div><div class="ttdeci">volatile uint32_t C1</div><div class="ttdef"><b>Definition:</b> S32K148.h:9297</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a5dcfbd71d5982feb0a6f81a0ee33b3dd"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a5dcfbd71d5982feb0a6f81a0ee33b3dd">QuadSPI_Type::BUF0IND</a></div><div class="ttdeci">volatile uint32_t BUF0IND</div><div class="ttdef"><b>Definition:</b> S32K148.h:9788</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a3c586eed8fa6d40415211741349b2bff"><div class="ttname"><a href="struct_f_t_f_c___type.html#a3c586eed8fa6d40415211741349b2bff">FTFC_Type::FDPROT</a></div><div class="ttdeci">volatile uint8_t FDPROT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4780</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:378</div></div>
<div class="ttc" id="struct_c_r_c___type_html_aafb2b683c44e8fd1055622e0f8867f68"><div class="ttname"><a href="struct_c_r_c___type.html#aafb2b683c44e8fd1055622e0f8867f68">CRC_Type::LL</a></div><div class="ttdeci">volatile uint8_t LL</div><div class="ttdef"><b>Definition:</b> S32K148.h:2003</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a151f0fea8d874712d17ab8c1ed7cd7f1"><div class="ttname"><a href="struct_f_t_m___type.html#a151f0fea8d874712d17ab8c1ed7cd7f1">FTM_Type::MOD</a></div><div class="ttdeci">volatile uint32_t MOD</div><div class="ttdef"><b>Definition:</b> S32K148.h:4984</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3caf4837979a4a300de12aa1ec8fc74">Read_Collision_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:233</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae7d0c8f5f1d34f3933bace90c0220fe5"><div class="ttname"><a href="struct_d_m_a___type.html#ae7d0c8f5f1d34f3933bace90c0220fe5">DMA_Type::INT</a></div><div class="ttdeci">volatile uint32_t INT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2252</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb5a57206d153fc2508abfedb2aec17d">LPI2C0_Master_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:238</div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa104026e600e11c4550a051d6782b686"><div class="ttname"><a href="struct_s_i_m___type.html#aa104026e600e11c4550a051d6782b686">SIM_Type::PLATCGC</a></div><div class="ttdeci">volatile uint32_t PLATCGC</div><div class="ttdef"><b>Definition:</b> S32K148.h:13367</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a17356eec1fa1c002eef328f46fee1300"><div class="ttname"><a href="struct_l_p_i_t___type.html#a17356eec1fa1c002eef328f46fee1300">LPIT_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:6994</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aa48f08a776a234b9ace24c0a43f9ea33"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa48f08a776a234b9ace24c0a43f9ea33">ENET_Type::RMON_T_P512TO1023</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P512TO1023</div><div class="ttdef"><b>Definition:</b> S32K148.h:3309</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_abb992fe1170e2f06a911204473ed0a3f"><div class="ttname"><a href="struct_m_s_c_m___type.html#abb992fe1170e2f06a911204473ed0a3f">MSCM_Type::CPxCOUNT</a></div><div class="ttdeci">volatile const uint32_t CPxCOUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8883</div></div>
<div class="ttc" id="struct_m_c_m___type_html_ac0e86a77712566da70f687014cb9d600"><div class="ttname"><a href="struct_m_c_m___type.html#ac0e86a77712566da70f687014cb9d600">MCM_Type::LMDR2</a></div><div class="ttdeci">volatile uint32_t LMDR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:8252</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_ac1d904ab16aafdd88bc2169052e89796"><div class="ttname"><a href="struct_w_d_o_g___type.html#ac1d904ab16aafdd88bc2169052e89796">WDOG_Type::TOVAL</a></div><div class="ttdeci">volatile uint32_t TOVAL</div><div class="ttdef"><b>Definition:</b> S32K148.h:13983</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af189d690e0db7f1003719ae228b5012f">FTM1_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:305</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9b2a4eef1300e7248c4766689acf03b3"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9b2a4eef1300e7248c4766689acf03b3">ENET_Type::IEEE_T_CSERR</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_CSERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3321</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html"><div class="ttname"><a href="struct_l_m_e_m___type.html">LMEM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:6159</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa9e52c5b007ceeb393b6e2091f5f80b">DMA9_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:223</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a123438dfcf1309aa034a7591c2529ad6">CAN1_ORed_16_31_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:289</div></div>
<div class="ttc" id="struct_a_i_p_s___type_html_a71f81cad0a8a702a06bbc22379a76429"><div class="ttname"><a href="struct_a_i_p_s___type.html#a71f81cad0a8a702a06bbc22379a76429">AIPS_Type::MPRA</a></div><div class="ttdeci">volatile uint32_t MPRA</div><div class="ttdef"><b>Definition:</b> S32K148.h:698</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_abd74d50090161e7ae13fbc24d83909a1"><div class="ttname"><a href="struct_e_n_e_t___type.html#abd74d50090161e7ae13fbc24d83909a1">ENET_Type::ATCR</a></div><div class="ttdeci">volatile uint32_t ATCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3351</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6eb03e0b2d966fcef208d990e48ae8a5"><div class="ttname"><a href="struct_a_d_c___type.html#a6eb03e0b2d966fcef208d990e48ae8a5">ADC_Type::CLP2</a></div><div class="ttdeci">volatile uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> S32K148.h:395</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html"><div class="ttname"><a href="struct_m_s_c_m___type.html">MSCM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:8879</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a09343866af0eb0acee6d989865de3545"><div class="ttname"><a href="struct_s_c_g___type.html#a09343866af0eb0acee6d989865de3545">SCG_Type::SIRCCFG</a></div><div class="ttdeci">volatile uint32_t SIRCCFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:13028</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a46fecebac689e81580ab84f29a629905"><div class="ttname"><a href="struct_f_t_m___type.html#a46fecebac689e81580ab84f29a629905">FTM_Type::CNTIN</a></div><div class="ttdeci">volatile uint32_t CNTIN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4989</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab6a040909aa65213f0531d991ba80fe9"><div class="ttname"><a href="struct_d_m_a___type.html#ab6a040909aa65213f0531d991ba80fe9">DMA_Type::ES</a></div><div class="ttdeci">volatile const uint32_t ES</div><div class="ttdef"><b>Definition:</b> S32K148.h:2238</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3e3d893c6c0d9a153dee2adc64adc848"><div class="ttname"><a href="struct_a_d_c___type.html#a3e3d893c6c0d9a153dee2adc64adc848">ADC_Type::CLP3_OFS</a></div><div class="ttdeci">volatile uint32_t CLP3_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:401</div></div>
<div class="ttc" id="struct_c_m_p___type_html_aa50a4a287725dde94d37e0477a7ac741"><div class="ttname"><a href="struct_c_m_p___type.html#aa50a4a287725dde94d37e0477a7ac741">CMP_Type::C1</a></div><div class="ttdeci">volatile uint32_t C1</div><div class="ttdef"><b>Definition:</b> S32K148.h:1747</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aabee80b2f59d466dc2ebfd16389d1f1c"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aabee80b2f59d466dc2ebfd16389d1f1c">S32_SCB_Type::VTOR</a></div><div class="ttdeci">volatile uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11906</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a3cb8505317334c942395a28f4859e359"><div class="ttname"><a href="struct_m_c_m___type.html#a3cb8505317334c942395a28f4859e359">MCM_Type::LMFDLR</a></div><div class="ttdeci">volatile const uint32_t LMFDLR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8262</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a3b50d27c3bbb52eca248cb7d8809e141"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a3b50d27c3bbb52eca248cb7d8809e141">QuadSPI_Type::BUF1IND</a></div><div class="ttdeci">volatile uint32_t BUF1IND</div><div class="ttdef"><b>Definition:</b> S32K148.h:9789</div></div>
<div class="ttc" id="struct_m_p_u___type_html"><div class="ttname"><a href="struct_m_p_u___type.html">MPU_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:8575</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:248</div></div>
<div class="ttc" id="group___f_t_m___peripheral___access___layer_html_gab050b2cb66ee1d6cf811af5983b2319c"><div class="ttname"><a href="group___f_t_m___peripheral___access___layer.html#gab050b2cb66ee1d6cf811af5983b2319c">FTM_CONTROLS_COUNT</a></div><div class="ttdeci">#define FTM_CONTROLS_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4977</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5fb120d6f267bec0b3ab419fd8beca86">LPIT0_Ch0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:255</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a8c3d4356a31e534c79432b012a2c5d69"><div class="ttname"><a href="struct_m_s_c_m___type.html#a8c3d4356a31e534c79432b012a2c5d69">MSCM_Type::CP0TYPE</a></div><div class="ttdeci">volatile const uint32_t CP0TYPE</div><div class="ttdef"><b>Definition:</b> S32K148.h:8888</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ad287374434273903a9edfd205f777d4c"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad287374434273903a9edfd205f777d4c">QuadSPI_Type::BUF0CR</a></div><div class="ttdeci">volatile uint32_t BUF0CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9781</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb24c2233ba90a896236546f0ad00ad3">SAI0_Rx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:274</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a657f7f34a648f5e83d089b6d0f8704ac"><div class="ttname"><a href="struct_r_c_m___type.html#a657f7f34a648f5e83d089b6d0f8704ac">RCM_Type::SSRS</a></div><div class="ttdeci">volatile uint32_t SSRS</div><div class="ttdef"><b>Definition:</b> S32K148.h:10380</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a74586ff94b625c3f317eb6c661870cb2"><div class="ttname"><a href="struct_a_d_c___type.html#a74586ff94b625c3f317eb6c661870cb2">ADC_Type::CLP3</a></div><div class="ttdeci">volatile uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> S32K148.h:394</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2efc0e253f44ff4f885a32dff632fe5f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2efc0e253f44ff4f885a32dff632fe5f">ENET_Type::RMON_R_UNDERSIZE</a></div><div class="ttdeci">volatile const uint32_t RMON_R_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> S32K148.h:3330</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:254</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a052739c0863600f62280be3a51543274"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a052739c0863600f62280be3a51543274">LPSPI_Type::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> S32K148.h:7218</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0db9ff8b3065db8223fca41ab0ef8222">FTM3_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:313</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a8a419da822982c23b23a6125a7c72f31"><div class="ttname"><a href="struct_m_p_u___type.html#a8a419da822982c23b23a6125a7c72f31">MPU_Type::WORD0</a></div><div class="ttdeci">volatile uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> S32K148.h:8588</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_ac107358088c50dc4e3e1bb98008efb3a"><div class="ttname"><a href="struct_m_s_c_m___type.html#ac107358088c50dc4e3e1bb98008efb3a">MSCM_Type::CP0NUM</a></div><div class="ttdeci">volatile const uint32_t CP0NUM</div><div class="ttdef"><b>Definition:</b> S32K148.h:8889</div></div>
<div class="ttc" id="struct_s_a_i___type_html_ac26e8e91959ed2f2a0f291df2543c5aa"><div class="ttname"><a href="struct_s_a_i___type.html#ac26e8e91959ed2f2a0f291df2543c5aa">SAI_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:12510</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4515c3006dd53f9cbab7025909928c81">FTM7_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:338</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a8e167cc968770405e3fdabf2a8d459cd"><div class="ttname"><a href="struct_c_a_n___type.html#a8e167cc968770405e3fdabf2a8d459cd">CAN_Type::CBT</a></div><div class="ttdeci">volatile uint32_t CBT</div><div class="ttdef"><b>Definition:</b> S32K148.h:946</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a0958919acf92ba3be0cd89ad9f794ba1"><div class="ttname"><a href="struct_m_s_c_m___type.html#a0958919acf92ba3be0cd89ad9f794ba1">MSCM_Type::CPxNUM</a></div><div class="ttdeci">volatile const uint32_t CPxNUM</div><div class="ttdef"><b>Definition:</b> S32K148.h:8881</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a665d96fcfc5d2aaf177932c165edfdc6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a665d96fcfc5d2aaf177932c165edfdc6">ENET_Type::RMON_T_JAB</a></div><div class="ttdeci">volatile const uint32_t RMON_T_JAB</div><div class="ttdef"><b>Definition:</b> S32K148.h:3303</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9696b2d6c09a8a2c5b5ca67fb63668bb"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9696b2d6c09a8a2c5b5ca67fb63668bb">ENET_Type::IAUR</a></div><div class="ttdeci">volatile uint32_t IAUR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3271</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:241</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a862948d6bd2c2aa479fe2a7049146a11"><div class="ttname"><a href="struct_s_a_i___type.html#a862948d6bd2c2aa479fe2a7049146a11">SAI_Type::TCR3</a></div><div class="ttdeci">volatile uint32_t TCR3</div><div class="ttdef"><b>Definition:</b> S32K148.h:12514</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a29be3a5c5174e82b3ba3ad656d326e8f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a29be3a5c5174e82b3ba3ad656d326e8f">ENET_Type::IEEE_R_MACERR</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_MACERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3347</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2b3902f73bcd4c103e1122b079a4f890"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2b3902f73bcd4c103e1122b079a4f890">ENET_Type::RMON_T_BC_PKT</a></div><div class="ttdeci">volatile const uint32_t RMON_T_BC_PKT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3297</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae5689cab71b959c34805b958228781b2"><div class="ttname"><a href="struct_a_d_c___type.html#ae5689cab71b959c34805b958228781b2">ADC_Type::CLP0</a></div><div class="ttdeci">volatile uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> S32K148.h:397</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa76a35f7d3719b38a3327d95af2c508f">ENET_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:277</div></div>
<div class="ttc" id="struct_r_c_m___type_html_afdcef9bef0b802c42046fa821d55d370"><div class="ttname"><a href="struct_r_c_m___type.html#afdcef9bef0b802c42046fa821d55d370">RCM_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:10376</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a71c01484c370a9a2322dadd6c2747af4"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a71c01484c370a9a2322dadd6c2747af4">LPUART_Type::FIFO</a></div><div class="ttdeci">volatile uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> S32K148.h:7722</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:2236</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a71bb46ec1cf045dae01f39b37ed47b14"><div class="ttname"><a href="struct_c_a_n___type.html#a71bb46ec1cf045dae01f39b37ed47b14">CAN_Type::PL2_PLMASK_LO</a></div><div class="ttdeci">volatile uint32_t PL2_PLMASK_LO</div><div class="ttdef"><b>Definition:</b> S32K148.h:960</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a012f59fa6a2dafcaa099ac564579cd63"><div class="ttname"><a href="struct_s_a_i___type.html#a012f59fa6a2dafcaa099ac564579cd63">SAI_Type::RCR2</a></div><div class="ttdeci">volatile uint32_t RCR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:12525</div></div>
<div class="ttc" id="group___e_i_m___peripheral___access___layer_html_ga03c568574945133d2b960a927c8ce874"><div class="ttname"><a href="group___e_i_m___peripheral___access___layer.html#ga03c568574945133d2b960a927c8ce874">EIM_EICHDn_COUNT</a></div><div class="ttdeci">#define EIM_EICHDn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3162</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ab970c96e0045c0aa0e1839a27859201c"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab970c96e0045c0aa0e1839a27859201c">ENET_Type::EIR</a></div><div class="ttdeci">volatile uint32_t EIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3250</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a2f37f8b7b5d15d1d967925a01bbcb4be"><div class="ttname"><a href="struct_c_a_n___type.html#a2f37f8b7b5d15d1d967925a01bbcb4be">CAN_Type::CRCR</a></div><div class="ttdeci">volatile const uint32_t CRCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:943</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ad89479378e1509fd2c7b55053bcb2288"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad89479378e1509fd2c7b55053bcb2288">ENET_Type::RMON_T_OCTETS</a></div><div class="ttdeci">volatile const uint32_t RMON_T_OCTETS</div><div class="ttdef"><b>Definition:</b> S32K148.h:3312</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a13e3842c12721db6b6aeed2d9817fdda"><div class="ttname"><a href="struct_e_n_e_t___type.html#a13e3842c12721db6b6aeed2d9817fdda">ENET_Type::RMON_R_P65TO127</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P65TO127</div><div class="ttdef"><b>Definition:</b> S32K148.h:3336</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a2392d27078ea3135edd68503340391e4"><div class="ttname"><a href="struct_r_t_c___type.html#a2392d27078ea3135edd68503340391e4">RTC_Type::TPR</a></div><div class="ttdeci">volatile uint32_t TPR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10657</div></div>
<div class="ttc" id="struct_c_m_p___type_html_af04b2bd21b27328183a53d91b54b1113"><div class="ttname"><a href="struct_c_m_p___type.html#af04b2bd21b27328183a53d91b54b1113">CMP_Type::C2</a></div><div class="ttdeci">volatile uint32_t C2</div><div class="ttdef"><b>Definition:</b> S32K148.h:1748</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:249</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a872102be59e0dd67b189225eff4704a9"><div class="ttname"><a href="struct_p_o_r_t___type.html#a872102be59e0dd67b189225eff4704a9">PORT_Type::GICHR</a></div><div class="ttdeci">volatile uint32_t GICHR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9607</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a55c89f76dcafd66dd40a42aff80640d1"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a55c89f76dcafd66dd40a42aff80640d1">LPTMR_Type::CMR</a></div><div class="ttdeci">volatile uint32_t CMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7598</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a69f3e634100035e13839c83068dd301b"><div class="ttname"><a href="struct_d_m_a___type.html#a69f3e634100035e13839c83068dd301b">DMA_Type::ERQ</a></div><div class="ttdeci">volatile uint32_t ERQ</div><div class="ttdef"><b>Definition:</b> S32K148.h:2240</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a7b0e10ae0606ad14af0f5d6c0c09a1a0"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a7b0e10ae0606ad14af0f5d6c0c09a1a0">S32_SCB_Type::SHPR1</a></div><div class="ttdeci">volatile uint32_t SHPR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:11910</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92280814424a6bd5c9d51fd610dd147">FTM7_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:336</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a37f3f5ae7e4241f533a44cd699a6625a"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a37f3f5ae7e4241f533a44cd699a6625a">FLEXIO_Type::SHIFTSDEN</a></div><div class="ttdeci">volatile uint32_t SHIFTSDEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4483</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3c2cfd45bce44fde56a7cf927fdfe133"><div class="ttname"><a href="struct_a_d_c___type.html#a3c2cfd45bce44fde56a7cf927fdfe133">ADC_Type::OFS</a></div><div class="ttdeci">volatile uint32_t OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:387</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aab71fd2f54bf6512b3b1c16d5320804b"><div class="ttname"><a href="struct_c_a_n___type.html#aab71fd2f54bf6512b3b1c16d5320804b">CAN_Type::WMBn_ID</a></div><div class="ttdeci">volatile const uint32_t WMBn_ID</div><div class="ttdef"><b>Definition:</b> S32K148.h:965</div></div>
<div class="ttc" id="group___p_o_r_t___peripheral___access___layer_html_gae9d33dd352fbda70db758fa6daabf495"><div class="ttname"><a href="group___p_o_r_t___peripheral___access___layer.html#gae9d33dd352fbda70db758fa6daabf495">PORT_PCR_COUNT</a></div><div class="ttdeci">#define PORT_PCR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9599</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a172ab8123b122480998cb78336dc1881"><div class="ttname"><a href="struct_s_c_g___type.html#a172ab8123b122480998cb78336dc1881">SCG_Type::FIRCCFG</a></div><div class="ttdeci">volatile uint32_t FIRCCFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:13032</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0d7f0cb5f4b8e6dfc7de855e912775b">FTM0_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:296</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_adbbbdedee8b7f5192c96f96ed0d40bc2"><div class="ttname"><a href="struct_s32___s_c_b___type.html#adbbbdedee8b7f5192c96f96ed0d40bc2">S32_SCB_Type::SHPR3</a></div><div class="ttdeci">volatile uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> S32K148.h:11912</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a64da06cecfc5569155336381420aa0b0"><div class="ttname"><a href="struct_s_a_i___type.html#a64da06cecfc5569155336381420aa0b0">SAI_Type::RMR</a></div><div class="ttdeci">volatile uint32_t RMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12533</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1d1a378e609a6f95fcbfaded2f4b468b"><div class="ttname"><a href="struct_s_i_m___type.html#a1d1a378e609a6f95fcbfaded2f4b468b">SIM_Type::UIDL</a></div><div class="ttdeci">volatile const uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> S32K148.h:13374</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a16ed527683eda2266dfd2bcda3b4dc83"><div class="ttname"><a href="struct_m_p_u___type.html#a16ed527683eda2266dfd2bcda3b4dc83">MPU_Type::EDR</a></div><div class="ttdeci">volatile const uint32_t EDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8582</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0bff68ffa0f6a24e0103f156f26487b3">WDOG_EWM_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:236</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a22e5b7c6bc24033dc8b0b55dc4bb4cfd"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a22e5b7c6bc24033dc8b0b55dc4bb4cfd">QuadSPI_Type::SFB2AD</a></div><div class="ttdeci">volatile uint32_t SFB2AD</div><div class="ttdef"><b>Definition:</b> S32K148.h:9810</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2daf7c78a66e9b3b6a70778de666d85a">CAN1_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:287</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a902a214e1ae7fd0d4cc90b28bd6c9be9"><div class="ttname"><a href="struct_d_m_a___type.html#a902a214e1ae7fd0d4cc90b28bd6c9be9">DMA_Type::ATTR</a></div><div class="ttdeci">volatile uint16_t ATTR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2265</div></div>
<div class="ttc" id="struct_m_c_m___type_html_ac4d315871eb2da293af0fefbe2fe1fc0"><div class="ttname"><a href="struct_m_c_m___type.html#ac4d315871eb2da293af0fefbe2fe1fc0">MCM_Type::ISCR</a></div><div class="ttdeci">volatile uint32_t ISCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8245</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a99515cb5e7d40404fe2dd21642c9a02b"><div class="ttname"><a href="struct_p_o_r_t___type.html#a99515cb5e7d40404fe2dd21642c9a02b">PORT_Type::ISFR</a></div><div class="ttdeci">volatile uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9609</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ae6212e206d5c76339ded3a9c5763ce66"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ae6212e206d5c76339ded3a9c5763ce66">S32_SCB_Type::ICSR</a></div><div class="ttdeci">volatile uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11905</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a413f3691f4adfda6d3b446aa67679903"><div class="ttname"><a href="struct_f_t_m___type.html#a413f3691f4adfda6d3b446aa67679903">FTM_Type::FLTCTRL</a></div><div class="ttdeci">volatile uint32_t FLTCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:5001</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aa7f5ff6a18fbcb2962eb8234a861a17e"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa7f5ff6a18fbcb2962eb8234a861a17e">LPI2C_Type::MTDR</a></div><div class="ttdeci">volatile uint32_t MTDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6389</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac05f137c2b1873b8b8cb31b1beb5d9a0"><div class="ttname"><a href="struct_r_t_c___type.html#ac05f137c2b1873b8b8cb31b1beb5d9a0">RTC_Type::LR</a></div><div class="ttdeci">volatile uint32_t LR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10662</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a690d7361604c4e0f3d5edc95a23cd4f9">FTM2_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:310</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a4d00957cea15bf316707c93c0fd0c645"><div class="ttname"><a href="struct_s_c_g___type.html#a4d00957cea15bf316707c93c0fd0c645">SCG_Type::VCCR</a></div><div class="ttdeci">volatile uint32_t VCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13018</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_ace1330de59c290b59d4c1f773df9213c"><div class="ttname"><a href="struct_p_o_r_t___type.html#ace1330de59c290b59d4c1f773df9213c">PORT_Type::GPCHR</a></div><div class="ttdeci">volatile uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9605</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9654a6b08c783e5907140c8fe94e5198"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9654a6b08c783e5907140c8fe94e5198">ENET_Type::IEEE_T_MCOL</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_MCOL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3316</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a664e22bed86ea01b26c6f19a511ea3d9"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a664e22bed86ea01b26c6f19a511ea3d9">QuadSPI_Type::BUF3CR</a></div><div class="ttdeci">volatile uint32_t BUF3CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9784</div></div>
<div class="ttc" id="struct_d_m_a___type_html_adcaba1e2a2adc4905ed10e926853c935"><div class="ttname"><a href="struct_d_m_a___type.html#adcaba1e2a2adc4905ed10e926853c935">DMA_Type::HRS</a></div><div class="ttdeci">volatile const uint32_t HRS</div><div class="ttdef"><b>Definition:</b> S32K148.h:2256</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_ac4612bcc49c0d8064747e25e12cb7471"><div class="ttname"><a href="struct_l_p_i_t___type.html#ac4612bcc49c0d8064747e25e12cb7471">LPIT_Type::MIER</a></div><div class="ttdeci">volatile uint32_t MIER</div><div class="ttdef"><b>Definition:</b> S32K148.h:6997</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a61d6ec903120825300ebfb77961f2264"><div class="ttname"><a href="struct_m_p_u___type.html#a61d6ec903120825300ebfb77961f2264">MPU_Type::EAR</a></div><div class="ttdeci">volatile const uint32_t EAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8579</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_affe4df9e07262245a9b536093d6040ea"><div class="ttname"><a href="struct_l_p_i2_c___type.html#affe4df9e07262245a9b536093d6040ea">LPI2C_Type::MFSR</a></div><div class="ttdeci">volatile const uint32_t MFSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6388</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8603ae733777c7f040c11d35d7d403f3">FTM7_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:340</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc8758c047f0671d5c8c72046b912a76">FTM3_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:315</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_afa15f67b942e8824ea22bb065fad0c17"><div class="ttname"><a href="struct_e_n_e_t___type.html#afa15f67b942e8824ea22bb065fad0c17">ENET_Type::MSCR</a></div><div class="ttdeci">volatile uint32_t MSCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3259</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ab604672de6c7283d2357c320c882eacc"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab604672de6c7283d2357c320c882eacc">ENET_Type::IEEE_R_ALIGN</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_ALIGN</div><div class="ttdef"><b>Definition:</b> S32K148.h:3346</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50a6180bca228af425f6fcbf44a7ec08">DMA_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:230</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a64dfffa3c253798ad823729f5e23b6b5"><div class="ttname"><a href="struct_m_c_m___type.html#a64dfffa3c253798ad823729f5e23b6b5">MCM_Type::LMFAR</a></div><div class="ttdeci">volatile const uint32_t LMFAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8258</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:250</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aeba617f396567cf45d2aa6bb23c89ca6"><div class="ttname"><a href="struct_e_n_e_t___type.html#aeba617f396567cf45d2aa6bb23c89ca6">ENET_Type::RMON_R_FRAG</a></div><div class="ttdeci">volatile const uint32_t RMON_R_FRAG</div><div class="ttdef"><b>Definition:</b> S32K148.h:3332</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a790b7ba8f38a26ef5b49aa0dd4a37b30"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a790b7ba8f38a26ef5b49aa0dd4a37b30">LPSPI_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:7214</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a2d5270f054ca46676f058dcd0b52f3c5"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a2d5270f054ca46676f058dcd0b52f3c5">QuadSPI_Type::SFB1AD</a></div><div class="ttdeci">volatile uint32_t SFB1AD</div><div class="ttdef"><b>Definition:</b> S32K148.h:9809</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6edb2c7ba294f7d84e0fe10b5193e503">DMA4_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:218</div></div>
<div class="ttc" id="group___s32___n_v_i_c___peripheral___access___layer_html_ga807f01a7b9216334116726ed9d691b59"><div class="ttname"><a href="group___s32___n_v_i_c___peripheral___access___layer.html#ga807f01a7b9216334116726ed9d691b59">S32_NVIC_ISER_COUNT</a></div><div class="ttdeci">#define S32_NVIC_ISER_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:10832</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6e74ea38a95b24977e5ad87253ece068"><div class="ttname"><a href="struct_a_d_c___type.html#a6e74ea38a95b24977e5ad87253ece068">ADC_Type::CLPX</a></div><div class="ttdeci">volatile uint32_t CLPX</div><div class="ttdef"><b>Definition:</b> S32K148.h:398</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa68b78811bf8e624df87b6bde41a1de">FTM4_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:323</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12d8671188d753b9d54ed57b4b39b251">FTM1_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:301</div></div>
<div class="ttc" id="struct_p_d_b___type_html_aced48023c43c83c6b738e23eed041818"><div class="ttname"><a href="struct_p_d_b___type.html#aced48023c43c83c6b738e23eed041818">PDB_Type::DLY2</a></div><div class="ttdeci">volatile uint16_t DLY2</div><div class="ttdef"><b>Definition:</b> S32K148.h:9306</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a04796361b292b280d3851a634920e974"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a04796361b292b280d3851a634920e974">S32_SCB_Type::FPCAR</a></div><div class="ttdeci">volatile uint32_t FPCAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11924</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2faaf2a3548b244af340a4814217fef0"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2faaf2a3548b244af340a4814217fef0">ENET_Type::RMON_T_MC_PKT</a></div><div class="ttdeci">volatile const uint32_t RMON_T_MC_PKT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3298</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2080232618b4189286b854dcd7e48c8d"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2080232618b4189286b854dcd7e48c8d">ENET_Type::RMON_R_P128TO255</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P128TO255</div><div class="ttdef"><b>Definition:</b> S32K148.h:3337</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a8fe4e27458950097e74e60cea83e6afc"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a8fe4e27458950097e74e60cea83e6afc">LPI2C_Type::MDER</a></div><div class="ttdeci">volatile uint32_t MDER</div><div class="ttdef"><b>Definition:</b> S32K148.h:6375</div></div>
<div class="ttc" id="struct_c_a_n___type_html"><div class="ttname"><a href="struct_c_a_n___type.html">CAN_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:926</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b30c9d82f00311b44fd84899c99cf2f">FTM5_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:327</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aec71e0a647e9b39bf063182527c9ab7d"><div class="ttname"><a href="struct_c_a_n___type.html#aec71e0a647e9b39bf063182527c9ab7d">CAN_Type::FDCBT</a></div><div class="ttdeci">volatile uint32_t FDCBT</div><div class="ttdef"><b>Definition:</b> S32K148.h:971</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a129f984e5cf5be10cc192f9e111ee9d8"><div class="ttname"><a href="struct_s_i_m___type.html#a129f984e5cf5be10cc192f9e111ee9d8">SIM_Type::FTMOPT0</a></div><div class="ttdeci">volatile uint32_t FTMOPT0</div><div class="ttdef"><b>Definition:</b> S32K148.h:13359</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a96345908ba78c6b997fd8bb9251f214d"><div class="ttname"><a href="struct_d_m_a___type.html#a96345908ba78c6b997fd8bb9251f214d">DMA_Type::CERQ</a></div><div class="ttdeci">volatile uint8_t CERQ</div><div class="ttdef"><b>Definition:</b> S32K148.h:2245</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a5cb7d0b9bbbd1e697e25fac9148cfc89"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a5cb7d0b9bbbd1e697e25fac9148cfc89">FLEXIO_Type::PIN</a></div><div class="ttdeci">volatile const uint32_t PIN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4474</div></div>
<div class="ttc" id="struct_f_t_m___type_html_adeab33824a17fbf34c891d0d9261bd6e"><div class="ttname"><a href="struct_f_t_m___type.html#adeab33824a17fbf34c891d0d9261bd6e">FTM_Type::OUTINIT</a></div><div class="ttdeci">volatile uint32_t OUTINIT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4993</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0659032d473049ce5aec1104f6160f75">DMA7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:221</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2f4b986d2291a141ccdea7d26d16144c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2f4b986d2291a141ccdea7d26d16144c">ENET_Type::RMON_R_CRC_ALIGN</a></div><div class="ttdeci">volatile const uint32_t RMON_R_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> S32K148.h:3329</div></div>
<div class="ttc" id="struct_s_i_m___type_html_af9ee8ca1b76072d00ab2b4f8fa92aae9"><div class="ttname"><a href="struct_s_i_m___type.html#af9ee8ca1b76072d00ab2b4f8fa92aae9">SIM_Type::CHIPCTL</a></div><div class="ttdeci">volatile uint32_t CHIPCTL</div><div class="ttdef"><b>Definition:</b> S32K148.h:13357</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a45ce6df090d5259e813a21558acf5603"><div class="ttname"><a href="struct_w_d_o_g___type.html#a45ce6df090d5259e813a21558acf5603">WDOG_Type::CNT</a></div><div class="ttdeci">volatile uint32_t CNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:13982</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae215ab0b9670405031bd05cacf58b3de">ENET_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:278</div></div>
<div class="ttc" id="struct_p_d_b___type_html_aed89c319c9511f2712cea1c397526370"><div class="ttname"><a href="struct_p_d_b___type.html#aed89c319c9511f2712cea1c397526370">PDB_Type::CNT</a></div><div class="ttdeci">volatile const uint32_t CNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9294</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae0be22e8a72e850a4febb9c6dc9788a0">ERM_single_fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:251</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7c302f83115f90fd2212bbd5e973264f">DMA5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:219</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a6984c0e1830e8c4e44ef501dabaefd73"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a6984c0e1830e8c4e44ef501dabaefd73">CSE_PRAM_Type::DATA_32</a></div><div class="ttdeci">volatile uint32_t DATA_32</div><div class="ttdef"><b>Definition:</b> S32K148.h:2140</div></div>
<div class="ttc" id="struct_c_r_c___type_html"><div class="ttname"><a href="struct_c_r_c___type.html">CRC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:1995</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a61f2e24dfa7d4c413918e260b602bfc8"><div class="ttname"><a href="struct_e_n_e_t___type.html#a61f2e24dfa7d4c413918e260b602bfc8">ENET_Type::RMON_T_P128TO255</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P128TO255</div><div class="ttdef"><b>Definition:</b> S32K148.h:3307</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a6793e99daae10ebc826f6ca6bb54213c"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a6793e99daae10ebc826f6ca6bb54213c">FLEXIO_Type::TIMSTAT</a></div><div class="ttdeci">volatile uint32_t TIMSTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4477</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3e74d37eb885d59d8d49cbd374ab6e8">DMA6_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:220</div></div>
<div class="ttc" id="struct_d_m_a___type_html_aaff815cefb468380de616e7b7b62dbe8"><div class="ttname"><a href="struct_d_m_a___type.html#aaff815cefb468380de616e7b7b62dbe8">DMA_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2237</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a9e4639df35f6bd483f7b2a493a9a3855"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a9e4639df35f6bd483f7b2a493a9a3855">CSE_PRAM_Type::DATA_8LL</a></div><div class="ttdeci">volatile uint8_t DATA_8LL</div><div class="ttdef"><b>Definition:</b> S32K148.h:2142</div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa0cc6989bad0d61b42a26c11421366e1"><div class="ttname"><a href="struct_s_i_m___type.html#aa0cc6989bad0d61b42a26c11421366e1">SIM_Type::SDID</a></div><div class="ttdeci">volatile const uint32_t SDID</div><div class="ttdef"><b>Definition:</b> S32K148.h:13365</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b40a24413c90ad9ae4d37cbaf69af83">LPIT0_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:258</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a556bdb616cd0af1828d849f0ef0ff78a"><div class="ttname"><a href="struct_g_p_i_o___type.html#a556bdb616cd0af1828d849f0ef0ff78a">GPIO_Type::PDIR</a></div><div class="ttdeci">volatile const uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6056</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html"><div class="ttname"><a href="struct_quad_s_p_i___type.html">QuadSPI_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:9776</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:208</div></div>
<div class="ttc" id="_s32_k148_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> S32K148.h:137</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a8d2f73f14c4ffb8f39a836232c57fbf1"><div class="ttname"><a href="struct_e_n_e_t___type.html#a8d2f73f14c4ffb8f39a836232c57fbf1">ENET_Type::RMON_T_P1024TO2047</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P1024TO2047</div><div class="ttdef"><b>Definition:</b> S32K148.h:3310</div></div>
<div class="ttc" id="struct_f_t_m___type_html_abaa8dd696eb986d396fe7b957bac2565"><div class="ttname"><a href="struct_f_t_m___type.html#abaa8dd696eb986d396fe7b957bac2565">FTM_Type::SC</a></div><div class="ttdeci">volatile uint32_t SC</div><div class="ttdef"><b>Definition:</b> S32K148.h:4982</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a7f9ddde4ed2dd8487d9dfcaf3229ac14"><div class="ttname"><a href="struct_s_c_g___type.html#a7f9ddde4ed2dd8487d9dfcaf3229ac14">SCG_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:13014</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a8d1fb0a1ceb6d35330eb4c0278d07af6"><div class="ttname"><a href="struct_c_r_c___type.html#a8d1fb0a1ceb6d35330eb4c0278d07af6">CRC_Type::L</a></div><div class="ttdeci">volatile uint16_t L</div><div class="ttdef"><b>Definition:</b> S32K148.h:1999</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a614e9834a2ad3674e16ff12ae2370a6e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a614e9834a2ad3674e16ff12ae2370a6e">ENET_Type::IEEE_T_DROP</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_DROP</div><div class="ttdef"><b>Definition:</b> S32K148.h:3313</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a769cea0d126263ffb0ee6681ea32fb2e"><div class="ttname"><a href="struct_s_c_g___type.html#a769cea0d126263ffb0ee6681ea32fb2e">SCG_Type::SIRCDIV</a></div><div class="ttdeci">volatile uint32_t SIRCDIV</div><div class="ttdef"><b>Definition:</b> S32K148.h:13027</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a87ba822a80185621e85751247c8464fb"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a87ba822a80185621e85751247c8464fb">FLEXIO_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:4472</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a71b0d4bb9fd9f29fa8635832e9e6f53a"><div class="ttname"><a href="struct_s_c_g___type.html#a71b0d4bb9fd9f29fa8635832e9e6f53a">SCG_Type::SPLLDIV</a></div><div class="ttdeci">volatile uint32_t SPLLDIV</div><div class="ttdef"><b>Definition:</b> S32K148.h:13035</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a5b18f146a1f8107e4433c93564bae41a"><div class="ttname"><a href="struct_s_c_g___type.html#a5b18f146a1f8107e4433c93564bae41a">SCG_Type::SPLLCFG</a></div><div class="ttdeci">volatile uint32_t SPLLCFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:13036</div></div>
<div class="ttc" id="struct_s_a_i___type_html_aefe997baedd7f504037595425a19a12c"><div class="ttname"><a href="struct_s_a_i___type.html#aefe997baedd7f504037595425a19a12c">SAI_Type::RCSR</a></div><div class="ttdeci">volatile uint32_t RCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12523</div></div>
<div class="ttc" id="struct_d_m_a___type_html_af9b6bee87328ec3beed3e49e1a116055"><div class="ttname"><a href="struct_d_m_a___type.html#af9b6bee87328ec3beed3e49e1a116055">DMA_Type::CSR</a></div><div class="ttdeci">volatile uint16_t CSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2279</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a360e9d382ddaebdb62cb0570dacfff0f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a360e9d382ddaebdb62cb0570dacfff0f">ENET_Type::RMON_R_JAB</a></div><div class="ttdeci">volatile const uint32_t RMON_R_JAB</div><div class="ttdef"><b>Definition:</b> S32K148.h:3333</div></div>
<div class="ttc" id="struct_e_i_m___type_html"><div class="ttname"><a href="struct_e_i_m___type.html">EIM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:3165</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aea89d3f0396f1060ab50c47a7d29c99e"><div class="ttname"><a href="struct_e_n_e_t___type.html#aea89d3f0396f1060ab50c47a7d29c99e">ENET_Type::RMON_R_PACKETS</a></div><div class="ttdeci">volatile const uint32_t RMON_R_PACKETS</div><div class="ttdef"><b>Definition:</b> S32K148.h:3326</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aa407d2cbb35425c8436dc479da33d8e0"><div class="ttname"><a href="struct_s_m_c___type.html#aa407d2cbb35425c8436dc479da33d8e0">SMC_Type::STOPCTRL</a></div><div class="ttdeci">volatile uint32_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:13767</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aeab2ebe420e6ae44c24f13f2761f00e3"><div class="ttname"><a href="struct_a_d_c___type.html#aeab2ebe420e6ae44c24f13f2761f00e3">ADC_Type::CFG1</a></div><div class="ttdeci">volatile uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> S32K148.h:380</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a1b8c7ea9ec312e3b89509dbda55af3b7"><div class="ttname"><a href="struct_p_d_b___type.html#a1b8c7ea9ec312e3b89509dbda55af3b7">PDB_Type::DLY1</a></div><div class="ttdeci">volatile uint16_t DLY1</div><div class="ttdef"><b>Definition:</b> S32K148.h:9307</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a6052711b17b21fbf33328add67fa99f9"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6052711b17b21fbf33328add67fa99f9">ENET_Type::ATINC</a></div><div class="ttdeci">volatile uint32_t ATINC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3356</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac27807042cb04d4f474cc5696c3732fa">FLEXIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:272</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a673f086fc49b24f74d94ab86d29f392a"><div class="ttname"><a href="struct_p_d_b___type.html#a673f086fc49b24f74d94ab86d29f392a">PDB_Type::PODLY</a></div><div class="ttdeci">volatile uint32_t PODLY</div><div class="ttdef"><b>Definition:</b> S32K148.h:9304</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a3d04d8beb2b33986518a6edf8519cdcb"><div class="ttname"><a href="struct_m_p_u___type.html#a3d04d8beb2b33986518a6edf8519cdcb">MPU_Type::WORD3</a></div><div class="ttdeci">volatile uint32_t WORD3</div><div class="ttdef"><b>Definition:</b> S32K148.h:8591</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4cbf505407a5be6d7d654d0b5910408c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4cbf505407a5be6d7d654d0b5910408c">ENET_Type::GAUR</a></div><div class="ttdeci">volatile uint32_t GAUR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3273</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a7624edccbb7f429c5a4cce92910087ad"><div class="ttname"><a href="struct_s_m_c___type.html#a7624edccbb7f429c5a4cce92910087ad">SMC_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:13764</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_adb122ea3f8fa30201f05b1a454592694"><div class="ttname"><a href="struct_p_o_r_t___type.html#adb122ea3f8fa30201f05b1a454592694">PORT_Type::DFWR</a></div><div class="ttdeci">volatile uint32_t DFWR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9613</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a8de979ccf746154886f47d884332aa55"><div class="ttname"><a href="struct_f_t_f_c___type.html#a8de979ccf746154886f47d884332aa55">FTFC_Type::FCNFG</a></div><div class="ttdeci">volatile uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:4773</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a460545388d8b703614fe5ae5af08a60c">FTM5_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:325</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ad6c8a8e59e6d55cdc03af2eac4dd281a"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad6c8a8e59e6d55cdc03af2eac4dd281a">QuadSPI_Type::SFACR</a></div><div class="ttdeci">volatile uint32_t SFACR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9793</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_af7c4f1170970ea3f183fb2e13fce187d"><div class="ttname"><a href="struct_s32___s_c_b___type.html#af7c4f1170970ea3f183fb2e13fce187d">S32_SCB_Type::CCR</a></div><div class="ttdeci">volatile uint32_t CCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11909</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a5582ab9762655e7a746982d945ce0f1e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a5582ab9762655e7a746982d945ce0f1e">ENET_Type::IEEE_R_FDXFC</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_FDXFC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3348</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fd3054a4bfa086fa044b625e7365fcf">LPI2C0_Slave_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:239</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a16043a5bc3ae52491472b84ac004be39"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a16043a5bc3ae52491472b84ac004be39">LPUART_Type::GLOBAL</a></div><div class="ttdeci">volatile uint32_t GLOBAL</div><div class="ttdef"><b>Definition:</b> S32K148.h:7714</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fb59e6e98008c17cc616f1fabef6b37">CAN0_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:282</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a60fcf5c58d35061e0062db759e28eb2a"><div class="ttname"><a href="struct_a_d_c___type.html#a60fcf5c58d35061e0062db759e28eb2a">ADC_Type::XOFS</a></div><div class="ttdeci">volatile uint32_t XOFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:389</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ac6bf4faa4ff8f04499ae13504a3cd08d"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ac6bf4faa4ff8f04499ae13504a3cd08d">LPSPI_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7216</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a916b1856592f4718c2f84e1309fb3db9"><div class="ttname"><a href="struct_e_n_e_t___type.html#a916b1856592f4718c2f84e1309fb3db9">ENET_Type::IEEE_T_DEF</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_DEF</div><div class="ttdef"><b>Definition:</b> S32K148.h:3317</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a3adc939db89cbe67538aa58b60321cd2"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a3adc939db89cbe67538aa58b60321cd2">QuadSPI_Type::TBDR</a></div><div class="ttdeci">volatile uint32_t TBDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9799</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ad546ffcced0eaa9f3428992e98712b82"><div class="ttname"><a href="struct_c_r_c___type.html#ad546ffcced0eaa9f3428992e98712b82">CRC_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:2010</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a557d492e4947d93860f042012455df4a"><div class="ttname"><a href="struct_c_r_c___type.html#a557d492e4947d93860f042012455df4a">CRC_Type::DATA</a></div><div class="ttdeci">volatile uint32_t DATA</div><div class="ttdef"><b>Definition:</b> S32K148.h:1997</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a8dc61876f480cf71bd25b389ce1b1024"><div class="ttname"><a href="struct_d_m_a___type.html#a8dc61876f480cf71bd25b389ce1b1024">DMA_Type::EARS</a></div><div class="ttdeci">volatile uint32_t EARS</div><div class="ttdef"><b>Definition:</b> S32K148.h:2258</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a26f052a1f33bfc23e1ec91c7de3b1053"><div class="ttname"><a href="struct_p_o_r_t___type.html#a26f052a1f33bfc23e1ec91c7de3b1053">PORT_Type::GICLR</a></div><div class="ttdeci">volatile uint32_t GICLR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9606</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6d3ce32f7cca7bf90424813d8515d220"><div class="ttname"><a href="struct_a_d_c___type.html#a6d3ce32f7cca7bf90424813d8515d220">ADC_Type::USR_OFS</a></div><div class="ttdeci">volatile uint32_t USR_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:388</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a7f7a4e927e13925bd2802e69ae63966e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7f7a4e927e13925bd2802e69ae63966e">ENET_Type::RMON_R_P256TO511</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P256TO511</div><div class="ttdef"><b>Definition:</b> S32K148.h:3338</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_aa87434eb2e441eb97dc82235a998af73"><div class="ttname"><a href="struct_quad_s_p_i___type.html#aa87434eb2e441eb97dc82235a998af73">QuadSPI_Type::SR</a></div><div class="ttdeci">volatile const uint32_t SR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9801</div></div>
<div class="ttc" id="struct_c_a_n___type_html_af8212fa6673cf99092fc9752ba6f6171"><div class="ttname"><a href="struct_c_a_n___type.html#af8212fa6673cf99092fc9752ba6f6171">CAN_Type::RX15MASK</a></div><div class="ttdeci">volatile uint32_t RX15MASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:933</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4c8fbfbeef36dfe473cd6f9e754e7f7c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4c8fbfbeef36dfe473cd6f9e754e7f7c">ENET_Type::TAEM</a></div><div class="ttdeci">volatile uint32_t TAEM</div><div class="ttdef"><b>Definition:</b> S32K148.h:3287</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a004dc399a555560df623ab73ddc9747e"><div class="ttname"><a href="struct_p_o_r_t___type.html#a004dc399a555560df623ab73ddc9747e">PORT_Type::DFCR</a></div><div class="ttdeci">volatile uint32_t DFCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9612</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ab8b7ae544c72840a2170db2ade42ba17"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab8b7ae544c72840a2170db2ade42ba17">ENET_Type::RMON_R_OVERSIZE</a></div><div class="ttdeci">volatile const uint32_t RMON_R_OVERSIZE</div><div class="ttdef"><b>Definition:</b> S32K148.h:3331</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4aa6dbce5167fd3b2ef3599cb9800104"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4aa6dbce5167fd3b2ef3599cb9800104">ENET_Type::IEEE_T_OCTETS_OK</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> S32K148.h:3324</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html">CSE_PRAM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:2138</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a443019635adb0786934f1cd18ad8142f"><div class="ttname"><a href="struct_s_a_i___type.html#a443019635adb0786934f1cd18ad8142f">SAI_Type::TMR</a></div><div class="ttdeci">volatile uint32_t TMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12521</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:217</div></div>
<div class="ttc" id="struct_f_t_m___type_html_afcfd01357dcbb9864660674801df38b8"><div class="ttname"><a href="struct_f_t_m___type.html#afcfd01357dcbb9864660674801df38b8">FTM_Type::CONF</a></div><div class="ttdeci">volatile uint32_t CONF</div><div class="ttdef"><b>Definition:</b> S32K148.h:5003</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac1f599ac8dc6c2bbb32dd5e3e968fc29"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac1f599ac8dc6c2bbb32dd5e3e968fc29">ENET_Type::MMFR</a></div><div class="ttdeci">volatile uint32_t MMFR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3258</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a543761fdf0f313f82de2f810b43cc1f7"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a543761fdf0f313f82de2f810b43cc1f7">LPI2C_Type::STDR</a></div><div class="ttdeci">volatile uint32_t STDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6406</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a0e8b7c35acd4c6b92e463486d8b12f9c"><div class="ttname"><a href="struct_l_p_i_t___type.html#a0e8b7c35acd4c6b92e463486d8b12f9c">LPIT_Type::TVAL</a></div><div class="ttdeci">volatile uint32_t TVAL</div><div class="ttdef"><b>Definition:</b> S32K148.h:7002</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_adb503411119f14d105172b5b08f04c81"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#adb503411119f14d105172b5b08f04c81">LPUART_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:7718</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:207</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aee6eeb0119eeea4f8c5e270883737930"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aee6eeb0119eeea4f8c5e270883737930">S32_SCB_Type::HFSR</a></div><div class="ttdeci">volatile uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11915</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a09b32e0e78730c1fb4035b52b910edb0"><div class="ttname"><a href="struct_l_p_i_t___type.html#a09b32e0e78730c1fb4035b52b910edb0">LPIT_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6995</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a6cfcd92a71b5556da2c1d16db5122a5f"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a6cfcd92a71b5556da2c1d16db5122a5f">FLEXIO_Type::SHIFTERR</a></div><div class="ttdeci">volatile uint32_t SHIFTERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:4476</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aa9a21a7b24d0b5001764d84099c76b96"><div class="ttname"><a href="struct_c_a_n___type.html#aa9a21a7b24d0b5001764d84099c76b96">CAN_Type::RXFGMASK</a></div><div class="ttdeci">volatile uint32_t RXFGMASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:944</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a07f3a0627762eda831e83401b88ccbe8">FTFC_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:235</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ab3b2307bbd9b9e9356a877a2472e0751"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ab3b2307bbd9b9e9356a877a2472e0751">QuadSPI_Type::BUF2CR</a></div><div class="ttdeci">volatile uint32_t BUF2CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9783</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a57ddf07af7ed087f2930d3730810b941"><div class="ttname"><a href="struct_c_r_c___type.html#a57ddf07af7ed087f2930d3730810b941">CRC_Type::LU</a></div><div class="ttdeci">volatile uint8_t LU</div><div class="ttdef"><b>Definition:</b> S32K148.h:2004</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a6ca2b3a896db41739b21b44c8de244eb"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a6ca2b3a896db41739b21b44c8de244eb">LPSPI_Type::DMR0</a></div><div class="ttdeci">volatile uint32_t DMR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:7223</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9646c539880165e41e74182b4eb4c6c9"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9646c539880165e41e74182b4eb4c6c9">ENET_Type::RDAR</a></div><div class="ttdeci">volatile uint32_t RDAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3253</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a1c44645bb1a9bdf0ca8fa23292721d68"><div class="ttname"><a href="struct_c_a_n___type.html#a1c44645bb1a9bdf0ca8fa23292721d68">CAN_Type::TIMER</a></div><div class="ttdeci">volatile uint32_t TIMER</div><div class="ttdef"><b>Definition:</b> S32K148.h:929</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_af9e33fb9b5350e5e300bb0b2b2244872"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#af9e33fb9b5350e5e300bb0b2b2244872">LPUART_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:7713</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a611ee6d4c1ff976559ac2077940027f1"><div class="ttname"><a href="struct_m_s_c_m___type.html#a611ee6d4c1ff976559ac2077940027f1">MSCM_Type::CP0CFG2</a></div><div class="ttdeci">volatile const uint32_t CP0CFG2</div><div class="ttdef"><b>Definition:</b> S32K148.h:8894</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7a03bed892bd14fae1feba9d95c92e0a"><div class="ttname"><a href="struct_a_d_c___type.html#a7a03bed892bd14fae1feba9d95c92e0a">ADC_Type::CFG2</a></div><div class="ttdeci">volatile uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> S32K148.h:381</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a69f0e419aac4f8d06a5a0edae23fdcd6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a69f0e419aac4f8d06a5a0edae23fdcd6">ENET_Type::ATSTMP</a></div><div class="ttdeci">volatile const uint32_t ATSTMP</div><div class="ttdef"><b>Definition:</b> S32K148.h:3357</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a8b794eb1d4b25870a6e13f1e9768cf05"><div class="ttname"><a href="struct_s_m_c___type.html#a8b794eb1d4b25870a6e13f1e9768cf05">SMC_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:13763</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a0b7e042016365296526230a8c4a8eb44"><div class="ttname"><a href="struct_l_m_e_m___type.html#a0b7e042016365296526230a8c4a8eb44">LMEM_Type::PCCSAR</a></div><div class="ttdeci">volatile uint32_t PCCSAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6162</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a94c980eeab645c37a1028a4d007717bf"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a94c980eeab645c37a1028a4d007717bf">LPSPI_Type::TDR</a></div><div class="ttdeci">volatile uint32_t TDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7231</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab8dd9595c336739a6c205455c09ee99a"><div class="ttname"><a href="struct_d_m_a___type.html#ab8dd9595c336739a6c205455c09ee99a">DMA_Type::SADDR</a></div><div class="ttdeci">volatile uint32_t SADDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2263</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:204</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a6f9077c689c9eb99811542d26f0c767c"><div class="ttname"><a href="struct_g_p_i_o___type.html#a6f9077c689c9eb99811542d26f0c767c">GPIO_Type::PSOR</a></div><div class="ttdeci">volatile uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6053</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Defines the Interrupt Numbers definitions. </div><div class="ttdef"><b>Definition:</b> S32K148.h:197</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a8d6b511053f9da71235960993b897bf1"><div class="ttname"><a href="struct_s_m_c___type.html#a8d6b511053f9da71235960993b897bf1">SMC_Type::PMSTAT</a></div><div class="ttdeci">volatile const uint32_t PMSTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:13768</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html"><div class="ttname"><a href="struct_l_p_i2_c___type.html">LPI2C_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:6368</div></div>
<div class="ttc" id="struct_s_a_i___type_html_aa6a7d7fc91c1ab837a5e5fa20924bbba"><div class="ttname"><a href="struct_s_a_i___type.html#aa6a7d7fc91c1ab837a5e5fa20924bbba">SAI_Type::TCSR</a></div><div class="ttdeci">volatile uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12511</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a7b5e0692c7a0c3405147314c57de25ac"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7b5e0692c7a0c3405147314c57de25ac">ENET_Type::RDSR</a></div><div class="ttdeci">volatile uint32_t RDSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3278</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a215e96f7da7b796d7bf15d3b694b38fc"><div class="ttname"><a href="struct_r_t_c___type.html#a215e96f7da7b796d7bf15d3b694b38fc">RTC_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10659</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a42d756814a5f75cea591908d76eb3344"><div class="ttname"><a href="struct_f_t_m___type.html#a42d756814a5f75cea591908d76eb3344">FTM_Type::PAIR3DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR3DEADTIME</div><div class="ttdef"><b>Definition:</b> S32K148.h:5016</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:211</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2edc236981e8fbe6b9b37d005e667c79"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2edc236981e8fbe6b9b37d005e667c79">ENET_Type::IEEE_R_FRAME_OK</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_FRAME_OK</div><div class="ttdef"><b>Definition:</b> S32K148.h:3344</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac4bbc57544bb59cd1617809154de4f1e"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac4bbc57544bb59cd1617809154de4f1e">ENET_Type::TAFL</a></div><div class="ttdeci">volatile uint32_t TAFL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3288</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9fb9e5046323edc5c8bb1943e591ea2d"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9fb9e5046323edc5c8bb1943e591ea2d">ENET_Type::IEEE_T_FRAME_OK</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_FRAME_OK</div><div class="ttdef"><b>Definition:</b> S32K148.h:3314</div></div>
<div class="ttc" id="struct_s_c_g___type_html_aa4b89199c94c33e298bea12e42f70b31"><div class="ttname"><a href="struct_s_c_g___type.html#aa4b89199c94c33e298bea12e42f70b31">SCG_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:13013</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a05fbc273982fe288e0effb1d41ab67d1"><div class="ttname"><a href="struct_c_a_n___type.html#a05fbc273982fe288e0effb1d41ab67d1">CAN_Type::RX14MASK</a></div><div class="ttdeci">volatile uint32_t RX14MASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:932</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_ac62a3c315ce9a23d182f3015c63b8ea1"><div class="ttname"><a href="struct_l_p_i_t___type.html#ac62a3c315ce9a23d182f3015c63b8ea1">LPIT_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:6993</div></div>
<div class="ttc" id="struct_c_r_c___type_html_aafd378bc8409b6a0e32e5578a75507dc"><div class="ttname"><a href="struct_c_r_c___type.html#aafd378bc8409b6a0e32e5578a75507dc">CRC_Type::GPOLY</a></div><div class="ttdeci">volatile uint32_t GPOLY</div><div class="ttdef"><b>Definition:</b> S32K148.h:2009</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aaeab09ebbb5596dd93692703f18f6ab5"><div class="ttname"><a href="struct_c_a_n___type.html#aaeab09ebbb5596dd93692703f18f6ab5">CAN_Type::PL1_LO</a></div><div class="ttdeci">volatile uint32_t PL1_LO</div><div class="ttdef"><b>Definition:</b> S32K148.h:957</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaf721f900b3d08c23e842196445186fe">FTM3_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:312</div></div>
<div class="ttc" id="struct_e_r_m___type_html_a4a86ce79381aec09528bbbb73cead474"><div class="ttname"><a href="struct_e_r_m___type.html#a4a86ce79381aec09528bbbb73cead474">ERM_Type::SR0</a></div><div class="ttdeci">volatile uint32_t SR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:4259</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a05d034d4960fef66087189fcdbeba007"><div class="ttname"><a href="struct_c_r_c___type.html#a05d034d4960fef66087189fcdbeba007">CRC_Type::HL</a></div><div class="ttdeci">volatile uint8_t HL</div><div class="ttdef"><b>Definition:</b> S32K148.h:2005</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a5ec519abfcc1a388c85e063902080b09"><div class="ttname"><a href="struct_m_c_m___type.html#a5ec519abfcc1a388c85e063902080b09">MCM_Type::LMFATR</a></div><div class="ttdeci">volatile const uint32_t LMFATR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8259</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ae5a2310b0ff7b665b6ea25f4a3880211"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae5a2310b0ff7b665b6ea25f4a3880211">LPI2C_Type::SRDR</a></div><div class="ttdeci">volatile const uint32_t SRDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6408</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bed7c53ed6541421cd0ccef0027eef">LPUART0_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:245</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac221b5b0225fb165efb59e032a44cc59">FTM0_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:295</div></div>
<div class="ttc" id="struct_s_i_m___type_html_afe10e16b63a31be8107001bc98697bb6"><div class="ttname"><a href="struct_s_i_m___type.html#afe10e16b63a31be8107001bc98697bb6">SIM_Type::FCFG1</a></div><div class="ttdeci">volatile uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> S32K148.h:13369</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7ffcfcf0474a249fd8bd1e16456bd0b3">FTM7_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:339</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a8bc6681caac46f941f2c5814908459dc"><div class="ttname"><a href="struct_a_d_c___type.html#a8bc6681caac46f941f2c5814908459dc">ADC_Type::SC3</a></div><div class="ttdeci">volatile uint32_t SC3</div><div class="ttdef"><b>Definition:</b> S32K148.h:385</div></div>
<div class="ttc" id="group___e_r_m___peripheral___access___layer_html_ga9931843f4ffe70302ff8aa5fc438f15a"><div class="ttname"><a href="group___e_r_m___peripheral___access___layer.html#ga9931843f4ffe70302ff8aa5fc438f15a">ERM_EARn_COUNT</a></div><div class="ttdeci">#define ERM_EARn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4253</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aacdf174d512c3f7e9b0ba31397d3dc40"><div class="ttname"><a href="struct_c_a_n___type.html#aacdf174d512c3f7e9b0ba31397d3dc40">CAN_Type::RXFIR</a></div><div class="ttdeci">volatile const uint32_t RXFIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:945</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aa8e8c1e57304db4553d25b4dc0c03637"><div class="ttname"><a href="struct_f_t_m___type.html#aa8e8c1e57304db4553d25b4dc0c03637">FTM_Type::QDCTRL</a></div><div class="ttdeci">volatile uint32_t QDCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:5002</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac6d98926b0263ff5b23ff8e47fd9872e"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac6d98926b0263ff5b23ff8e47fd9872e">ENET_Type::IEEE_T_1COL</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_1COL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3315</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a6fa4836450f10cfdc8648a5da11e6f84"><div class="ttname"><a href="struct_s_c_g___type.html#a6fa4836450f10cfdc8648a5da11e6f84">SCG_Type::FIRCCSR</a></div><div class="ttdeci">volatile uint32_t FIRCCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13030</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ad8f43cefc57bbce134e5326c37d9c1a3"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ad8f43cefc57bbce134e5326c37d9c1a3">LPI2C_Type::MCCR0</a></div><div class="ttdeci">volatile uint32_t MCCR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:6383</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a7d767afa9c11c3edc4bc488d6c580c49"><div class="ttname"><a href="struct_f_t_f_c___type.html#a7d767afa9c11c3edc4bc488d6c580c49">FTFC_Type::FEPROT</a></div><div class="ttdeci">volatile uint8_t FEPROT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4779</div></div>
<div class="ttc" id="group___m_s_c_m___peripheral___access___layer_html_gae7e2f2251996e80e2c7b62d453e3cac7"><div class="ttname"><a href="group___m_s_c_m___peripheral___access___layer.html#gae7e2f2251996e80e2c7b62d453e3cac7">MSCM_OCMDR_COUNT</a></div><div class="ttdeci">#define MSCM_OCMDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8876</div></div>
<div class="ttc" id="struct_p_d_b___type_html_abb916c7c44b99fe07bc2f5ab6260f115"><div class="ttname"><a href="struct_p_d_b___type.html#abb916c7c44b99fe07bc2f5ab6260f115">PDB_Type::POEN</a></div><div class="ttdeci">volatile uint32_t POEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:9302</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9f565a3261d1b479bd50dd180ff7de4c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9f565a3261d1b479bd50dd180ff7de4c">ENET_Type::RMON_T_COL</a></div><div class="ttdeci">volatile const uint32_t RMON_T_COL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3304</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a69de84977d63c6ae7adae6af288f7dfc">FTM3_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:314</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a117dce28cdf67694b420a58486b69e41"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a117dce28cdf67694b420a58486b69e41">LPI2C_Type::MCFGR0</a></div><div class="ttdeci">volatile uint32_t MCFGR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:6376</div></div>
<div class="ttc" id="struct_a_i_p_s___type_html"><div class="ttname"><a href="struct_a_i_p_s___type.html">AIPS_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:697</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a50e552af25f21e8c410284c386f36a34"><div class="ttname"><a href="struct_f_t_m___type.html#a50e552af25f21e8c410284c386f36a34">FTM_Type::FILTER</a></div><div class="ttdeci">volatile uint32_t FILTER</div><div class="ttdef"><b>Definition:</b> S32K148.h:5000</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ade7d662672a71d0390212bdc00ff8697"><div class="ttname"><a href="struct_a_d_c___type.html#ade7d662672a71d0390212bdc00ff8697">ADC_Type::CLP1</a></div><div class="ttdeci">volatile uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> S32K148.h:396</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af9674a7ee348cca78e6f9ccc75cf1488">FTM3_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:317</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af33787d804a8d3125fffae7a927bf5ab">FTM1_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:302</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a874e0436a81751e82a07291b8019ed03"><div class="ttname"><a href="struct_e_n_e_t___type.html#a874e0436a81751e82a07291b8019ed03">ENET_Type::IEEE_R_DROP</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_DROP</div><div class="ttdef"><b>Definition:</b> S32K148.h:3343</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ab920c864ebae6d6b1ad920662ac32910"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ab920c864ebae6d6b1ad920662ac32910">QuadSPI_Type::LUTKEY</a></div><div class="ttdeci">volatile uint32_t LUTKEY</div><div class="ttdef"><b>Definition:</b> S32K148.h:9814</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_adf57cae4c04bf46ea11ad9d1418e2230"><div class="ttname"><a href="struct_e_n_e_t___type.html#adf57cae4c04bf46ea11ad9d1418e2230">ENET_Type::ATCOR</a></div><div class="ttdeci">volatile uint32_t ATCOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3355</div></div>
<div class="ttc" id="group___l_p_i_t___peripheral___access___layer_html_ga64f036c76bcc32fa8ea42d76f2ee1b9b"><div class="ttname"><a href="group___l_p_i_t___peripheral___access___layer.html#ga64f036c76bcc32fa8ea42d76f2ee1b9b">LPIT_TMR_COUNT</a></div><div class="ttdeci">#define LPIT_TMR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:6989</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdcc461aa1a4fc7f66507bf176d10f15">CAN1_ORed_0_15_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:288</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_af6327542763ebc0e0d509332f46edf14"><div class="ttname"><a href="struct_quad_s_p_i___type.html#af6327542763ebc0e0d509332f46edf14">QuadSPI_Type::FR</a></div><div class="ttdeci">volatile uint32_t FR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9802</div></div>
<div class="ttc" id="struct_c_a_n___type_html_afbac5eeb9ff28cabc7a9181023b103d4"><div class="ttname"><a href="struct_c_a_n___type.html#afbac5eeb9ff28cabc7a9181023b103d4">CAN_Type::WMBn_CS</a></div><div class="ttdeci">volatile const uint32_t WMBn_CS</div><div class="ttdef"><b>Definition:</b> S32K148.h:964</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a9b6d6c720a840132d193ee78ab35a03e"><div class="ttname"><a href="struct_s_i_m___type.html#a9b6d6c720a840132d193ee78ab35a03e">SIM_Type::LPOCLKS</a></div><div class="ttdeci">volatile uint32_t LPOCLKS</div><div class="ttdef"><b>Definition:</b> S32K148.h:13360</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acd10d8ca61a3a0bdefe111bf9d87c528">FTM1_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:300</div></div>
<div class="ttc" id="struct_s_c_g___type_html"><div class="ttname"><a href="struct_s_c_g___type.html">SCG_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:13012</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab523efa6ddcf783d84eb931378c4e507"><div class="ttname"><a href="struct_d_m_a___type.html#ab523efa6ddcf783d84eb931378c4e507">DMA_Type::MLOFFYES</a></div><div class="ttdeci">volatile uint32_t MLOFFYES</div><div class="ttdef"><b>Definition:</b> S32K148.h:2269</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adca9d71a58a45cf7c3f244dccc01bc7c">FTM2_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:308</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a1f9f12044156f810b5a3923ea47229c6"><div class="ttname"><a href="struct_s_a_i___type.html#a1f9f12044156f810b5a3923ea47229c6">SAI_Type::RCR4</a></div><div class="ttdeci">volatile uint32_t RCR4</div><div class="ttdef"><b>Definition:</b> S32K148.h:12527</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a6e4cd6c842f0be9c26216ec8020b877e"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a6e4cd6c842f0be9c26216ec8020b877e">LPSPI_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:7213</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2d6d1282b1f13f862f0edc2cc8cb7a8">PORTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:266</div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_a8bc87c70c91d6c5cf70b01f6bd3a24ea"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a8bc87c70c91d6c5cf70b01f6bd3a24ea">S32_SysTick_Type::CSR</a></div><div class="ttdeci">volatile uint32_t CSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12405</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc98b080605bd25d085e848531b65594">FTM5_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:326</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_af50575f71f8e721c82d4246ee127b9c4"><div class="ttname"><a href="struct_l_p_i2_c___type.html#af50575f71f8e721c82d4246ee127b9c4">LPI2C_Type::SIER</a></div><div class="ttdeci">volatile uint32_t SIER</div><div class="ttdef"><b>Definition:</b> S32K148.h:6395</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a52f8b39c9990b2fe4733205cb7faf589"><div class="ttname"><a href="struct_a_d_c___type.html#a52f8b39c9990b2fe4733205cb7faf589">ADC_Type::CLPS_OFS</a></div><div class="ttdeci">volatile uint32_t CLPS_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:400</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a9f28f00eb9325dbf4f8d0ec57badee97"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a9f28f00eb9325dbf4f8d0ec57badee97">QuadSPI_Type::SMPR</a></div><div class="ttdeci">volatile uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9794</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a117d107e462475621f7b3302c6435c90"><div class="ttname"><a href="struct_m_p_u___type.html#a117d107e462475621f7b3302c6435c90">MPU_Type::CESR</a></div><div class="ttdeci">volatile uint32_t CESR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8576</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a57d0b113c07197d94aef6df792943675"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a57d0b113c07197d94aef6df792943675">LPI2C_Type::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6393</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a9e0c2ee81b914c7136b02a4a3ffa9118"><div class="ttname"><a href="struct_m_p_u___type.html#a9e0c2ee81b914c7136b02a4a3ffa9118">MPU_Type::WORD2</a></div><div class="ttdeci">volatile uint32_t WORD2</div><div class="ttdef"><b>Definition:</b> S32K148.h:8590</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2b74d50089432ba4dba2860e822f2d3c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2b74d50089432ba4dba2860e822f2d3c">ENET_Type::RAFL</a></div><div class="ttdeci">volatile uint32_t RAFL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3285</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a6cbf80656c872a7af99d87fb72a036b8"><div class="ttname"><a href="struct_g_p_i_o___type.html#a6cbf80656c872a7af99d87fb72a036b8">GPIO_Type::PTOR</a></div><div class="ttdeci">volatile uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6055</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a22341d4053de025352a0b107e4414ce9"><div class="ttname"><a href="struct_e_n_e_t___type.html#a22341d4053de025352a0b107e4414ce9">ENET_Type::RMON_T_CRC_ALIGN</a></div><div class="ttdeci">volatile const uint32_t RMON_T_CRC_ALIGN</div><div class="ttdef"><b>Definition:</b> S32K148.h:3299</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad96b35f0b4bd6e8fd0a29f6abd01d56b"><div class="ttname"><a href="struct_s_i_m___type.html#ad96b35f0b4bd6e8fd0a29f6abd01d56b">SIM_Type::CLKDIV4</a></div><div class="ttdeci">volatile uint32_t CLKDIV4</div><div class="ttdef"><b>Definition:</b> S32K148.h:13376</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1a878abd8a893c9f13063c9a76cac7e3">CAN0_ORed_0_15_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:284</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_afeecfec5d5ecb182ae94f79975c5a176"><div class="ttname"><a href="struct_g_p_i_o___type.html#afeecfec5d5ecb182ae94f79975c5a176">GPIO_Type::PIDR</a></div><div class="ttdeci">volatile uint32_t PIDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6058</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af1f5f45bb534f64df9504c30ee4f9726"><div class="ttname"><a href="struct_e_n_e_t___type.html#af1f5f45bb534f64df9504c30ee4f9726">ENET_Type::RSFL</a></div><div class="ttdeci">volatile uint32_t RSFL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3282</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a18aa290272dc824b7e1c0022058f174d"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a18aa290272dc824b7e1c0022058f174d">LPI2C_Type::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6373</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ab09945abfec99720b39de81dfc88ab06"><div class="ttname"><a href="struct_s_i_m___type.html#ab09945abfec99720b39de81dfc88ab06">SIM_Type::UIDML</a></div><div class="ttdeci">volatile const uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> S32K148.h:13373</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a0520f783229bbe715d26c53d669d8c2e"><div class="ttname"><a href="struct_p_d_b___type.html#a0520f783229bbe715d26c53d669d8c2e">PDB_Type::IDLY</a></div><div class="ttdeci">volatile uint32_t IDLY</div><div class="ttdef"><b>Definition:</b> S32K148.h:9295</div></div>
<div class="ttc" id="struct_e_i_m___type_html_a0726797783794d389fbb55302c11a911"><div class="ttname"><a href="struct_e_i_m___type.html#a0726797783794d389fbb55302c11a911">EIM_Type::WORD1</a></div><div class="ttdeci">volatile uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> S32K148.h:3171</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a813dac0368671ec7fd08b41b6d479bec"><div class="ttname"><a href="struct_m_c_m___type.html#a813dac0368671ec7fd08b41b6d479bec">MCM_Type::PID</a></div><div class="ttdeci">volatile uint32_t PID</div><div class="ttdef"><b>Definition:</b> S32K148.h:8247</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7cd442303fcca70c508b53180ec556cf">FTM6_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:334</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a10275415ea9fec4a4db727ff883a3006"><div class="ttname"><a href="struct_e_n_e_t___type.html#a10275415ea9fec4a4db727ff883a3006">ENET_Type::RMON_T_P256TO511</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P256TO511</div><div class="ttdef"><b>Definition:</b> S32K148.h:3308</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8651546576cb5ae1470a0f0663d88bb8">DMA10_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:224</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a92b493748085a88f32e3662f56a88c0b"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a92b493748085a88f32e3662f56a88c0b">LPI2C_Type::MCFGR2</a></div><div class="ttdeci">volatile uint32_t MCFGR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:6378</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2535f1215ca854fda2dd7aaa7c2fb012"><div class="ttname"><a href="struct_f_t_m___type.html#a2535f1215ca854fda2dd7aaa7c2fb012">FTM_Type::CnV</a></div><div class="ttdeci">volatile uint32_t CnV</div><div class="ttdef"><b>Definition:</b> S32K148.h:4987</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6fdbb5d44a3cdd05bffdc9b44b7cfbf">FTM2_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:306</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a10a9babf4da065dd65a4b6aedfab42d0"><div class="ttname"><a href="struct_d_m_a___type.html#a10a9babf4da065dd65a4b6aedfab42d0">DMA_Type::CEEI</a></div><div class="ttdeci">volatile uint8_t CEEI</div><div class="ttdef"><b>Definition:</b> S32K148.h:2243</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ae3b3cf3157dc53f6d5ff229632e07768"><div class="ttname"><a href="struct_e_n_e_t___type.html#ae3b3cf3157dc53f6d5ff229632e07768">ENET_Type::ECR</a></div><div class="ttdeci">volatile uint32_t ECR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3256</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:210</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4608dfa383023029744fc83f3f5d8be6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4608dfa383023029744fc83f3f5d8be6">ENET_Type::IEEE_T_MACERR</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_MACERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3320</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a91cdb314973191beff1af62f01b1f258"><div class="ttname"><a href="struct_a_d_c___type.html#a91cdb314973191beff1af62f01b1f258">ADC_Type::CLPX_OFS</a></div><div class="ttdeci">volatile uint32_t CLPX_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:405</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_aa07b2b5cc4b92ce4848cc333fba6e2d3"><div class="ttname"><a href="struct_m_s_c_m___type.html#aa07b2b5cc4b92ce4848cc333fba6e2d3">MSCM_Type::CP0CFG0</a></div><div class="ttdeci">volatile const uint32_t CP0CFG0</div><div class="ttdef"><b>Definition:</b> S32K148.h:8892</div></div>
<div class="ttc" id="struct_e_w_m___type_html_ab889d2d5b9ae40de5bd3cf4517363447"><div class="ttname"><a href="struct_e_w_m___type.html#ab889d2d5b9ae40de5bd3cf4517363447">EWM_Type::CLKPRESCALER</a></div><div class="ttdeci">volatile uint8_t CLKPRESCALER</div><div class="ttdef"><b>Definition:</b> S32K148.h:4368</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_aefcfc9f6de6be6ee02d1774dc0fe181e"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#aefcfc9f6de6be6ee02d1774dc0fe181e">LPUART_Type::PINCFG</a></div><div class="ttdeci">volatile uint32_t PINCFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:7715</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a5b5cc4b2b420042cb0fce0c3f034c520"><div class="ttname"><a href="struct_s_c_g___type.html#a5b5cc4b2b420042cb0fce0c3f034c520">SCG_Type::SOSCCFG</a></div><div class="ttdeci">volatile uint32_t SOSCCFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:13024</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_aa88ef421bb59a67b4966e0a347bd8469"><div class="ttname"><a href="struct_l_p_i_t___type.html#aa88ef421bb59a67b4966e0a347bd8469">LPIT_Type::CVAL</a></div><div class="ttdeci">volatile const uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> S32K148.h:7003</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ae09cb844ca903dc6ff7788b482514e68"><div class="ttname"><a href="struct_f_t_m___type.html#ae09cb844ca903dc6ff7788b482514e68">FTM_Type::PAIR1DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR1DEADTIME</div><div class="ttdef"><b>Definition:</b> S32K148.h:5012</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a898533750735f879fb05ef7845786fb0"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a898533750735f879fb05ef7845786fb0">QuadSPI_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9777</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:206</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_aeb2147eab7ee8904f594c368d1c8cec8"><div class="ttname"><a href="struct_l_m_e_m___type.html#aeb2147eab7ee8904f594c368d1c8cec8">LMEM_Type::PCCCVR</a></div><div class="ttdeci">volatile uint32_t PCCCVR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6163</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26b80efe6d450eaf5d3419b88cdca6e9">FTM6_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:333</div></div>
<div class="ttc" id="struct_d_m_a___type_html_acb232a3563225e83d545096fd933e22d"><div class="ttname"><a href="struct_d_m_a___type.html#acb232a3563225e83d545096fd933e22d">DMA_Type::MLNO</a></div><div class="ttdeci">volatile uint32_t MLNO</div><div class="ttdef"><b>Definition:</b> S32K148.h:2267</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4289eedb568bbaeb9f98d3298a544519"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4289eedb568bbaeb9f98d3298a544519">ENET_Type::TFWR</a></div><div class="ttdeci">volatile uint32_t TFWR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3276</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a512ac4efb841ae156d366ea27f2b049f"><div class="ttname"><a href="struct_s_a_i___type.html#a512ac4efb841ae156d366ea27f2b049f">SAI_Type::TCR2</a></div><div class="ttdeci">volatile uint32_t TCR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:12513</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a9db35bedec64fa1ccc9cbfd67cc0d2dc"><div class="ttname"><a href="struct_f_t_f_c___type.html#a9db35bedec64fa1ccc9cbfd67cc0d2dc">FTFC_Type::FCSESTAT</a></div><div class="ttdeci">volatile const uint8_t FCSESTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4782</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6160738b33b8152b63ea44914e41d61">LPUART1_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:246</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ad07009257d80a70bf3643d29e788f6ea"><div class="ttname"><a href="struct_r_t_c___type.html#ad07009257d80a70bf3643d29e788f6ea">RTC_Type::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> S32K148.h:10663</div></div>
<div class="ttc" id="group___t_r_g_m_u_x___peripheral___access___layer_html_gaaa25b97fc1f1505e961dd3b28e947165"><div class="ttname"><a href="group___t_r_g_m_u_x___peripheral___access___layer.html#gaaa25b97fc1f1505e961dd3b28e947165">TRGMUX_TRGMUXn_COUNT</a></div><div class="ttdeci">#define TRGMUX_TRGMUXn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:13878</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a4ce1fbca70bcf257e97a5c32e4001db5"><div class="ttname"><a href="struct_p_m_c___type.html#a4ce1fbca70bcf257e97a5c32e4001db5">PMC_Type::LVDSC1</a></div><div class="ttdeci">volatile uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> S32K148.h:9485</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a9433fe429ff678f5af0604f86390661e"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9433fe429ff678f5af0604f86390661e">LPI2C_Type::SAMR</a></div><div class="ttdeci">volatile uint32_t SAMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6401</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:9602</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_adc943cda2c91b4413d93c0b4b49407b9"><div class="ttname"><a href="struct_e_n_e_t___type.html#adc943cda2c91b4413d93c0b4b49407b9">ENET_Type::IEEE_T_EXCOL</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_EXCOL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3319</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a0036e2d4297646cf0e2040d644629935"><div class="ttname"><a href="struct_f_t_m___type.html#a0036e2d4297646cf0e2040d644629935">FTM_Type::HCR</a></div><div class="ttdeci">volatile uint32_t HCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:5009</div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_a0ae28a15cc1d9ec600ffb35fb745f598"><div class="ttname"><a href="struct_s32___sys_tick___type.html#a0ae28a15cc1d9ec600ffb35fb745f598">S32_SysTick_Type::CALIB</a></div><div class="ttdeci">volatile const uint32_t CALIB</div><div class="ttdef"><b>Definition:</b> S32K148.h:12408</div></div>
<div class="ttc" id="struct_e_r_m___type_html_a503a5e3c5617d43bfc0076570524c66b"><div class="ttname"><a href="struct_e_r_m___type.html#a503a5e3c5617d43bfc0076570524c66b">ERM_Type::CR0</a></div><div class="ttdeci">volatile uint32_t CR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:4257</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html">FLEXIO_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:4470</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a98eee6acafcaaa20439deaf62d2094a3"><div class="ttname"><a href="struct_m_c_m___type.html#a98eee6acafcaaa20439deaf62d2094a3">MCM_Type::PLAMC</a></div><div class="ttdeci">volatile const uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> S32K148.h:8243</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a54bf84a241288edbb19cd8eb023c7043"><div class="ttname"><a href="struct_d_m_a___type.html#a54bf84a241288edbb19cd8eb023c7043">DMA_Type::ERR</a></div><div class="ttdeci">volatile uint32_t ERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2254</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ac32da9cabe62046925279c96ca86e1b9"><div class="ttname"><a href="struct_f_t_m___type.html#ac32da9cabe62046925279c96ca86e1b9">FTM_Type::EXTTRIG</a></div><div class="ttdeci">volatile uint32_t EXTTRIG</div><div class="ttdef"><b>Definition:</b> S32K148.h:4997</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html"><div class="ttname"><a href="struct_l_p_i_t___type.html">LPIT_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:6992</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a3b7a39221c14a6c3fec14f66e3774fa8"><div class="ttname"><a href="struct_e_n_e_t___type.html#a3b7a39221c14a6c3fec14f66e3774fa8">ENET_Type::RMON_R_P512TO1023</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P512TO1023</div><div class="ttdef"><b>Definition:</b> S32K148.h:3339</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad826a239886d0c88bcc50c5676cd06b1">FTM4_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:319</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aa17dfb1823b7a006dd5f9fed5e5d4257"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa17dfb1823b7a006dd5f9fed5e5d4257">ENET_Type::GALR</a></div><div class="ttdeci">volatile uint32_t GALR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3274</div></div>
<div class="ttc" id="struct_f_t_m___type_html_aa6e20c2bdf09f0168c358ccebc1025d8"><div class="ttname"><a href="struct_f_t_m___type.html#aa6e20c2bdf09f0168c358ccebc1025d8">FTM_Type::PAIR0DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR0DEADTIME</div><div class="ttdef"><b>Definition:</b> S32K148.h:5010</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a1eea47138e2b9693d7d853e532d5296e"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a1eea47138e2b9693d7d853e532d5296e">S32_SCB_Type::FPCCR</a></div><div class="ttdeci">volatile uint32_t FPCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11923</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a4fc3325ee1c0571f809f388b04b7846f"><div class="ttname"><a href="struct_d_m_a___type.html#a4fc3325ee1c0571f809f388b04b7846f">DMA_Type::SERQ</a></div><div class="ttdeci">volatile uint8_t SERQ</div><div class="ttdef"><b>Definition:</b> S32K148.h:2246</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a02f291efad7d0fd6536dc96e31ebcb34"><div class="ttname"><a href="struct_l_m_e_m___type.html#a02f291efad7d0fd6536dc96e31ebcb34">LMEM_Type::PCCRMR</a></div><div class="ttdeci">volatile uint32_t PCCRMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6165</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a8e7b864fa28295ebbd650a4a21223969"><div class="ttname"><a href="struct_d_m_a___type.html#a8e7b864fa28295ebbd650a4a21223969">DMA_Type::ELINKYES</a></div><div class="ttdeci">volatile uint16_t ELINKYES</div><div class="ttdef"><b>Definition:</b> S32K148.h:2276</div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html"><div class="ttname"><a href="struct_s32___sys_tick___type.html">S32_SysTick_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:12404</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a25adc85c3244937a929276550dad89ab"><div class="ttname"><a href="struct_e_n_e_t___type.html#a25adc85c3244937a929276550dad89ab">ENET_Type::RMON_R_MC_PKT</a></div><div class="ttdeci">volatile const uint32_t RMON_R_MC_PKT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3328</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a330cf0e3139b4d17ebffac61ee366e4c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a330cf0e3139b4d17ebffac61ee366e4c">ENET_Type::EIMR</a></div><div class="ttdeci">volatile uint32_t EIMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3251</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a840f0a7c75fc717c5d12ea8017ae5499"><div class="ttname"><a href="struct_e_n_e_t___type.html#a840f0a7c75fc717c5d12ea8017ae5499">ENET_Type::MIBC</a></div><div class="ttdeci">volatile uint32_t MIBC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3261</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aa2f7962f8e3a7b853a853ef6918e2c52"><div class="ttname"><a href="struct_s_m_c___type.html#aa2f7962f8e3a7b853a853ef6918e2c52">SMC_Type::PMCTRL</a></div><div class="ttdeci">volatile uint32_t PMCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:13766</div></div>
<div class="ttc" id="struct_p_d_b___type_html"><div class="ttname"><a href="struct_p_d_b___type.html">PDB_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:9291</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a21d1dae2900eb0e75aa5ccdbe1b31509"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a21d1dae2900eb0e75aa5ccdbe1b31509">QuadSPI_Type::FLSHCR</a></div><div class="ttdeci">volatile uint32_t FLSHCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9780</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a8fdef5accd02c3eb795ebf0727d6ac6e"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a8fdef5accd02c3eb795ebf0727d6ac6e">LPSPI_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7230</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a93969ba91877bef2d656f95a9983f5b8"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a93969ba91877bef2d656f95a9983f5b8">LPSPI_Type::SR</a></div><div class="ttdeci">volatile uint32_t SR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7217</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac79f1b6ee870975d5dec2da7b8c0f879">FTM6_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:332</div></div>
<div class="ttc" id="_s32_k148_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="_s32_k148_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> S32K148.h:136</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ad47d21763a6647640b80c032292bc18c"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ad47d21763a6647640b80c032292bc18c">LPSPI_Type::DMR1</a></div><div class="ttdeci">volatile uint32_t DMR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:7224</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d32debde624b9eadf84bc82d31b6d98">PORTE_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:268</div></div>
<div class="ttc" id="struct_r_t_c___type_html_adcef9a0b15e19427b35aa1fd8cf1d18e"><div class="ttname"><a href="struct_r_t_c___type.html#adcef9a0b15e19427b35aa1fd8cf1d18e">RTC_Type::CR</a></div><div class="ttdeci">volatile uint32_t CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10660</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a39a24f5c6736f71012a3e43ff1d2b09a"><div class="ttname"><a href="struct_s_a_i___type.html#a39a24f5c6736f71012a3e43ff1d2b09a">SAI_Type::RCR5</a></div><div class="ttdeci">volatile uint32_t RCR5</div><div class="ttdef"><b>Definition:</b> S32K148.h:12528</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ae5aa2509025fa7264884f368453a7c">FTM2_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:309</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_af9d330792b87ac144653b31537443a5d"><div class="ttname"><a href="struct_f_t_f_c___type.html#af9d330792b87ac144653b31537443a5d">FTFC_Type::FOPT</a></div><div class="ttdeci">volatile const uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4775</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a08a864f18549413259a460d0df70e0db"><div class="ttname"><a href="struct_s_i_m___type.html#a08a864f18549413259a460d0df70e0db">SIM_Type::FTMOPT1</a></div><div class="ttdeci">volatile uint32_t FTMOPT1</div><div class="ttdef"><b>Definition:</b> S32K148.h:13363</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_ab26bf9d6a9651e34b517bf9254cca162"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#ab26bf9d6a9651e34b517bf9254cca162">CSE_PRAM_Type::DATA_8LU</a></div><div class="ttdeci">volatile uint8_t DATA_8LU</div><div class="ttdef"><b>Definition:</b> S32K148.h:2143</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a8ef9ade9c6460b33e31debc91d361bb9"><div class="ttname"><a href="struct_e_n_e_t___type.html#a8ef9ade9c6460b33e31debc91d361bb9">ENET_Type::ATVR</a></div><div class="ttdeci">volatile uint32_t ATVR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3352</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a45da55a8a771d44169434a246bd2563b">FTM2_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:311</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a4c6fcce6bc7cbafa47d8283b6558c051"><div class="ttname"><a href="struct_r_t_c___type.html#a4c6fcce6bc7cbafa47d8283b6558c051">RTC_Type::SR</a></div><div class="ttdeci">volatile uint32_t SR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10661</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a01f5f7ecf7b584da7e337355eba5480d"><div class="ttname"><a href="struct_m_s_c_m___type.html#a01f5f7ecf7b584da7e337355eba5480d">MSCM_Type::CP0CFG1</a></div><div class="ttdeci">volatile const uint32_t CP0CFG1</div><div class="ttdef"><b>Definition:</b> S32K148.h:8893</div></div>
<div class="ttc" id="group___c_a_n___peripheral___access___layer_html_ga29658d0ecefbb4bfdbb1d3ec87b9dbe4"><div class="ttname"><a href="group___c_a_n___peripheral___access___layer.html#ga29658d0ecefbb4bfdbb1d3ec87b9dbe4">CAN_RAMn_COUNT</a></div><div class="ttdeci">#define CAN_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:921</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8acec5abaef46914fb83dfed6cde5cd9a4">ERM_double_fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:252</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_ad5c332924c67efeef040fc25bf4ea26a"><div class="ttname"><a href="struct_f_t_f_c___type.html#ad5c332924c67efeef040fc25bf4ea26a">FTFC_Type::FERCNFG</a></div><div class="ttdeci">volatile uint8_t FERCNFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:4785</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8a3344fccdd744fcc9e864c05c6d1ad">SCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:262</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a6af98a56302c6c0d87e08c9f61f94b63"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a6af98a56302c6c0d87e08c9f61f94b63">LPUART_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:7712</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ae8413abac61e24fb98756ef096c4f5e8"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ae8413abac61e24fb98756ef096c4f5e8">LPI2C_Type::MRDR</a></div><div class="ttdeci">volatile const uint32_t MRDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6391</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aeb64760dfa776d4fed7a3e9d9c186a60"><div class="ttname"><a href="struct_e_n_e_t___type.html#aeb64760dfa776d4fed7a3e9d9c186a60">ENET_Type::ATOFF</a></div><div class="ttdeci">volatile uint32_t ATOFF</div><div class="ttdef"><b>Definition:</b> S32K148.h:3353</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3913d133d3f12341565012ebc516d209">DMA12_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:226</div></div>
<div class="ttc" id="struct_s32___n_v_i_c___type_html"><div class="ttname"><a href="struct_s32___n_v_i_c___type.html">S32_NVIC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:10840</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_ab741d086ab73baabaa6cbdf832dfee98"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#ab741d086ab73baabaa6cbdf832dfee98">LPTMR_Type::PSR</a></div><div class="ttdeci">volatile uint32_t PSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7597</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a758964565384e17f3dfa0b1587c1411f"><div class="ttname"><a href="struct_f_t_m___type.html#a758964565384e17f3dfa0b1587c1411f">FTM_Type::MOD_MIRROR</a></div><div class="ttdeci">volatile uint32_t MOD_MIRROR</div><div class="ttdef"><b>Definition:</b> S32K148.h:5018</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac8a750c12c9d031b6566e34face2eaaf"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac8a750c12c9d031b6566e34face2eaaf">ENET_Type::MRBR</a></div><div class="ttdeci">volatile uint32_t MRBR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3280</div></div>
<div class="ttc" id="struct_m_p_u___type_html_a4aeebe4fa659f7417e17955b5668b096"><div class="ttname"><a href="struct_m_p_u___type.html#a4aeebe4fa659f7417e17955b5668b096">MPU_Type::WORD1</a></div><div class="ttdeci">volatile uint32_t WORD1</div><div class="ttdef"><b>Definition:</b> S32K148.h:8589</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:203</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:215</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a15418260a7e1a020090cb9d336da32f5"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a15418260a7e1a020090cb9d336da32f5">QuadSPI_Type::RSER</a></div><div class="ttdeci">volatile uint32_t RSER</div><div class="ttdef"><b>Definition:</b> S32K148.h:9803</div></div>
<div class="ttc" id="group___f_t_f_c___peripheral___access___layer_html_ga70cc4456d44c6fd92935876e202d9382"><div class="ttname"><a href="group___f_t_f_c___peripheral___access___layer.html#ga70cc4456d44c6fd92935876e202d9382">FTFC_FCCOB_COUNT</a></div><div class="ttdeci">#define FTFC_FCCOB_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4767</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2f45fbed543c784b6921fc2724b866fd"><div class="ttname"><a href="struct_f_t_m___type.html#a2f45fbed543c784b6921fc2724b866fd">FTM_Type::STATUS</a></div><div class="ttdeci">volatile uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> S32K148.h:4990</div></div>
<div class="ttc" id="struct_c_r_c___type_html_a19c413a3094ab409b93a3d232854a182"><div class="ttname"><a href="struct_c_r_c___type.html#a19c413a3094ab409b93a3d232854a182">CRC_Type::HU</a></div><div class="ttdeci">volatile uint8_t HU</div><div class="ttdef"><b>Definition:</b> S32K148.h:2006</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ad2e57b278187d3acf3c8dc1e25f72570"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad2e57b278187d3acf3c8dc1e25f72570">QuadSPI_Type::SOCCR</a></div><div class="ttdeci">volatile uint32_t SOCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9786</div></div>
<div class="ttc" id="group___a_i_p_s___peripheral___access___layer_html_gae88712494e27c15236ef0c5b65f6ef6b"><div class="ttname"><a href="group___a_i_p_s___peripheral___access___layer.html#gae88712494e27c15236ef0c5b65f6ef6b">AIPS_PACR_COUNT</a></div><div class="ttdeci">#define AIPS_PACR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:693</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a1331e723340e7a2c970af5d8d967bf19"><div class="ttname"><a href="struct_f_t_f_c___type.html#a1331e723340e7a2c970af5d8d967bf19">FTFC_Type::FERSTAT</a></div><div class="ttdeci">volatile uint8_t FERSTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4784</div></div>
<div class="ttc" id="struct_s_c_g___type_html_ac6c85ee08ddd12c24f7d4549c1d26e38"><div class="ttname"><a href="struct_s_c_g___type.html#ac6c85ee08ddd12c24f7d4549c1d26e38">SCG_Type::SPLLCSR</a></div><div class="ttdeci">volatile uint32_t SPLLCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13034</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac85fc146cb3d2dc149e12430ff9d6130"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac85fc146cb3d2dc149e12430ff9d6130">ENET_Type::RMON_T_P65TO127</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P65TO127</div><div class="ttdef"><b>Definition:</b> S32K148.h:3306</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab829fd7f0b3b9b9d0a4e0e70029fad">FTM2_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:307</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a1ebfbe46b18e6e6766482d69dc0a85dd"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1ebfbe46b18e6e6766482d69dc0a85dd">ENET_Type::RMON_T_PACKETS</a></div><div class="ttdeci">volatile const uint32_t RMON_T_PACKETS</div><div class="ttdef"><b>Definition:</b> S32K148.h:3296</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a28ade96c93092f43dfd7e8ebfbc19eda"><div class="ttname"><a href="struct_w_d_o_g___type.html#a28ade96c93092f43dfd7e8ebfbc19eda">WDOG_Type::WIN</a></div><div class="ttdeci">volatile uint32_t WIN</div><div class="ttdef"><b>Definition:</b> S32K148.h:13984</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a3b6c3c6c131721f90bf928fb15a36613"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a3b6c3c6c131721f90bf928fb15a36613">LPI2C_Type::SSR</a></div><div class="ttdeci">volatile uint32_t SSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6394</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14f1e15325572e1876c190ae27ed14cb">DMA11_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:225</div></div>
<div class="ttc" id="struct_m_c_m___type_html_af20a182c51067ea880d8bb59a6566738"><div class="ttname"><a href="struct_m_c_m___type.html#af20a182c51067ea880d8bb59a6566738">MCM_Type::LMFDHR</a></div><div class="ttdeci">volatile const uint32_t LMFDHR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8261</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a607f433f7fff0af0a4f9506d0ecd8913">ENET_STOP_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:279</div></div>
<div class="ttc" id="struct_e_w_m___type_html_a4207c9db962c0d747621db68ed31dfda"><div class="ttname"><a href="struct_e_w_m___type.html#a4207c9db962c0d747621db68ed31dfda">EWM_Type::CTRL</a></div><div class="ttdeci">volatile uint8_t CTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:4363</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a8f32f06b6d8adbe2e95616ffd0b530ef"><div class="ttname"><a href="struct_s_c_g___type.html#a8f32f06b6d8adbe2e95616ffd0b530ef">SCG_Type::CLKOUTCNFG</a></div><div class="ttdeci">volatile uint32_t CLKOUTCNFG</div><div class="ttdef"><b>Definition:</b> S32K148.h:13020</div></div>
<div class="ttc" id="struct_c_m_p___type_html_aaabf259250a9fa379581a0d19dc82efa"><div class="ttname"><a href="struct_c_m_p___type.html#aaabf259250a9fa379581a0d19dc82efa">CMP_Type::C0</a></div><div class="ttdeci">volatile uint32_t C0</div><div class="ttdef"><b>Definition:</b> S32K148.h:1746</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a310f2fc4828b766a48ea4c2af3c8e967"><div class="ttname"><a href="struct_e_n_e_t___type.html#a310f2fc4828b766a48ea4c2af3c8e967">ENET_Type::TCR</a></div><div class="ttdeci">volatile uint32_t TCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3265</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_ac921e3cc36103073cabc3b2bef2f3042"><div class="ttname"><a href="struct_g_p_i_o___type.html#ac921e3cc36103073cabc3b2bef2f3042">GPIO_Type::PDOR</a></div><div class="ttdeci">volatile uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6052</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a104526505d853ecb5d8e0d91e08393c2"><div class="ttname"><a href="struct_e_n_e_t___type.html#a104526505d853ecb5d8e0d91e08393c2">ENET_Type::RACC</a></div><div class="ttdeci">volatile uint32_t RACC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3293</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af2353da00a3c3e9470499bd0f9c7b08a"><div class="ttname"><a href="struct_e_n_e_t___type.html#af2353da00a3c3e9470499bd0f9c7b08a">ENET_Type::RSEM</a></div><div class="ttdeci">volatile uint32_t RSEM</div><div class="ttdef"><b>Definition:</b> S32K148.h:3283</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a2e387e6b13cafeb1e91fb4df00300191"><div class="ttname"><a href="struct_a_d_c___type.html#a2e387e6b13cafeb1e91fb4df00300191">ADC_Type::BASE_OFS</a></div><div class="ttdeci">volatile uint32_t BASE_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:386</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ac823f47b6f6357bb4326e60a9298e043"><div class="ttname"><a href="struct_e_n_e_t___type.html#ac823f47b6f6357bb4326e60a9298e043">ENET_Type::OPD</a></div><div class="ttdeci">volatile uint32_t OPD</div><div class="ttdef"><b>Definition:</b> S32K148.h:3269</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_ae4ba1cd6862ecec17785bc842e812cff"><div class="ttname"><a href="struct_m_s_c_m___type.html#ae4ba1cd6862ecec17785bc842e812cff">MSCM_Type::CP0CFG3</a></div><div class="ttdeci">volatile const uint32_t CP0CFG3</div><div class="ttdef"><b>Definition:</b> S32K148.h:8895</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_af2d43746475de2aeee100801f7fc2e37"><div class="ttname"><a href="struct_quad_s_p_i___type.html#af2d43746475de2aeee100801f7fc2e37">QuadSPI_Type::SFAR</a></div><div class="ttdeci">volatile uint32_t SFAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9792</div></div>
<div class="ttc" id="group___p_c_c___peripheral___access___layer_html_ga2c925864ef60bd39b5c5c32beb9500f0"><div class="ttname"><a href="group___p_c_c___peripheral___access___layer.html#ga2c925864ef60bd39b5c5c32beb9500f0">PCC_PCCn_COUNT</a></div><div class="ttdeci">#define PCC_PCCn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9170</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aa6fb0e5fa5e0a2ded4bbe34bd1f2afba"><div class="ttname"><a href="struct_e_n_e_t___type.html#aa6fb0e5fa5e0a2ded4bbe34bd1f2afba">ENET_Type::IEEE_T_SQE</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_SQE</div><div class="ttdef"><b>Definition:</b> S32K148.h:3322</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5877e693473ac33a37f9ec5607501eb1">CAN1_ORed_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:286</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a4b482f6de5b3f94b59ad3c4973346b10"><div class="ttname"><a href="struct_f_t_m___type.html#a4b482f6de5b3f94b59ad3c4973346b10">FTM_Type::INVCTRL</a></div><div class="ttdeci">volatile uint32_t INVCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:5006</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5de7b0c3ec76c77716b8c4c37d0ce9e0"><div class="ttname"><a href="struct_r_t_c___type.html#a5de7b0c3ec76c77716b8c4c37d0ce9e0">RTC_Type::TSR</a></div><div class="ttdeci">volatile uint32_t TSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10656</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afae8174ed29933115da54358e5cf952f">FTM6_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:331</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aec599c9d932261ab889957acdf575f7a"><div class="ttname"><a href="struct_e_n_e_t___type.html#aec599c9d932261ab889957acdf575f7a">ENET_Type::TCCR</a></div><div class="ttdeci">volatile uint32_t TCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3362</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ea8b825cd02e7a878084df883934487">PORTD_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:267</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a3ed799d9c94cfa5259ebfdad7bd1336e"><div class="ttname"><a href="struct_c_a_n___type.html#a3ed799d9c94cfa5259ebfdad7bd1336e">CAN_Type::FLT_DLC</a></div><div class="ttdeci">volatile uint32_t FLT_DLC</div><div class="ttdef"><b>Definition:</b> S32K148.h:956</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a935cbf6363dd5518e4cb6587975740f0"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a935cbf6363dd5518e4cb6587975740f0">FLEXIO_Type::TIMIEN</a></div><div class="ttdeci">volatile uint32_t TIMIEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4481</div></div>
<div class="ttc" id="struct_e_i_m___type_html_af7560060e9cb5ed38da6b727b3018dc9"><div class="ttname"><a href="struct_e_i_m___type.html#af7560060e9cb5ed38da6b727b3018dc9">EIM_Type::EIMCR</a></div><div class="ttdeci">volatile uint32_t EIMCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3166</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aa9b96ff03db525ef1b26dac4da906e78"><div class="ttname"><a href="struct_a_d_c___type.html#aa9b96ff03db525ef1b26dac4da906e78">ADC_Type::SC2</a></div><div class="ttdeci">volatile uint32_t SC2</div><div class="ttdef"><b>Definition:</b> S32K148.h:384</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a8a45d1bfdfa8c4e81c889456179860a5"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a8a45d1bfdfa8c4e81c889456179860a5">LPI2C_Type::SCFGR2</a></div><div class="ttdeci">volatile uint32_t SCFGR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:6399</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44f41126fb108b35ccd1d08fb1c9d64c">FTM1_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:303</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a1827a7193d41af118c973e82f1129c4d"><div class="ttname"><a href="struct_s_a_i___type.html#a1827a7193d41af118c973e82f1129c4d">SAI_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:12509</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a6856804d44615ee5e00b5707527cbeef"><div class="ttname"><a href="struct_p_d_b___type.html#a6856804d44615ee5e00b5707527cbeef">PDB_Type::SC</a></div><div class="ttdeci">volatile uint32_t SC</div><div class="ttdef"><b>Definition:</b> S32K148.h:9292</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_adac5853fed5c1af0ca9e1bfa9316ac91"><div class="ttname"><a href="struct_m_s_c_m___type.html#adac5853fed5c1af0ca9e1bfa9316ac91">MSCM_Type::CPxCFG3</a></div><div class="ttdeci">volatile const uint32_t CPxCFG3</div><div class="ttdef"><b>Definition:</b> S32K148.h:8887</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a375c69855c7037ac17a9a846ac165695"><div class="ttname"><a href="struct_e_n_e_t___type.html#a375c69855c7037ac17a9a846ac165695">ENET_Type::RMON_T_OVERSIZE</a></div><div class="ttdeci">volatile const uint32_t RMON_T_OVERSIZE</div><div class="ttdef"><b>Definition:</b> S32K148.h:3301</div></div>
<div class="ttc" id="struct_p_d_b___type_html_ac3f08ee248a5b89f490580c71da398c3"><div class="ttname"><a href="struct_p_d_b___type.html#ac3f08ee248a5b89f490580c71da398c3">PDB_Type::S</a></div><div class="ttdeci">volatile uint32_t S</div><div class="ttdef"><b>Definition:</b> S32K148.h:9298</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a832795ac169f030e61587141042cbfa8"><div class="ttname"><a href="struct_a_d_c___type.html#a832795ac169f030e61587141042cbfa8">ADC_Type::YOFS</a></div><div class="ttdeci">volatile uint32_t YOFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:390</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a9917bca18550709b76a2f3b8bba0fa94"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a9917bca18550709b76a2f3b8bba0fa94">LPI2C_Type::MIER</a></div><div class="ttdeci">volatile uint32_t MIER</div><div class="ttdef"><b>Definition:</b> S32K148.h:6374</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_a7e930c4872de6f2b6fc42bc39d1541d1"><div class="ttname"><a href="struct_l_m_e_m___type.html#a7e930c4872de6f2b6fc42bc39d1541d1">LMEM_Type::PCCCR</a></div><div class="ttdeci">volatile uint32_t PCCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6160</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a6963092d8be6ad7820c763bc4945b68e"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6963092d8be6ad7820c763bc4945b68e">ENET_Type::RMON_R_P1024TO2047</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P1024TO2047</div><div class="ttdef"><b>Definition:</b> S32K148.h:3340</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a838502a80e955e236e0fc5f16b383898"><div class="ttname"><a href="struct_f_t_m___type.html#a838502a80e955e236e0fc5f16b383898">FTM_Type::FLTPOL</a></div><div class="ttdeci">volatile uint32_t FLTPOL</div><div class="ttdef"><b>Definition:</b> S32K148.h:5004</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html"><div class="ttname"><a href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:7212</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a9b4e8874ad00c98e77301f1a3e5d14e6"><div class="ttname"><a href="struct_s_c_g___type.html#a9b4e8874ad00c98e77301f1a3e5d14e6">SCG_Type::SIRCCSR</a></div><div class="ttdeci">volatile uint32_t SIRCCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13026</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48386f75afd4280dbded9e98620284c9">CAN0_Wake_Up_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:283</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ada99bfab2549b5d4e8ddccb8cf4e3f57"><div class="ttname"><a href="struct_e_n_e_t___type.html#ada99bfab2549b5d4e8ddccb8cf4e3f57">ENET_Type::TDSR</a></div><div class="ttdeci">volatile uint32_t TDSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3279</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa1ff046ca81b1063abc7ff18e9e7179">FTM6_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:330</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_aa525ba5dc1f2bd60c440890f070acdc0"><div class="ttname"><a href="struct_l_p_i2_c___type.html#aa525ba5dc1f2bd60c440890f070acdc0">LPI2C_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6372</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_abcbb577f14ce9d5a04f385b3496bb77a"><div class="ttname"><a href="struct_m_s_c_m___type.html#abcbb577f14ce9d5a04f385b3496bb77a">MSCM_Type::CPxCFG1</a></div><div class="ttdeci">volatile const uint32_t CPxCFG1</div><div class="ttdef"><b>Definition:</b> S32K148.h:8885</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac68b27bbd656a01060805d7e57d3a1e3">CAN2_ORed_16_31_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:293</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbd8e7f7dc1d864aa75f5372ce56ab3c">LPIT0_Ch2_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:257</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ab3768858fea794d478696b1cdad87e05"><div class="ttname"><a href="struct_d_m_a___type.html#ab3768858fea794d478696b1cdad87e05">DMA_Type::DLASTSGA</a></div><div class="ttdeci">volatile uint32_t DLASTSGA</div><div class="ttdef"><b>Definition:</b> S32K148.h:2278</div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral___access___layer_html_ga142bd4d929a1397622dd8a716558f3bb"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga142bd4d929a1397622dd8a716558f3bb">DMAMUX_CHCFG_COUNT</a></div><div class="ttdeci">#define DMAMUX_CHCFG_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3097</div></div>
<div class="ttc" id="struct_c_a_n___type_html_af06ab56ace612e7fc306145cf2a0a3ff"><div class="ttname"><a href="struct_c_a_n___type.html#af06ab56ace612e7fc306145cf2a0a3ff">CAN_Type::ESR1</a></div><div class="ttdeci">volatile uint32_t ESR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:935</div></div>
<div class="ttc" id="struct_d_m_a___type_html_ae14dab80ba2bf820ebabbefc5f032c8e"><div class="ttname"><a href="struct_d_m_a___type.html#ae14dab80ba2bf820ebabbefc5f032c8e">DMA_Type::CDNE</a></div><div class="ttdeci">volatile uint8_t CDNE</div><div class="ttdef"><b>Definition:</b> S32K148.h:2247</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aaca4e3430f33ce0dda42cc3cb640df47"><div class="ttname"><a href="struct_e_n_e_t___type.html#aaca4e3430f33ce0dda42cc3cb640df47">ENET_Type::TGSR</a></div><div class="ttdeci">volatile uint32_t TGSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3359</div></div>
<div class="ttc" id="struct_e_r_m___type_html_ae5ac6e4b20b7d79417ca5251d99e2884"><div class="ttname"><a href="struct_e_r_m___type.html#ae5ac6e4b20b7d79417ca5251d99e2884">ERM_Type::EAR</a></div><div class="ttdeci">volatile const uint32_t EAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:4262</div></div>
<div class="ttc" id="struct_c_a_n___type_html_ac2cb5a88281cf8f9c3a0834681a2395e"><div class="ttname"><a href="struct_c_a_n___type.html#ac2cb5a88281cf8f9c3a0834681a2395e">CAN_Type::CTRL2</a></div><div class="ttdeci">volatile uint32_t CTRL2</div><div class="ttdef"><b>Definition:</b> S32K148.h:940</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a38ff2220283af9364655e2ebcfa222b9"><div class="ttname"><a href="struct_m_s_c_m___type.html#a38ff2220283af9364655e2ebcfa222b9">MSCM_Type::CPxCFG2</a></div><div class="ttdeci">volatile const uint32_t CPxCFG2</div><div class="ttdef"><b>Definition:</b> S32K148.h:8886</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:214</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab27cbe301c60114c3cbd8991c60b265c">LPI2C1_Slave_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:244</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7221cb1693665675fedfd0977fb74c95">ENET_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:276</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ae3443464b4df16d059bdd27c58f2aea0"><div class="ttname"><a href="struct_a_d_c___type.html#ae3443464b4df16d059bdd27c58f2aea0">ADC_Type::CLP9</a></div><div class="ttdeci">volatile uint32_t CLP9</div><div class="ttdef"><b>Definition:</b> S32K148.h:399</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a335bcd26d2d8028a549a3f053330957c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a335bcd26d2d8028a549a3f053330957c">ENET_Type::RMON_R_P_GTE2048</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P_GTE2048</div><div class="ttdef"><b>Definition:</b> S32K148.h:3341</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aae39093072c7d00a6568b6ab79839148"><div class="ttname"><a href="struct_e_n_e_t___type.html#aae39093072c7d00a6568b6ab79839148">ENET_Type::PALR</a></div><div class="ttdeci">volatile uint32_t PALR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3267</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a5f5e50abf2d4a440dfd45edc4e75db7f"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a5f5e50abf2d4a440dfd45edc4e75db7f">LPSPI_Type::DER</a></div><div class="ttdeci">volatile uint32_t DER</div><div class="ttdef"><b>Definition:</b> S32K148.h:7219</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a99978271746062759ed55c422547550c"><div class="ttname"><a href="struct_e_n_e_t___type.html#a99978271746062759ed55c422547550c">ENET_Type::RAEM</a></div><div class="ttdeci">volatile uint32_t RAEM</div><div class="ttdef"><b>Definition:</b> S32K148.h:3284</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a914462c0180b516ccf4a781d6da1c57d">FTM0_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:294</div></div>
<div class="ttc" id="struct_p_m_c___type_html_ac04fc175a1f3616058094d444754f951"><div class="ttname"><a href="struct_p_m_c___type.html#ac04fc175a1f3616058094d444754f951">PMC_Type::REGSC</a></div><div class="ttdeci">volatile uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> S32K148.h:9487</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ac9fd0ce94821f3a84014b1c8288e7037"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac9fd0ce94821f3a84014b1c8288e7037">LPI2C_Type::MDMR</a></div><div class="ttdeci">volatile uint32_t MDMR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6381</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_acc64c3151143b28e6358331d7c8a15ba"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#acc64c3151143b28e6358331d7c8a15ba">LPTMR_Type::CNR</a></div><div class="ttdeci">volatile uint32_t CNR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7599</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a1d618cc71a2258ecf7235fa8cafa7016"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a1d618cc71a2258ecf7235fa8cafa7016">S32_SCB_Type::CPACR</a></div><div class="ttdeci">volatile uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11921</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e8044f0f9c921fb3b4f4ea41919491b">DMA15_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:229</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:10655</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a2336a561d2b73655e073f8743244b616"><div class="ttname"><a href="struct_r_c_m___type.html#a2336a561d2b73655e073f8743244b616">RCM_Type::SRIE</a></div><div class="ttdeci">volatile uint32_t SRIE</div><div class="ttdef"><b>Definition:</b> S32K148.h:10381</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab003526ad05d355dd54c0b814513c8de">FTM7_Ch2_Ch3_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:337</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_af42900a9c06a82dbc50bd63f77c07ab9"><div class="ttname"><a href="struct_m_s_c_m___type.html#af42900a9c06a82dbc50bd63f77c07ab9">MSCM_Type::CP0COUNT</a></div><div class="ttdeci">volatile const uint32_t CP0COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8891</div></div>
<div class="ttc" id="struct_c_a_n___type_html_ae93c7e8a237a46543dbd592479ad674d"><div class="ttname"><a href="struct_c_a_n___type.html#ae93c7e8a237a46543dbd592479ad674d">CAN_Type::WMBn_D03</a></div><div class="ttdeci">volatile const uint32_t WMBn_D03</div><div class="ttdef"><b>Definition:</b> S32K148.h:966</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_aab4236c123e51fb2df6a3d88e35b298e"><div class="ttname"><a href="struct_m_s_c_m___type.html#aab4236c123e51fb2df6a3d88e35b298e">MSCM_Type::CPxTYPE</a></div><div class="ttdeci">volatile const uint32_t CPxTYPE</div><div class="ttdef"><b>Definition:</b> S32K148.h:8880</div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:9484</div></div>
<div class="ttc" id="struct_f_t_m___type_html_abd3888cafbc820e2c5fbb65b17c2583f"><div class="ttname"><a href="struct_f_t_m___type.html#abd3888cafbc820e2c5fbb65b17c2583f">FTM_Type::COMBINE</a></div><div class="ttdeci">volatile uint32_t COMBINE</div><div class="ttdef"><b>Definition:</b> S32K148.h:4995</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a0851afa4b90396c62d630fb3d609736f"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a0851afa4b90396c62d630fb3d609736f">LPI2C_Type::PARAM</a></div><div class="ttdeci">volatile const uint32_t PARAM</div><div class="ttdef"><b>Definition:</b> S32K148.h:6370</div></div>
<div class="ttc" id="struct_s_i_m___type_html_afa7fc85055b32d473a1422b65e728f0e"><div class="ttname"><a href="struct_s_i_m___type.html#afa7fc85055b32d473a1422b65e728f0e">SIM_Type::ADCOPT</a></div><div class="ttdeci">volatile uint32_t ADCOPT</div><div class="ttdef"><b>Definition:</b> S32K148.h:13362</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a1a577ae29397429931e5b449fa5c8212"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a1a577ae29397429931e5b449fa5c8212">LPUART_Type::DATA</a></div><div class="ttdeci">volatile uint32_t DATA</div><div class="ttdef"><b>Definition:</b> S32K148.h:7719</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a1d22690ae88ad2eb23a5cc5c7fd10bae"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a1d22690ae88ad2eb23a5cc5c7fd10bae">LPSPI_Type::RSR</a></div><div class="ttdeci">volatile const uint32_t RSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7233</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a58878e30cf61ac6618698b19fbd19261"><div class="ttname"><a href="struct_s_c_g___type.html#a58878e30cf61ac6618698b19fbd19261">SCG_Type::RCCR</a></div><div class="ttdeci">volatile uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13017</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3f4177eb1738cfc09852861c741cdc81"><div class="ttname"><a href="struct_s_i_m___type.html#a3f4177eb1738cfc09852861c741cdc81">SIM_Type::MISCTRL1</a></div><div class="ttdeci">volatile uint32_t MISCTRL1</div><div class="ttdef"><b>Definition:</b> S32K148.h:13377</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a28a03b1ffcfb2217ff3eba89bb18bc4e"><div class="ttname"><a href="struct_c_a_n___type.html#a28a03b1ffcfb2217ff3eba89bb18bc4e">CAN_Type::PL2_PLMASK_HI</a></div><div class="ttdeci">volatile uint32_t PL2_PLMASK_HI</div><div class="ttdef"><b>Definition:</b> S32K148.h:961</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a304886a380456f3aadaa4f98d4587a0b"><div class="ttname"><a href="struct_s_i_m___type.html#a304886a380456f3aadaa4f98d4587a0b">SIM_Type::UIDMH</a></div><div class="ttdeci">volatile const uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> S32K148.h:13372</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3f068023f3b8d83f3036361d877e0a7">LPIT0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:256</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a79dda496df2c11a6fcdbd907ffb6c240"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a79dda496df2c11a6fcdbd907ffb6c240">QuadSPI_Type::IPCR</a></div><div class="ttdeci">volatile uint32_t IPCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9779</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a18d7ddfe0db379474c8cc1fb2d0f0bb8"><div class="ttname"><a href="struct_c_a_n___type.html#a18d7ddfe0db379474c8cc1fb2d0f0bb8">CAN_Type::WU_MTC</a></div><div class="ttdeci">volatile uint32_t WU_MTC</div><div class="ttdef"><b>Definition:</b> S32K148.h:954</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_ab82ec3f1c282a35464c70ba65ee33801"><div class="ttname"><a href="struct_g_p_i_o___type.html#ab82ec3f1c282a35464c70ba65ee33801">GPIO_Type::PDDR</a></div><div class="ttdeci">volatile uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6057</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a42f4f8b112b4c5f9fb03ed79f75630d4"><div class="ttname"><a href="struct_e_n_e_t___type.html#a42f4f8b112b4c5f9fb03ed79f75630d4">ENET_Type::RMON_R_P64</a></div><div class="ttdeci">volatile const uint32_t RMON_R_P64</div><div class="ttdef"><b>Definition:</b> S32K148.h:3335</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a348da4a8c88ae01a85f6b000f312a6d6"><div class="ttname"><a href="struct_e_n_e_t___type.html#a348da4a8c88ae01a85f6b000f312a6d6">ENET_Type::RMON_T_P_GTE2048</a></div><div class="ttdeci">volatile const uint32_t RMON_T_P_GTE2048</div><div class="ttdef"><b>Definition:</b> S32K148.h:3311</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a187c24d19ceb69f5a98019a9206dcb2a"><div class="ttname"><a href="struct_s_a_i___type.html#a187c24d19ceb69f5a98019a9206dcb2a">SAI_Type::TCR1</a></div><div class="ttdeci">volatile uint32_t TCR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:12512</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:264</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a8f516f7d9f98448ab22bb808f365eaaa"><div class="ttname"><a href="struct_c_a_n___type.html#a8f516f7d9f98448ab22bb808f365eaaa">CAN_Type::FLT_ID1</a></div><div class="ttdeci">volatile uint32_t FLT_ID1</div><div class="ttdef"><b>Definition:</b> S32K148.h:955</div></div>
<div class="ttc" id="struct_e_w_m___type_html_ae031f5f932e0c9913e9a76e3f0f11e09"><div class="ttname"><a href="struct_e_w_m___type.html#ae031f5f932e0c9913e9a76e3f0f11e09">EWM_Type::CMPL</a></div><div class="ttdeci">volatile uint8_t CMPL</div><div class="ttdef"><b>Definition:</b> S32K148.h:4365</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ac8fd4d2acad570f79deddd19b3350166"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ac8fd4d2acad570f79deddd19b3350166">LPSPI_Type::CFGR1</a></div><div class="ttdeci">volatile uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:7221</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a6c5df6aa6c002e7ad6361b9b820e63c9"><div class="ttname"><a href="struct_m_s_c_m___type.html#a6c5df6aa6c002e7ad6361b9b820e63c9">MSCM_Type::CPxMASTER</a></div><div class="ttdeci">volatile const uint32_t CPxMASTER</div><div class="ttdef"><b>Definition:</b> S32K148.h:8882</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_af838e66ebaf2a23e272739de7b181503"><div class="ttname"><a href="struct_l_p_i2_c___type.html#af838e66ebaf2a23e272739de7b181503">LPI2C_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:6369</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad65e51b2543219ba0495e76bec3d2dfc">DMA14_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:228</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a346b847916697bcd25c74c9b4236cdba"><div class="ttname"><a href="struct_l_p_i_t___type.html#a346b847916697bcd25c74c9b4236cdba">LPIT_Type::SETTEN</a></div><div class="ttdeci">volatile uint32_t SETTEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:6998</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a3874df889ac8655c4cbee674e4b1fd6f"><div class="ttname"><a href="struct_f_t_m___type.html#a3874df889ac8655c4cbee674e4b1fd6f">FTM_Type::SYNC</a></div><div class="ttdeci">volatile uint32_t SYNC</div><div class="ttdef"><b>Definition:</b> S32K148.h:4992</div></div>
<div class="ttc" id="struct_p_c_c___type_html"><div class="ttname"><a href="struct_p_c_c___type.html">PCC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:9173</div></div>
<div class="ttc" id="struct_e_w_m___type_html"><div class="ttname"><a href="struct_e_w_m___type.html">EWM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:4362</div></div>
<div class="ttc" id="struct_l_m_e_m___type_html_ab4bde4043f28aa48d861fdfaa11f6cd0"><div class="ttname"><a href="struct_l_m_e_m___type.html#ab4bde4043f28aa48d861fdfaa11f6cd0">LMEM_Type::PCCLCR</a></div><div class="ttdeci">volatile uint32_t PCCLCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6161</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a585b0f6c4981fbd371e200e4d12cf528"><div class="ttname"><a href="struct_e_n_e_t___type.html#a585b0f6c4981fbd371e200e4d12cf528">ENET_Type::RMON_T_FRAG</a></div><div class="ttdeci">volatile const uint32_t RMON_T_FRAG</div><div class="ttdef"><b>Definition:</b> S32K148.h:3302</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_af3d42129737a90509160b5e522248df6"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#af3d42129737a90509160b5e522248df6">LPSPI_Type::FSR</a></div><div class="ttdeci">volatile const uint32_t FSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7229</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_af570747bd478a24eec709f9f15799202"><div class="ttname"><a href="struct_e_n_e_t___type.html#af570747bd478a24eec709f9f15799202">ENET_Type::RMON_R_BC_PKT</a></div><div class="ttdeci">volatile const uint32_t RMON_R_BC_PKT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3327</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a0ca3a085db4f18302f4c8abe0f42f616"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a0ca3a085db4f18302f4c8abe0f42f616">LPSPI_Type::CCR</a></div><div class="ttdeci">volatile uint32_t CCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7226</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01b35b93c12aa0867eab0aadbd39471b">MCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:231</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8fa98b273159e216924c52af97e3953f">FTM5_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:328</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a19d474145b218ee4af3309bb6e61bfbb"><div class="ttname"><a href="struct_m_c_m___type.html#a19d474145b218ee4af3309bb6e61bfbb">MCM_Type::CPO</a></div><div class="ttdeci">volatile uint32_t CPO</div><div class="ttdef"><b>Definition:</b> S32K148.h:8249</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ae65298644510fabe60aaadb0e43144d4"><div class="ttname"><a href="struct_f_t_m___type.html#ae65298644510fabe60aaadb0e43144d4">FTM_Type::FMS</a></div><div class="ttdeci">volatile uint32_t FMS</div><div class="ttdef"><b>Definition:</b> S32K148.h:4999</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:1745</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a70d7361565018071d921f55c567173d7"><div class="ttname"><a href="struct_r_c_m___type.html#a70d7361565018071d921f55c567173d7">RCM_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:10375</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a452a6581cd48f5a0a53d4d6e930c1a50">FTM0_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:299</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a143c229e1a9528df6fb758bb4885daf1"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a143c229e1a9528df6fb758bb4885daf1">S32_SCB_Type::AIRCR</a></div><div class="ttdeci">volatile uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11907</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a501e820c7af6b38eb3827a0aa99b24ff"><div class="ttname"><a href="struct_e_n_e_t___type.html#a501e820c7af6b38eb3827a0aa99b24ff">ENET_Type::IEEE_T_LCOL</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_LCOL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3318</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adbac8b2b178c472c3cad1959fd590e57">FTM3_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:316</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a55fd52f424da71e52176597e9e24e418"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a55fd52f424da71e52176597e9e24e418">S32_SCB_Type::AFSR</a></div><div class="ttdeci">volatile uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11919</div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:8240</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a2a253fdbf8a7440b3c9d7b42bf7f4943"><div class="ttname"><a href="struct_e_n_e_t___type.html#a2a253fdbf8a7440b3c9d7b42bf7f4943">ENET_Type::IEEE_T_FDXFC</a></div><div class="ttdeci">volatile const uint32_t IEEE_T_FDXFC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3323</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9bb9f2e58aeb9f3c8efba8ef6b9cf1c">FTM5_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:329</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a5e78c4a46a0df3df72ac7628602e995e"><div class="ttname"><a href="struct_m_c_m___type.html#a5e78c4a46a0df3df72ac7628602e995e">MCM_Type::PLASC</a></div><div class="ttdeci">volatile const uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> S32K148.h:8242</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_af92f5c9f03f426e21b5c63a6bb574afb"><div class="ttname"><a href="struct_quad_s_p_i___type.html#af92f5c9f03f426e21b5c63a6bb574afb">QuadSPI_Type::BFGENCR</a></div><div class="ttdeci">volatile uint32_t BFGENCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9785</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a6447bc903b6b83e4863ac232741ae89a"><div class="ttname"><a href="struct_a_d_c___type.html#a6447bc903b6b83e4863ac232741ae89a">ADC_Type::G</a></div><div class="ttdeci">volatile uint32_t G</div><div class="ttdef"><b>Definition:</b> S32K148.h:391</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:234</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a2bb9504f4f8586b90189fb6468e532b7"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a2bb9504f4f8586b90189fb6468e532b7">QuadSPI_Type::TBCT</a></div><div class="ttdeci">volatile uint32_t TBCT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9800</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aa164ec6fecd3b6ad170ad7edf5a08bf9"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aa164ec6fecd3b6ad170ad7edf5a08bf9">S32_SCB_Type::SHPR2</a></div><div class="ttdeci">volatile uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:11911</div></div>
<div class="ttc" id="group___f_l_e_x_i_o___peripheral___access___layer_html_gaa94734dbae28741815d51536078cb652"><div class="ttname"><a href="group___f_l_e_x_i_o___peripheral___access___layer.html#gaa94734dbae28741815d51536078cb652">FLEXIO_SHIFTCTL_COUNT</a></div><div class="ttdeci">#define FLEXIO_SHIFTCTL_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4459</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a5fc68c37458b897ac5cf73ab0786fb79"><div class="ttname"><a href="struct_c_a_n___type.html#a5fc68c37458b897ac5cf73ab0786fb79">CAN_Type::ESR2</a></div><div class="ttdeci">volatile const uint32_t ESR2</div><div class="ttdef"><b>Definition:</b> S32K148.h:941</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a59c825ed2a03bea6b455eac94b667de8"><div class="ttname"><a href="struct_s_a_i___type.html#a59c825ed2a03bea6b455eac94b667de8">SAI_Type::RCR1</a></div><div class="ttdeci">volatile uint32_t RCR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:12524</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a66ea94bdff070739fee486e199ac09fc"><div class="ttname"><a href="struct_r_t_c___type.html#a66ea94bdff070739fee486e199ac09fc">RTC_Type::TAR</a></div><div class="ttdeci">volatile uint32_t TAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:10658</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ab10bfa7b1ae00cd0a691c90b6870e20f"><div class="ttname"><a href="struct_e_n_e_t___type.html#ab10bfa7b1ae00cd0a691c90b6870e20f">ENET_Type::TIPG</a></div><div class="ttdeci">volatile uint32_t TIPG</div><div class="ttdef"><b>Definition:</b> S32K148.h:3289</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:209</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_ad8ab64d88448b19c6c304993d328fdd6"><div class="ttname"><a href="struct_l_p_i_t___type.html#ad8ab64d88448b19c6c304993d328fdd6">LPIT_Type::CLRTEN</a></div><div class="ttdeci">volatile uint32_t CLRTEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:6999</div></div>
<div class="ttc" id="struct_r_c_m___type_html_ae7e67bd6571aa6ac8b2e93676c94e80e"><div class="ttname"><a href="struct_r_c_m___type.html#ae7e67bd6571aa6ac8b2e93676c94e80e">RCM_Type::SRS</a></div><div class="ttdeci">volatile const uint32_t SRS</div><div class="ttdef"><b>Definition:</b> S32K148.h:10377</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a88267c4e978fd991b88267fccba49c70">PDB0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:259</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f057852c2d158a2eb7560466eb56dd3">LPUART2_RxTx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:247</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_a36b36bf5b6c921fd76d58e033e6de29f"><div class="ttname"><a href="struct_m_s_c_m___type.html#a36b36bf5b6c921fd76d58e033e6de29f">MSCM_Type::CP0MASTER</a></div><div class="ttdeci">volatile const uint32_t CP0MASTER</div><div class="ttdef"><b>Definition:</b> S32K148.h:8890</div></div>
<div class="ttc" id="struct_s_c_g___type_html_aaf986a3125ff3a490afaa2fb19904e4b"><div class="ttname"><a href="struct_s_c_g___type.html#aaf986a3125ff3a490afaa2fb19904e4b">SCG_Type::CSR</a></div><div class="ttdeci">volatile const uint32_t CSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13016</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a780b3f26ce8e451316b084a537425113"><div class="ttname"><a href="struct_s_c_g___type.html#a780b3f26ce8e451316b084a537425113">SCG_Type::SOSCCSR</a></div><div class="ttdeci">volatile uint32_t SOSCCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13022</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a00be94ed2a6959f19e7540c0d72cb7de"><div class="ttname"><a href="struct_e_n_e_t___type.html#a00be94ed2a6959f19e7540c0d72cb7de">ENET_Type::RCR</a></div><div class="ttdeci">volatile uint32_t RCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3263</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ad532ced36cc6cb59d0da1662ef6bbbb0"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad532ced36cc6cb59d0da1662ef6bbbb0">ENET_Type::TCSR</a></div><div class="ttdeci">volatile uint32_t TCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3361</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a56888835650b7abe6a6134eab8973006"><div class="ttname"><a href="struct_p_o_r_t___type.html#a56888835650b7abe6a6134eab8973006">PORT_Type::GPCLR</a></div><div class="ttdeci">volatile uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9604</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ab4300167b4e57d7a94b85900e3204a11"><div class="ttname"><a href="struct_a_d_c___type.html#ab4300167b4e57d7a94b85900e3204a11">ADC_Type::CLP1_OFS</a></div><div class="ttdeci">volatile uint32_t CLP1_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:403</div></div>
<div class="ttc" id="struct_d_m_a___type_html_add766780b67cac64e9146f6a7639f9f6"><div class="ttname"><a href="struct_d_m_a___type.html#add766780b67cac64e9146f6a7639f9f6">DMA_Type::DADDR</a></div><div class="ttdeci">volatile uint32_t DADDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2272</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a1b819af400bc66d92184c44898e3efe2"><div class="ttname"><a href="struct_s_a_i___type.html#a1b819af400bc66d92184c44898e3efe2">SAI_Type::RCR3</a></div><div class="ttdeci">volatile uint32_t RCR3</div><div class="ttdef"><b>Definition:</b> S32K148.h:12526</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a1af8f67f1e571cbb7eab2e31ab260f7d"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a1af8f67f1e571cbb7eab2e31ab260f7d">FLEXIO_Type::SHIFTSIEN</a></div><div class="ttdeci">volatile uint32_t SHIFTSIEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4479</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html">LPUART_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:7711</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html"><div class="ttname"><a href="struct_w_d_o_g___type.html">WDOG_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:13980</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:240</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a54b8b5ce89c8c111e5cfaddc9aeebdb6"><div class="ttname"><a href="struct_a_d_c___type.html#a54b8b5ce89c8c111e5cfaddc9aeebdb6">ADC_Type::CLP2_OFS</a></div><div class="ttdeci">volatile uint32_t CLP2_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:402</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a52da8ad093ab1d71fd736f5ba8793ca8">FTFC_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:232</div></div>
<div class="ttc" id="group___m_p_u___peripheral___access___layer_html_gaede95f5b619d44a23385d208d8463ee6"><div class="ttname"><a href="group___m_p_u___peripheral___access___layer.html#gaede95f5b619d44a23385d208d8463ee6">MPU_EAR_EDR_COUNT</a></div><div class="ttdeci">#define MPU_EAR_EDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8570</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48bbe5dbf39cc8ad9f0fc0dc7eeb45c4">SWI_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:269</div></div>
<div class="ttc" id="struct_c_r_c___type_html_ade1795bfa2837da17ca1560f509f9b17"><div class="ttname"><a href="struct_c_r_c___type.html#ade1795bfa2837da17ca1560f509f9b17">CRC_Type::H</a></div><div class="ttdeci">volatile uint16_t H</div><div class="ttdef"><b>Definition:</b> S32K148.h:2000</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a24931ef31cbed77055c86f1f0016947f"><div class="ttname"><a href="struct_d_m_a___type.html#a24931ef31cbed77055c86f1f0016947f">DMA_Type::SOFF</a></div><div class="ttdeci">volatile uint16_t SOFF</div><div class="ttdef"><b>Definition:</b> S32K148.h:2264</div></div>
<div class="ttc" id="struct_f_t_m___type_html_af6b35760af5efd8d488cf418f5378ef3"><div class="ttname"><a href="struct_f_t_m___type.html#af6b35760af5efd8d488cf418f5378ef3">FTM_Type::SWOCTRL</a></div><div class="ttdeci">volatile uint32_t SWOCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:5007</div></div>
<div class="ttc" id="struct_e_r_m___type_html"><div class="ttname"><a href="struct_e_r_m___type.html">ERM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:4256</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a1af6b398ee00d4cfc3623ba39792e6bd"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a1af6b398ee00d4cfc3623ba39792e6bd">S32_SCB_Type::SHCSR</a></div><div class="ttdeci">volatile uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11913</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a30f25b0114c08863a4e435cb93dd70ed"><div class="ttname"><a href="struct_m_c_m___type.html#a30f25b0114c08863a4e435cb93dd70ed">MCM_Type::LMPEIR</a></div><div class="ttdeci">volatile uint32_t LMPEIR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8256</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af933365a0945ef64c365e2368d28ccfc">SAI1_Rx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:261</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82a08fab8ffcf6de8276c7d0b5b04936">RCM_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:237</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b8b731381d36e1acfa23ae37410030c">DMA13_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:227</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab117ebe0e1e595ec6ac0d82cee7aa51a">FTM4_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:321</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a1e4901b6045869a88d1a6e7c5584e26d"><div class="ttname"><a href="struct_e_n_e_t___type.html#a1e4901b6045869a88d1a6e7c5584e26d">ENET_Type::RMON_R_RESVD_0</a></div><div class="ttdeci">volatile const uint32_t RMON_R_RESVD_0</div><div class="ttdef"><b>Definition:</b> S32K148.h:3334</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a13026a1f999a818c43d251a9ce4f7e36"><div class="ttname"><a href="struct_c_a_n___type.html#a13026a1f999a818c43d251a9ce4f7e36">CAN_Type::CTRL2_PN</a></div><div class="ttdeci">volatile uint32_t CTRL2_PN</div><div class="ttdef"><b>Definition:</b> S32K148.h:953</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a88ae8cda5fa0edea71b1c5332948b685"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a88ae8cda5fa0edea71b1c5332948b685">QuadSPI_Type::RBCT</a></div><div class="ttdeci">volatile uint32_t RBCT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9796</div></div>
<div class="ttc" id="struct_t_r_g_m_u_x___type_html"><div class="ttname"><a href="struct_t_r_g_m_u_x___type.html">TRGMUX_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:13881</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a71cd940a44931206d529800694191b3d"><div class="ttname"><a href="struct_c_a_n___type.html#a71cd940a44931206d529800694191b3d">CAN_Type::ECR</a></div><div class="ttdeci">volatile uint32_t ECR</div><div class="ttdef"><b>Definition:</b> S32K148.h:934</div></div>
<div class="ttc" id="struct_s_a_i___type_html_ab74b3e4089868a39e879b86da7111a14"><div class="ttname"><a href="struct_s_a_i___type.html#ab74b3e4089868a39e879b86da7111a14">SAI_Type::TCR5</a></div><div class="ttdeci">volatile uint32_t TCR5</div><div class="ttdef"><b>Definition:</b> S32K148.h:12516</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a74cc12de7b509b232cb7d88dd7326ed1"><div class="ttname"><a href="struct_d_m_a___type.html#a74cc12de7b509b232cb7d88dd7326ed1">DMA_Type::SEEI</a></div><div class="ttdeci">volatile uint8_t SEEI</div><div class="ttdef"><b>Definition:</b> S32K148.h:2244</div></div>
<div class="ttc" id="struct_s_c_g___type_html_ae18e795963233d76058e361fe96de3a9"><div class="ttname"><a href="struct_s_c_g___type.html#ae18e795963233d76058e361fe96de3a9">SCG_Type::FIRCDIV</a></div><div class="ttdeci">volatile uint32_t FIRCDIV</div><div class="ttdef"><b>Definition:</b> S32K148.h:13031</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_ad2b8873ac6e1e0bc210303429b92c1b7"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#ad2b8873ac6e1e0bc210303429b92c1b7">LPTMR_Type::CSR</a></div><div class="ttdeci">volatile uint32_t CSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7596</div></div>
<div class="ttc" id="struct_w_d_o_g___type_html_a3298c850f350f94ef9578898e6722da5"><div class="ttname"><a href="struct_w_d_o_g___type.html#a3298c850f350f94ef9578898e6722da5">WDOG_Type::CS</a></div><div class="ttdeci">volatile uint32_t CS</div><div class="ttdef"><b>Definition:</b> S32K148.h:13981</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a4f6c1d5f91cb14081e7312ac45c0d2a4"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a4f6c1d5f91cb14081e7312ac45c0d2a4">LPI2C_Type::STAR</a></div><div class="ttdeci">volatile uint32_t STAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6404</div></div>
<div class="ttc" id="struct_m_s_c_m___type_html_ab3de44efc5dbb5895117bb75b9475422"><div class="ttname"><a href="struct_m_s_c_m___type.html#ab3de44efc5dbb5895117bb75b9475422">MSCM_Type::CPxCFG0</a></div><div class="ttdeci">volatile const uint32_t CPxCFG0</div><div class="ttdef"><b>Definition:</b> S32K148.h:8884</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2dc7c3137e68a67509c357791502292f"><div class="ttname"><a href="struct_f_t_m___type.html#a2dc7c3137e68a67509c357791502292f">FTM_Type::MODE</a></div><div class="ttdeci">volatile uint32_t MODE</div><div class="ttdef"><b>Definition:</b> S32K148.h:4991</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ac7572ed1b7ee40abbb11b47bfd7a99d4"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ac7572ed1b7ee40abbb11b47bfd7a99d4">LPSPI_Type::FCR</a></div><div class="ttdeci">volatile uint32_t FCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7228</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa5f26bdb7ce65d3ba54a8de54cf5400b">FTM4_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:318</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a047d8baca4be81b5f50cbdae1d90bea9"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a047d8baca4be81b5f50cbdae1d90bea9">QuadSPI_Type::SPTRCLR</a></div><div class="ttdeci">volatile uint32_t SPTRCLR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9805</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a4501b737dff86ffe5188f2bab0a00465"><div class="ttname"><a href="struct_m_c_m___type.html#a4501b737dff86ffe5188f2bab0a00465">MCM_Type::CPCR</a></div><div class="ttdeci">volatile uint32_t CPCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8244</div></div>
<div class="ttc" id="group___m_c_m___peripheral___access___layer_html_ga784905167eca5e706aab403ca53ffff7"><div class="ttname"><a href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a></div><div class="ttdeci">#define MCM_LMDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:8237</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a514edb1654bce0dff292e745ef083f43"><div class="ttname"><a href="struct_s_i_m___type.html#a514edb1654bce0dff292e745ef083f43">SIM_Type::UIDH</a></div><div class="ttdeci">volatile const uint32_t UIDH</div><div class="ttdef"><b>Definition:</b> S32K148.h:13371</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a99568e465c72b125a95d075174d49da8"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a99568e465c72b125a95d075174d49da8">QuadSPI_Type::SFA2AD</a></div><div class="ttdeci">volatile uint32_t SFA2AD</div><div class="ttdef"><b>Definition:</b> S32K148.h:9808</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ac59001cc45350be99128e45358da4a31"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac59001cc45350be99128e45358da4a31">LPI2C_Type::SCFGR1</a></div><div class="ttdeci">volatile uint32_t SCFGR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:6398</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b6c4ed9b77583c2843e38092928fa41">FTM7_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:341</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a33f8b59b40bc2595c663652a26f6a13d"><div class="ttname"><a href="struct_s_c_g___type.html#a33f8b59b40bc2595c663652a26f6a13d">SCG_Type::HCCR</a></div><div class="ttdeci">volatile uint32_t HCCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:13019</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a34d8037f31413016eb6b102562fda3cb"><div class="ttname"><a href="struct_c_a_n___type.html#a34d8037f31413016eb6b102562fda3cb">CAN_Type::CTRL1</a></div><div class="ttdeci">volatile uint32_t CTRL1</div><div class="ttdef"><b>Definition:</b> S32K148.h:928</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a20618968321d655c297ef484f506c7f3"><div class="ttname"><a href="struct_c_a_n___type.html#a20618968321d655c297ef484f506c7f3">CAN_Type::WMBn_D47</a></div><div class="ttdeci">volatile const uint32_t WMBn_D47</div><div class="ttdef"><b>Definition:</b> S32K148.h:967</div></div>
<div class="ttc" id="struct_e_i_m___type_html_a14d48ce960310cb3d06175e5e23486d9"><div class="ttname"><a href="struct_e_i_m___type.html#a14d48ce960310cb3d06175e5e23486d9">EIM_Type::EICHEN</a></div><div class="ttdeci">volatile uint32_t EICHEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:3167</div></div>
<div class="ttc" id="struct_c_a_n___type_html_ab791b2463fb3ae357701fa709becb375"><div class="ttname"><a href="struct_c_a_n___type.html#ab791b2463fb3ae357701fa709becb375">CAN_Type::RXMGMASK</a></div><div class="ttdeci">volatile uint32_t RXMGMASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:931</div></div>
<div class="ttc" id="struct_m_c_m___type_html_aeb405287d5ed8e3507a0e8d1c1289650"><div class="ttname"><a href="struct_m_c_m___type.html#aeb405287d5ed8e3507a0e8d1c1289650">MCM_Type::LMPECR</a></div><div class="ttdeci">volatile uint32_t LMPECR</div><div class="ttdef"><b>Definition:</b> S32K148.h:8254</div></div>
<div class="ttc" id="struct_c_a_n___type_html_afa676e632fe43193c31f301019c26d61"><div class="ttname"><a href="struct_c_a_n___type.html#afa676e632fe43193c31f301019c26d61">CAN_Type::PL1_HI</a></div><div class="ttdeci">volatile uint32_t PL1_HI</div><div class="ttdef"><b>Definition:</b> S32K148.h:958</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a20a246565af2e0393194e9c0302fd409"><div class="ttname"><a href="struct_e_n_e_t___type.html#a20a246565af2e0393194e9c0302fd409">ENET_Type::ATPER</a></div><div class="ttdeci">volatile uint32_t ATPER</div><div class="ttdef"><b>Definition:</b> S32K148.h:3354</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a14d0d1998b7335b395e6b00306c943b1"><div class="ttname"><a href="struct_f_t_m___type.html#a14d0d1998b7335b395e6b00306c943b1">FTM_Type::DEADTIME</a></div><div class="ttdeci">volatile uint32_t DEADTIME</div><div class="ttdef"><b>Definition:</b> S32K148.h:4996</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc1aa2d97b16984ba47f6edf182bd973">FTM4_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:322</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9240ce9adde022ea4e4f4a9a33acc6d2"><div class="ttname"><a href="struct_r_c_m___type.html#a9240ce9adde022ea4e4f4a9a33acc6d2">RCM_Type::RPC</a></div><div class="ttdeci">volatile uint32_t RPC</div><div class="ttdef"><b>Definition:</b> S32K148.h:10378</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a6975297d051329a32663a588cbaccb4b"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a6975297d051329a32663a588cbaccb4b">LPI2C_Type::SASR</a></div><div class="ttdeci">volatile const uint32_t SASR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6403</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a54812e03cf2624dd4b3cdecaa87c854a"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a54812e03cf2624dd4b3cdecaa87c854a">QuadSPI_Type::TBSR</a></div><div class="ttdeci">volatile const uint32_t TBSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9798</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_ad89f610c69e945093deeb9065dbb4c98"><div class="ttname"><a href="struct_quad_s_p_i___type.html#ad89f610c69e945093deeb9065dbb4c98">QuadSPI_Type::SPNDST</a></div><div class="ttdeci">volatile const uint32_t SPNDST</div><div class="ttdef"><b>Definition:</b> S32K148.h:9804</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a149c92d4dee1d094d937c218ceaef7c3"><div class="ttname"><a href="struct_c_a_n___type.html#a149c92d4dee1d094d937c218ceaef7c3">CAN_Type::FLT_ID2_IDMASK</a></div><div class="ttdeci">volatile uint32_t FLT_ID2_IDMASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:959</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a9822b16ec066e4c76fdd096cf9fdba4f"><div class="ttname"><a href="struct_e_n_e_t___type.html#a9822b16ec066e4c76fdd096cf9fdba4f">ENET_Type::IALR</a></div><div class="ttdeci">volatile uint32_t IALR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3272</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_acfa86057c17ca9a44fd691ea56dc8829"><div class="ttname"><a href="struct_l_p_i2_c___type.html#acfa86057c17ca9a44fd691ea56dc8829">LPI2C_Type::SDER</a></div><div class="ttdeci">volatile uint32_t SDER</div><div class="ttdef"><b>Definition:</b> S32K148.h:6396</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html"><div class="ttname"><a href="struct_f_t_f_c___type.html">FTFC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:4771</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_a960a60969ca22b283664cbf2046fba24"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#a960a60969ca22b283664cbf2046fba24">LPSPI_Type::RDR</a></div><div class="ttdeci">volatile const uint32_t RDR</div><div class="ttdef"><b>Definition:</b> S32K148.h:7234</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:205</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a2d14147693bfaa4e97b3299e491c34f7"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a2d14147693bfaa4e97b3299e491c34f7">FLEXIO_Type::CTRL</a></div><div class="ttdeci">volatile uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:4473</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:3100</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a2a2d71ab3b3e61c83b71de9ad911ea84"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a2a2d71ab3b3e61c83b71de9ad911ea84">S32_SCB_Type::ACTLR</a></div><div class="ttdeci">volatile uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11902</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a79184a646a89bb4a2a6b76cec9afaba4"><div class="ttname"><a href="struct_e_n_e_t___type.html#a79184a646a89bb4a2a6b76cec9afaba4">ENET_Type::FTRL</a></div><div class="ttdeci">volatile uint32_t FTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:3290</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:242</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a1b9b68baf1f1baac5a70fe426aa3ac38"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a1b9b68baf1f1baac5a70fe426aa3ac38">QuadSPI_Type::LCKCR</a></div><div class="ttdeci">volatile uint32_t LCKCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9815</div></div>
<div class="ttc" id="struct_e_w_m___type_html_a598379d24fd2289d980540050f6f4813"><div class="ttname"><a href="struct_e_w_m___type.html#a598379d24fd2289d980540050f6f4813">EWM_Type::SERV</a></div><div class="ttdeci">volatile uint8_t SERV</div><div class="ttdef"><b>Definition:</b> S32K148.h:4364</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a99e6ffc0580622dfc8b01dbfc8171f8f"><div class="ttname"><a href="struct_g_p_i_o___type.html#a99e6ffc0580622dfc8b01dbfc8171f8f">GPIO_Type::PCOR</a></div><div class="ttdeci">volatile uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6054</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a7a609a4bccbf08b17def8999acfa58ae"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a7a609a4bccbf08b17def8999acfa58ae">LPI2C_Type::MCFGR3</a></div><div class="ttdeci">volatile uint32_t MCFGR3</div><div class="ttdef"><b>Definition:</b> S32K148.h:6379</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html"><div class="ttname"><a href="struct_s32___s_c_b___type.html">S32_SCB_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:11900</div></div>
<div class="ttc" id="struct_d_m_a___type_html_adc94818e9f40e9e4281ae5387eb926a5"><div class="ttname"><a href="struct_d_m_a___type.html#adc94818e9f40e9e4281ae5387eb926a5">DMA_Type::SLAST</a></div><div class="ttdeci">volatile uint32_t SLAST</div><div class="ttdef"><b>Definition:</b> S32K148.h:2271</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a15ffdbfb8a6aaf630017fe7c3c24d4bc">ENET_TIMER_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:275</div></div>
<div class="ttc" id="struct_f_t_m___type_html"><div class="ttname"><a href="struct_f_t_m___type.html">FTM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:4981</div></div>
<div class="ttc" id="struct_e_i_m___type_html_af331ac12ca938db0112d1c432c11f7fa"><div class="ttname"><a href="struct_e_i_m___type.html#af331ac12ca938db0112d1c432c11f7fa">EIM_Type::WORD0</a></div><div class="ttdeci">volatile uint32_t WORD0</div><div class="ttdef"><b>Definition:</b> S32K148.h:3170</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_ab455226ca6282e28dc01118c079ed016"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#ab455226ca6282e28dc01118c079ed016">FLEXIO_Type::SHIFTEIEN</a></div><div class="ttdeci">volatile uint32_t SHIFTEIEN</div><div class="ttdef"><b>Definition:</b> S32K148.h:4480</div></div>
<div class="ttc" id="group___d_m_a___peripheral___access___layer_html_gaf21b2eab27b6c8b4bb2f79acbfa14a10"><div class="ttname"><a href="group___d_m_a___peripheral___access___layer.html#gaf21b2eab27b6c8b4bb2f79acbfa14a10">DMA_DCHPRI_COUNT</a></div><div class="ttdeci">#define DMA_DCHPRI_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2232</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae3cb3e16c1b5141cd33554e8ae9353cb">ENET_WAKE_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:280</div></div>
<div class="ttc" id="struct_s_m_c___type_html_a223361575f9c3b1731c6c83789aa9629"><div class="ttname"><a href="struct_s_m_c___type.html#a223361575f9c3b1731c6c83789aa9629">SMC_Type::PMPROT</a></div><div class="ttdeci">volatile uint32_t PMPROT</div><div class="ttdef"><b>Definition:</b> S32K148.h:13765</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac65ccf7b7c60881ca7fd3f8ff4cd27b6">QSPI_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:270</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a04cbf9e945df785f18d1031244a60e02"><div class="ttname"><a href="struct_l_p_i_t___type.html#a04cbf9e945df785f18d1031244a60e02">LPIT_Type::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6996</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aefc0028cd837cf5dfef365f1126e78ae"><div class="ttname"><a href="struct_c_a_n___type.html#aefc0028cd837cf5dfef365f1126e78ae">CAN_Type::IFLAG1</a></div><div class="ttdeci">volatile uint32_t IFLAG1</div><div class="ttdef"><b>Definition:</b> S32K148.h:939</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ad03201cd780a63c70d0377b2c77d1ae5"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ad03201cd780a63c70d0377b2c77d1ae5">S32_SCB_Type::CPUID</a></div><div class="ttdeci">volatile const uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> S32K148.h:11904</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:216</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a83c809d05b554149b3dcd541fc7902dc"><div class="ttname"><a href="struct_p_o_r_t___type.html#a83c809d05b554149b3dcd541fc7902dc">PORT_Type::DFER</a></div><div class="ttdeci">volatile uint32_t DFER</div><div class="ttdef"><b>Definition:</b> S32K148.h:9611</div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_ab3ea8c3c7703d1c290bd5ed55a933d62"><div class="ttname"><a href="struct_s32___sys_tick___type.html#ab3ea8c3c7703d1c290bd5ed55a933d62">S32_SysTick_Type::RVR</a></div><div class="ttdeci">volatile uint32_t RVR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12406</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a4ad82ea7476c9c2f7236de974ebcb958"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a4ad82ea7476c9c2f7236de974ebcb958">FLEXIO_Type::SHIFTSTAT</a></div><div class="ttdeci">volatile uint32_t SHIFTSTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4475</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a789cd743e930dfe612ced954acd47d1b">PDB1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:271</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a57d0808be5bb546f1723f80e76454d83"><div class="ttname"><a href="struct_c_a_n___type.html#a57d0808be5bb546f1723f80e76454d83">CAN_Type::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:927</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a215db238ca15587084abcec96e48d304">FTM5_Ch0_Ch1_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:324</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a1995e8a2f470d1b31b291a86c96d4d20"><div class="ttname"><a href="struct_d_m_a___type.html#a1995e8a2f470d1b31b291a86c96d4d20">DMA_Type::ELINKNO</a></div><div class="ttdeci">volatile uint16_t ELINKNO</div><div class="ttdef"><b>Definition:</b> S32K148.h:2275</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62871f50bc5cd9a4322a59ba66836003">SAI0_Tx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:273</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f4ef0294648930fce11a95a3000197d">NotAvail_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:200</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ab13115494b7aaf10da15eea2c0722cff"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ab13115494b7aaf10da15eea2c0722cff">S32_SCB_Type::BFAR</a></div><div class="ttdeci">volatile uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11918</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac4afb9d322cd29ea92247ef3f949b84">FTM1_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:304</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:7595</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ad320093114ddfb207511468722d9068f"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ad320093114ddfb207511468722d9068f">S32_SCB_Type::FPDSCR</a></div><div class="ttdeci">volatile uint32_t FPDSCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11925</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5d69d59e65ad7037b80737782cee0512">FTM0_Fault_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:298</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a863b95c14c9759df995bfbc3a07f1b5a"><div class="ttname"><a href="struct_f_t_f_c___type.html#a863b95c14c9759df995bfbc3a07f1b5a">FTFC_Type::FSTAT</a></div><div class="ttdeci">volatile uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4772</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae43c32c82ae4036403985755b37fa32">CAN2_ORed_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:290</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abbe6c0865270991bde1b4af345bda133">CAN2_ORed_0_15_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:292</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ac733588511b0c39117c7bffab6c8e75a"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ac733588511b0c39117c7bffab6c8e75a">LPUART_Type::WATER</a></div><div class="ttdeci">volatile uint32_t WATER</div><div class="ttdef"><b>Definition:</b> S32K148.h:7723</div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:13762</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a9325727ecc5e0978ceb50147652f90a6"><div class="ttname"><a href="struct_p_m_c___type.html#a9325727ecc5e0978ceb50147652f90a6">PMC_Type::LVDSC2</a></div><div class="ttdeci">volatile uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> S32K148.h:9486</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a47b8dc718410a1c8d283915189651d66"><div class="ttname"><a href="struct_d_m_a___type.html#a47b8dc718410a1c8d283915189651d66">DMA_Type::SSRT</a></div><div class="ttdeci">volatile uint8_t SSRT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2248</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html"><div class="ttname"><a href="struct_e_n_e_t___type.html">ENET_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:3248</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a9fe0f9e445b271e0a093e7919b4cc879"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a9fe0f9e445b271e0a093e7919b4cc879">QuadSPI_Type::RBSR</a></div><div class="ttdeci">volatile const uint32_t RBSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9795</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a11ab9cd2e4f863e837d8b210a00bb741"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a11ab9cd2e4f863e837d8b210a00bb741">LPUART_Type::BAUD</a></div><div class="ttdeci">volatile uint32_t BAUD</div><div class="ttdef"><b>Definition:</b> S32K148.h:7716</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a4fc00ca5a914d461bdd8d9dfa39bc81b"><div class="ttname"><a href="struct_e_n_e_t___type.html#a4fc00ca5a914d461bdd8d9dfa39bc81b">ENET_Type::PAUR</a></div><div class="ttdeci">volatile uint32_t PAUR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3268</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a9790a22144134052be5955e846772661"><div class="ttname"><a href="struct_f_t_m___type.html#a9790a22144134052be5955e846772661">FTM_Type::POL</a></div><div class="ttdeci">volatile uint32_t POL</div><div class="ttdef"><b>Definition:</b> S32K148.h:4998</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_adc8109737a29fa5223e95c5dfe92d07f"><div class="ttname"><a href="struct_s32___s_c_b___type.html#adc8109737a29fa5223e95c5dfe92d07f">S32_SCB_Type::DFSR</a></div><div class="ttdeci">volatile uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11916</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a1872a4e6f26ec5afce892901092c0304"><div class="ttname"><a href="struct_d_m_a___type.html#a1872a4e6f26ec5afce892901092c0304">DMA_Type::CINT</a></div><div class="ttdeci">volatile uint8_t CINT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2250</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a0e7fe1ee286fb6c61f940d7213b600a7"><div class="ttname"><a href="struct_f_t_m___type.html#a0e7fe1ee286fb6c61f940d7213b600a7">FTM_Type::PWMLOAD</a></div><div class="ttdeci">volatile uint32_t PWMLOAD</div><div class="ttdef"><b>Definition:</b> S32K148.h:5008</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_a6046f0dc993f19639a18bd89f0476876"><div class="ttname"><a href="struct_l_p_i2_c___type.html#a6046f0dc993f19639a18bd89f0476876">LPI2C_Type::MFCR</a></div><div class="ttdeci">volatile uint32_t MFCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:6387</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04b285c34361a7655b96250d78d1d094">LPI2C1_Master_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:243</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:253</div></div>
<div class="ttc" id="group___quad_s_p_i___peripheral___access___layer_html_gacfa13bb787d1e165f2652c270ecda646"><div class="ttname"><a href="group___quad_s_p_i___peripheral___access___layer.html#gacfa13bb787d1e165f2652c270ecda646">QuadSPI_RBDR_COUNT</a></div><div class="ttdeci">#define QuadSPI_RBDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9772</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a0d41a6e8d8f3d4d4f3b9ae7921d40467"><div class="ttname"><a href="struct_p_m_c___type.html#a0d41a6e8d8f3d4d4f3b9ae7921d40467">PMC_Type::LPOTRIM</a></div><div class="ttdeci">volatile uint8_t LPOTRIM</div><div class="ttdef"><b>Definition:</b> S32K148.h:9489</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a7420209cc10e53111896b86181d279bb"><div class="ttname"><a href="struct_d_m_a___type.html#a7420209cc10e53111896b86181d279bb">DMA_Type::EEI</a></div><div class="ttdeci">volatile uint32_t EEI</div><div class="ttdef"><b>Definition:</b> S32K148.h:2242</div></div>
<div class="ttc" id="struct_l_p_s_p_i___type_html_ade05739daf1c12b22b5bc7b167746398"><div class="ttname"><a href="struct_l_p_s_p_i___type.html#ade05739daf1c12b22b5bc7b167746398">LPSPI_Type::CFGR0</a></div><div class="ttdeci">volatile uint32_t CFGR0</div><div class="ttdef"><b>Definition:</b> S32K148.h:7220</div></div>
<div class="ttc" id="struct_d_m_a___type_html_adf99d383dae39480b7ddacc8a2867297"><div class="ttname"><a href="struct_d_m_a___type.html#adf99d383dae39480b7ddacc8a2867297">DMA_Type::DOFF</a></div><div class="ttdeci">volatile uint16_t DOFF</div><div class="ttdef"><b>Definition:</b> S32K148.h:2273</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_aa24520fd6a918b6ad582566ada07840d"><div class="ttname"><a href="struct_s32___s_c_b___type.html#aa24520fd6a918b6ad582566ada07840d">S32_SCB_Type::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11908</div></div>
<div class="ttc" id="struct_s_a_i___type_html"><div class="ttname"><a href="struct_s_a_i___type.html">SAI_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:12508</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_a82406af49925259432cb641c2715dcb1"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#a82406af49925259432cb641c2715dcb1">LPUART_Type::MATCH</a></div><div class="ttdeci">volatile uint32_t MATCH</div><div class="ttdef"><b>Definition:</b> S32K148.h:7720</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3ed6746af2966f903906c3f1f1649455"><div class="ttname"><a href="struct_a_d_c___type.html#a3ed6746af2966f903906c3f1f1649455">ADC_Type::CLPS</a></div><div class="ttdeci">volatile uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> S32K148.h:393</div></div>
<div class="ttc" id="group___s_a_i___peripheral___access___layer_html_ga4061dd10b1ff207976ddbef550e98416"><div class="ttname"><a href="group___s_a_i___peripheral___access___layer.html#ga4061dd10b1ff207976ddbef550e98416">SAI_TDR_COUNT</a></div><div class="ttdeci">#define SAI_TDR_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:12502</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a33b97d2f3251ee23e3e1dd7325912c0e"><div class="ttname"><a href="struct_c_a_n___type.html#a33b97d2f3251ee23e3e1dd7325912c0e">CAN_Type::IMASK1</a></div><div class="ttdeci">volatile uint32_t IMASK1</div><div class="ttdef"><b>Definition:</b> S32K148.h:937</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a4d1f05f99873d5c9a17d3bf7c70820c9"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a4d1f05f99873d5c9a17d3bf7c70820c9">QuadSPI_Type::BUF2IND</a></div><div class="ttdeci">volatile uint32_t BUF2IND</div><div class="ttdef"><b>Definition:</b> S32K148.h:9790</div></div>
<div class="ttc" id="struct_s32___sys_tick___type_html_afba6aba356e5b31a7ca52e5cdf8a3f2a"><div class="ttname"><a href="struct_s32___sys_tick___type.html#afba6aba356e5b31a7ca52e5cdf8a3f2a">S32_SysTick_Type::CVR</a></div><div class="ttdeci">volatile uint32_t CVR</div><div class="ttdef"><b>Definition:</b> S32K148.h:12407</div></div>
<div class="ttc" id="group___a_d_c___peripheral___access___layer_html_gad1b5275cc9fbdba08614fca93c5e30ef"><div class="ttname"><a href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a></div><div class="ttdeci">#define ADC_SC1_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:371</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a0efbc22c901a842b8d2a472d927a1763"><div class="ttname"><a href="struct_f_t_m___type.html#a0efbc22c901a842b8d2a472d927a1763">FTM_Type::SYNCONF</a></div><div class="ttdeci">volatile uint32_t SYNCONF</div><div class="ttdef"><b>Definition:</b> S32K148.h:5005</div></div>
<div class="ttc" id="struct_e_w_m___type_html_aa9e4bb2f78596626368074cfdd919ec3"><div class="ttname"><a href="struct_e_w_m___type.html#aa9e4bb2f78596626368074cfdd919ec3">EWM_Type::CMPH</a></div><div class="ttdeci">volatile uint8_t CMPH</div><div class="ttdef"><b>Definition:</b> S32K148.h:4366</div></div>
<div class="ttc" id="group___e_n_e_t___peripheral___access___layer_html_ga97acf18496036c61f665a02cfa890b28"><div class="ttname"><a href="group___e_n_e_t___peripheral___access___layer.html#ga97acf18496036c61f665a02cfa890b28">ENET_CHANNEL_COUNT</a></div><div class="ttdeci">#define ENET_CHANNEL_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:3245</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a54dca55dc86145039be1a49700fdf0bc">FTM0_Ch6_Ch7_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:297</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af74d2c54a8937a1395322eed37f0dea6">DMA8_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:222</div></div>
<div class="ttc" id="struct_c_a_n___type_html_ad2692a93d19041d8301819925a950d9a"><div class="ttname"><a href="struct_c_a_n___type.html#ad2692a93d19041d8301819925a950d9a">CAN_Type::FDCTRL</a></div><div class="ttdeci">volatile uint32_t FDCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:970</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_aeb9a65571155aba3eae0bb84056bf7fa"><div class="ttname"><a href="struct_e_n_e_t___type.html#aeb9a65571155aba3eae0bb84056bf7fa">ENET_Type::RMON_T_DROP</a></div><div class="ttdeci">volatile const uint32_t RMON_T_DROP</div><div class="ttdef"><b>Definition:</b> S32K148.h:3295</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ab9bd75bd5b2a2e0a8fbbbab7acc75450"><div class="ttname"><a href="struct_a_d_c___type.html#ab9bd75bd5b2a2e0a8fbbbab7acc75450">ADC_Type::UG</a></div><div class="ttdeci">volatile uint32_t UG</div><div class="ttdef"><b>Definition:</b> S32K148.h:392</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a7b01da514f0166cb9a5c8709b1e61d43"><div class="ttname"><a href="struct_e_n_e_t___type.html#a7b01da514f0166cb9a5c8709b1e61d43">ENET_Type::IEEE_R_OCTETS_OK</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_OCTETS_OK</div><div class="ttdef"><b>Definition:</b> S32K148.h:3349</div></div>
<div class="ttc" id="struct_l_p_i2_c___type_html_ac59e6319811f2dc3b9f239b723388e01"><div class="ttname"><a href="struct_l_p_i2_c___type.html#ac59e6319811f2dc3b9f239b723388e01">LPI2C_Type::MCFGR1</a></div><div class="ttdeci">volatile uint32_t MCFGR1</div><div class="ttdef"><b>Definition:</b> S32K148.h:6377</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_ac80d8687b1c21a9d05fa1229404593b5"><div class="ttname"><a href="struct_s32___s_c_b___type.html#ac80d8687b1c21a9d05fa1229404593b5">S32_SCB_Type::MMFAR</a></div><div class="ttdeci">volatile uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11917</div></div>
<div class="ttc" id="group___c_s_e___p_r_a_m___peripheral___access___layer_html_ga0975a9a61032573c2232fa5a14576931"><div class="ttname"><a href="group___c_s_e___p_r_a_m___peripheral___access___layer.html#ga0975a9a61032573c2232fa5a14576931">CSE_PRAM_RAMn_COUNT</a></div><div class="ttdeci">#define CSE_PRAM_RAMn_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:2135</div></div>
<div class="ttc" id="struct_f_t_f_c___type_html_a58ec9ed7a7036f0069dc959f8c3f4b76"><div class="ttname"><a href="struct_f_t_f_c___type.html#a58ec9ed7a7036f0069dc959f8c3f4b76">FTFC_Type::FSEC</a></div><div class="ttdeci">volatile const uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> S32K148.h:4774</div></div>
<div class="ttc" id="struct_l_p_u_a_r_t___type_html_ade0a8e60f9c34e385172d3c48bd7ba9b"><div class="ttname"><a href="struct_l_p_u_a_r_t___type.html#ade0a8e60f9c34e385172d3c48bd7ba9b">LPUART_Type::STAT</a></div><div class="ttdeci">volatile uint32_t STAT</div><div class="ttdef"><b>Definition:</b> S32K148.h:7717</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe52e8b591038ca9aac3d1512f561c9f">FTM4_Ch4_Ch5_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:320</div></div>
<div class="ttc" id="struct_s_i_m___type_html_acd433c9b192aba12aec960cf972b9242"><div class="ttname"><a href="struct_s_i_m___type.html#acd433c9b192aba12aec960cf972b9242">SIM_Type::MISCTRL0</a></div><div class="ttdeci">volatile uint32_t MISCTRL0</div><div class="ttdef"><b>Definition:</b> S32K148.h:13364</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_adac3dc5bdd852991e0562a78bc2ef3e7"><div class="ttname"><a href="struct_e_n_e_t___type.html#adac3dc5bdd852991e0562a78bc2ef3e7">ENET_Type::IEEE_R_CRC</a></div><div class="ttdeci">volatile const uint32_t IEEE_R_CRC</div><div class="ttdef"><b>Definition:</b> S32K148.h:3345</div></div>
<div class="ttc" id="struct_s_a_i___type_html_a552678a441fe7389b3b945a463fdb933"><div class="ttname"><a href="struct_s_a_i___type.html#a552678a441fe7389b3b945a463fdb933">SAI_Type::TCR4</a></div><div class="ttdeci">volatile uint32_t TCR4</div><div class="ttdef"><b>Definition:</b> S32K148.h:12515</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_aa1f583b7802af33bfb2ec373dfdf6166"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#aa1f583b7802af33bfb2ec373dfdf6166">CSE_PRAM_Type::DATA_8HL</a></div><div class="ttdeci">volatile uint8_t DATA_8HL</div><div class="ttdef"><b>Definition:</b> S32K148.h:2144</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a5ea0e3596914c728c562e9a98a2d08ce"><div class="ttname"><a href="struct_d_m_a___type.html#a5ea0e3596914c728c562e9a98a2d08ce">DMA_Type::MLOFFNO</a></div><div class="ttdeci">volatile uint32_t MLOFFNO</div><div class="ttdef"><b>Definition:</b> S32K148.h:2268</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a704236e535f3dcf77288668707f0b472"><div class="ttname"><a href="struct_e_n_e_t___type.html#a704236e535f3dcf77288668707f0b472">ENET_Type::TDAR</a></div><div class="ttdeci">volatile uint32_t TDAR</div><div class="ttdef"><b>Definition:</b> S32K148.h:3254</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:6051</div></div>
<div class="ttc" id="_s32_k148_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> S32K148.h:134</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_a6fee00361a544bea8a480dc9212c84e1"><div class="ttname"><a href="struct_e_n_e_t___type.html#a6fee00361a544bea8a480dc9212c84e1">ENET_Type::TSEM</a></div><div class="ttdeci">volatile uint32_t TSEM</div><div class="ttdef"><b>Definition:</b> S32K148.h:3286</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a98a02e345150e65937d184387efd184e"><div class="ttname"><a href="struct_a_d_c___type.html#a98a02e345150e65937d184387efd184e">ADC_Type::CLP9_OFS</a></div><div class="ttdeci">volatile uint32_t CLP9_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:406</div></div>
<div class="ttc" id="struct_l_p_i_t___type_html_a6cc7d4017a86cb8a7e1e63d67f1ef476"><div class="ttname"><a href="struct_l_p_i_t___type.html#a6cc7d4017a86cb8a7e1e63d67f1ef476">LPIT_Type::TCTRL</a></div><div class="ttdeci">volatile uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> S32K148.h:7004</div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:10374</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a51d274310ef78b0258a83eddbef28bdb">FTM6_Ovf_Reload_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:335</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab83264360947770b7cbeb08d2c2da340">CAN0_ORed_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:281</div></div>
<div class="ttc" id="struct_c_s_e___p_r_a_m___type_html_a2bab4d81a0cecdcf336baaf00342e89c"><div class="ttname"><a href="struct_c_s_e___p_r_a_m___type.html#a2bab4d81a0cecdcf336baaf00342e89c">CSE_PRAM_Type::DATA_8HU</a></div><div class="ttdeci">volatile uint8_t DATA_8HU</div><div class="ttdef"><b>Definition:</b> S32K148.h:2145</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a58fed74e92fb0cd779eb450e0def1cb9"><div class="ttname"><a href="struct_d_m_a___type.html#a58fed74e92fb0cd779eb450e0def1cb9">DMA_Type::CERR</a></div><div class="ttdeci">volatile uint8_t CERR</div><div class="ttdef"><b>Definition:</b> S32K148.h:2249</div></div>
<div class="ttc" id="struct_f_l_e_x_i_o___type_html_a7983b427661173711c2c97a16d107d49"><div class="ttname"><a href="struct_f_l_e_x_i_o___type.html#a7983b427661173711c2c97a16d107d49">FLEXIO_Type::VERID</a></div><div class="ttdeci">volatile const uint32_t VERID</div><div class="ttdef"><b>Definition:</b> S32K148.h:4471</div></div>
<div class="ttc" id="struct_p_d_b___type_html_a1ce7248d2eae2c0f8f176a758741d10e"><div class="ttname"><a href="struct_p_d_b___type.html#a1ce7248d2eae2c0f8f176a758741d10e">PDB_Type::MOD</a></div><div class="ttdeci">volatile uint32_t MOD</div><div class="ttdef"><b>Definition:</b> S32K148.h:9293</div></div>
<div class="ttc" id="struct_s_c_g___type_html_a19936f0de0deca04d78fc851afa652c4"><div class="ttname"><a href="struct_s_c_g___type.html#a19936f0de0deca04d78fc851afa652c4">SCG_Type::SOSCDIV</a></div><div class="ttdeci">volatile uint32_t SOSCDIV</div><div class="ttdef"><b>Definition:</b> S32K148.h:13023</div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:13355</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a8db1f3ef88b92af94dd119ae87c61054"><div class="ttname"><a href="struct_f_t_m___type.html#a8db1f3ef88b92af94dd119ae87c61054">FTM_Type::CNT</a></div><div class="ttdeci">volatile uint32_t CNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:4983</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_afdb2a80c041159f5523bfccdcdc73845"><div class="ttname"><a href="struct_e_n_e_t___type.html#afdb2a80c041159f5523bfccdcdc73845">ENET_Type::RMON_R_OCTETS</a></div><div class="ttdeci">volatile const uint32_t RMON_R_OCTETS</div><div class="ttdef"><b>Definition:</b> S32K148.h:3342</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:265</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4993cd734f59236f3c4e915dde26369">CAN2_Error_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:291</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:263</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8af847a34763de7d390a450d697e586fb1">CAN0_ORed_16_31_MB_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:285</div></div>
<div class="ttc" id="group___p_d_b___peripheral___access___layer_html_ga08f3c32e2166b314f400e1fc6203bc61"><div class="ttname"><a href="group___p_d_b___peripheral___access___layer.html#ga08f3c32e2166b314f400e1fc6203bc61">PDB_CH_COUNT</a></div><div class="ttdeci">#define PDB_CH_COUNT</div><div class="ttdef"><b>Definition:</b> S32K148.h:9286</div></div>
<div class="ttc" id="struct_e_n_e_t___type_html_ad9dea8fd36cee7dd24beed1c545c8a40"><div class="ttname"><a href="struct_e_n_e_t___type.html#ad9dea8fd36cee7dd24beed1c545c8a40">ENET_Type::RMON_T_UNDERSIZE</a></div><div class="ttdeci">volatile const uint32_t RMON_T_UNDERSIZE</div><div class="ttdef"><b>Definition:</b> S32K148.h:3300</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a280c6874393890b5cc3767165b4ccdeb"><div class="ttname"><a href="struct_a_d_c___type.html#a280c6874393890b5cc3767165b4ccdeb">ADC_Type::CLP0_OFS</a></div><div class="ttdeci">volatile uint32_t CLP0_OFS</div><div class="ttdef"><b>Definition:</b> S32K148.h:404</div></div>
<div class="ttc" id="struct_c_a_n___type_html_a59ba06eb127cdbafb8ad71a782eba844"><div class="ttname"><a href="struct_c_a_n___type.html#a59ba06eb127cdbafb8ad71a782eba844">CAN_Type::CTRL1_PN</a></div><div class="ttdeci">volatile uint32_t CTRL1_PN</div><div class="ttdef"><b>Definition:</b> S32K148.h:952</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a2071a879ab78be82ce4e7e4b2932eb27"><div class="ttname"><a href="struct_f_t_m___type.html#a2071a879ab78be82ce4e7e4b2932eb27">FTM_Type::OUTMASK</a></div><div class="ttdeci">volatile uint32_t OUTMASK</div><div class="ttdef"><b>Definition:</b> S32K148.h:4994</div></div>
<div class="ttc" id="struct_c_a_n___type_html_aff265667922f120a105d1586ed263f44"><div class="ttname"><a href="struct_c_a_n___type.html#aff265667922f120a105d1586ed263f44">CAN_Type::FDCRC</a></div><div class="ttdeci">volatile const uint32_t FDCRC</div><div class="ttdef"><b>Definition:</b> S32K148.h:972</div></div>
<div class="ttc" id="struct_quad_s_p_i___type_html_a0074a28acff5681df07c8e89076a2f6f"><div class="ttname"><a href="struct_quad_s_p_i___type.html#a0074a28acff5681df07c8e89076a2f6f">QuadSPI_Type::BUF1CR</a></div><div class="ttdeci">volatile uint32_t BUF1CR</div><div class="ttdef"><b>Definition:</b> S32K148.h:9782</div></div>
<div class="ttc" id="struct_s32___s_c_b___type_html_a186d5053e4c7188f614a1467c292095a"><div class="ttname"><a href="struct_s32___s_c_b___type.html#a186d5053e4c7188f614a1467c292095a">S32_SCB_Type::CFSR</a></div><div class="ttdeci">volatile uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> S32K148.h:11914</div></div>
<div class="ttc" id="struct_f_t_m___type_html_ad301dbb0751b047efd2f6b248ea186a8"><div class="ttname"><a href="struct_f_t_m___type.html#ad301dbb0751b047efd2f6b248ea186a8">FTM_Type::PAIR2DEADTIME</a></div><div class="ttdeci">volatile uint32_t PAIR2DEADTIME</div><div class="ttdef"><b>Definition:</b> S32K148.h:5014</div></div>
<div class="ttc" id="struct_f_t_m___type_html_a8301b41cf488ec521c5691d00f75c7e8"><div class="ttname"><a href="struct_f_t_m___type.html#a8301b41cf488ec521c5691d00f75c7e8">FTM_Type::CnSC</a></div><div class="ttdeci">volatile uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> S32K148.h:4986</div></div>
<div class="ttc" id="group___interrupt__vector__numbers___s32_k148_html_gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c"><div class="ttname"><a href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaed9f167e37606408e2d8e3a51fff71c">SAI1_Tx_IRQn</a></div><div class="ttdef"><b>Definition:</b> S32K148.h:260</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
