\hypertarget{miscregs_8cc}{
\section{arch/arm/miscregs.cc}
\label{miscregs_8cc}\index{arch/arm/miscregs.cc@{arch/arm/miscregs.cc}}
}
{\ttfamily \#include \char`\"{}arch/arm/isa.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}arch/arm/miscregs.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/misc.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}cpu/thread\_\-context.hh\char`\"{}}\par
\subsection*{ネームスペース}
\begin{DoxyCompactItemize}
\item 
namespace \hyperlink{namespaceArmISA}{ArmISA}
\end{DoxyCompactItemize}
\subsection*{関数}
\begin{DoxyCompactItemize}
\item 
MiscRegIndex \hyperlink{namespaceArmISA_a1ba78f25d3c295dcaf5f0303b884d6ca}{decodeCP14Reg} (unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)
\item 
MiscRegIndex \hyperlink{namespaceArmISA_a8b643abe8290a2784ae985b22abfd308}{decodeCP15Reg} (unsigned crn, unsigned opc1, unsigned crm, unsigned opc2)
\item 
MiscRegIndex \hyperlink{namespaceArmISA_a6208758bcb2a5c04409fdd52548d91f5}{decodeCP15Reg64} (unsigned crm, unsigned opc1)
\item 
bool \hyperlink{namespaceArmISA_af955a81fde83bdbd5fb06ebf8d7fd611}{canReadCoprocReg} (\hyperlink{namespaceArmISA_a1e522017e015d4c7efd6b2360143aa67}{MiscRegIndex} reg, SCR scr, CPSR cpsr, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
bool \hyperlink{namespaceArmISA_a2e301e058ae733d1d085ecb2a6958ee2}{canWriteCoprocReg} (MiscRegIndex reg, SCR scr, CPSR cpsr, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
int \hyperlink{namespaceArmISA_a939d9e820fe2a05cb16413fe88dc1887}{flattenMiscRegNsBanked} (int reg, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
int \hyperlink{namespaceArmISA_a7888b11e5bf3379194c85553739ea69f}{flattenMiscRegNsBanked} (int reg, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, bool ns)
\item 
void \hyperlink{namespaceArmISA_a5f0a0de1ca6721df6535485e46442faa}{preUnflattenMiscReg} ()
\item 
int \hyperlink{namespaceArmISA_a28e9bb9fbddb03ba2db47c80827e0851}{unflattenMiscReg} (int reg)
\item 
bool \hyperlink{namespaceArmISA_a631e5db7a6e20d5eba13d492df154a8f}{canReadAArch64SysReg} (MiscRegIndex reg, SCR scr, CPSR cpsr, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
bool \hyperlink{namespaceArmISA_a78d046830c49b73bd443793718b42b2a}{canWriteAArch64SysReg} (MiscRegIndex reg, SCR scr, CPSR cpsr, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
MiscRegIndex \hyperlink{namespaceArmISA_ae906d211cdcad8482b82e1bbe7dc9700}{decodeAArch64SysReg} (unsigned op0, unsigned op1, unsigned crn, unsigned crm, unsigned op2)
\end{DoxyCompactItemize}
\subsection*{変数}
\begin{DoxyCompactItemize}
\item 
bitset$<$ NUM\_\-MISCREG\_\-INFOS $>$ \hyperlink{namespaceArmISA_a921308b4105de47f7c9a0c3597c680f7}{miscRegInfo} \mbox{[}NUM\_\-MISCREGS\mbox{]}
\item 
int \hyperlink{namespaceArmISA_a411362ed20e8d5e25b2ee776327c5f99}{unflattenResultMiscReg} \mbox{[}NUM\_\-MISCREGS\mbox{]}
\end{DoxyCompactItemize}
