Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 31 18:00:23 2023
| Host         : nrg-desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1377)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3997)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1377)
---------------------------
 There are 1370 register/latch pins with no clock driven by root clock pin: mainClockDiv/clockReg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: segmentClockDiv/clockReg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3997)
---------------------------------------------------
 There are 3997 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.252        0.000                      0                  134        0.106        0.000                      0                  134        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.252        0.000                      0                  134        0.106        0.000                      0                  134        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.952ns (22.226%)  route 3.331ns (77.774%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.113     9.500    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.494    14.916    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[0]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X28Y130        FDRE (Setup_fdre_C_R)       -0.429    14.752    segmentClockDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.952ns (22.226%)  route 3.331ns (77.774%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.113     9.500    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.494    14.916    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[1]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X28Y130        FDRE (Setup_fdre_C_R)       -0.429    14.752    segmentClockDiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.952ns (22.226%)  route 3.331ns (77.774%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.113     9.500    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.494    14.916    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X28Y130        FDRE (Setup_fdre_C_R)       -0.429    14.752    segmentClockDiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.952ns (22.226%)  route 3.331ns (77.774%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.113     9.500    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.494    14.916    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[3]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X28Y130        FDRE (Setup_fdre_C_R)       -0.429    14.752    segmentClockDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.952ns (22.483%)  route 3.282ns (77.517%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.064     9.451    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.917    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[4]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429    14.729    segmentClockDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.952ns (22.483%)  route 3.282ns (77.517%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.064     9.451    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.917    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[5]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429    14.729    segmentClockDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.952ns (22.483%)  route 3.282ns (77.517%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.064     9.451    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.917    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[6]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429    14.729    segmentClockDiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.952ns (22.483%)  route 3.282ns (77.517%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          1.064     9.451    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.495    14.917    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y131        FDRE                                         r  segmentClockDiv/count_reg[7]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429    14.729    segmentClockDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.952ns (23.033%)  route 3.181ns (76.967%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.963     9.350    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y132        FDRE                                         r  segmentClockDiv/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.497    14.919    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y132        FDRE                                         r  segmentClockDiv/count_reg[10]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X28Y132        FDRE (Setup_fdre_C_R)       -0.429    14.731    segmentClockDiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 segmentClockDiv/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentClockDiv/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.952ns (23.033%)  route 3.181ns (76.967%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.614     5.216    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y130        FDRE                                         r  segmentClockDiv/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  segmentClockDiv/count_reg[2]/Q
                         net (fo=2, routed)           0.860     6.532    segmentClockDiv/count_reg[2]
    SLICE_X29Y130        LUT5 (Prop_lut5_I2_O)        0.124     6.656 r  segmentClockDiv/count[0]_i_10/O
                         net (fo=1, routed)           0.402     7.058    segmentClockDiv/count[0]_i_10_n_0
    SLICE_X29Y131        LUT5 (Prop_lut5_I1_O)        0.124     7.182 r  segmentClockDiv/count[0]_i_8/O
                         net (fo=1, routed)           0.403     7.585    segmentClockDiv/count[0]_i_8_n_0
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124     7.709 r  segmentClockDiv/count[0]_i_5/O
                         net (fo=2, routed)           0.553     8.262    segmentClockDiv/count[0]_i_5_n_0
    SLICE_X29Y135        LUT5 (Prop_lut5_I3_O)        0.124     8.386 r  segmentClockDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.963     9.350    segmentClockDiv/count[0]_i_1_n_0
    SLICE_X28Y132        FDRE                                         r  segmentClockDiv/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.497    14.919    segmentClockDiv/clock_IBUF_BUFG
    SLICE_X28Y132        FDRE                                         r  segmentClockDiv/count_reg[11]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X28Y132        FDRE (Setup_fdre_C_R)       -0.429    14.731    segmentClockDiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  mainClockDiv/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.962    mainClockDiv/count_reg[4]_i_1__0_n_7
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[4]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  mainClockDiv/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.973    mainClockDiv/count_reg[4]_i_1__0_n_5
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[6]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  mainClockDiv/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.998    mainClockDiv/count_reg[4]_i_1__0_n_6
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[5]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  mainClockDiv/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.998    mainClockDiv/count_reg[4]_i_1__0_n_4
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  mainClockDiv/count_reg[7]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  mainClockDiv/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.001    mainClockDiv/count_reg[8]_i_1__0_n_7
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[8]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  mainClockDiv/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.012    mainClockDiv/count_reg[8]_i_1__0_n_5
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[10]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  mainClockDiv/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.037    mainClockDiv/count_reg[8]_i_1__0_n_4
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[11]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  mainClockDiv/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.037    mainClockDiv/count_reg[8]_i_1__0_n_6
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  mainClockDiv/count_reg[9]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  mainClockDiv/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.986    mainClockDiv/count_reg[8]_i_1__0_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  mainClockDiv/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.040    mainClockDiv/count_reg[12]_i_1__0_n_7
    SLICE_X49Y102        FDRE                                         r  mainClockDiv/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  mainClockDiv/count_reg[12]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 mainClockDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainClockDiv/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.567     1.486    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  mainClockDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mainClockDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.748    mainClockDiv/count_reg[3]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  mainClockDiv/count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     1.908    mainClockDiv/count_reg[0]_i_2__0_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  mainClockDiv/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.947    mainClockDiv/count_reg[4]_i_1__0_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  mainClockDiv/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.986    mainClockDiv/count_reg[8]_i_1__0_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  mainClockDiv/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.051    mainClockDiv/count_reg[12]_i_1__0_n_5
    SLICE_X49Y102        FDRE                                         r  mainClockDiv/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    mainClockDiv/clock_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  mainClockDiv/count_reg[14]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    mainClockDiv/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y130   segmentClockDiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   segmentClockDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y132   segmentClockDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y133   segmentClockDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y133   segmentClockDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y133   segmentClockDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y133   segmentClockDiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y134   segmentClockDiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y134   segmentClockDiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y137   segmentClockDiv/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y137   segmentClockDiv/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y137   segmentClockDiv/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y137   segmentClockDiv/count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y138   segmentClockDiv/count_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    mainClockDiv/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    mainClockDiv/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    mainClockDiv/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    mainClockDiv/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y131   segmentClockDiv/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y131   segmentClockDiv/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y131   segmentClockDiv/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y131   segmentClockDiv/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y130   segmentClockDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y132   segmentClockDiv/count_reg[10]/C



