--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10368 paths analyzed, 965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.712ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X45Y44.C6), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.558 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y29.B1      net (fanout=1)        0.745   XLXN_525<8>
    SLICE_X53Y29.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X53Y29.C6      net (fanout=3)        0.110   Data_in<8>
    SLICE_X53Y29.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X53Y45.B2      net (fanout=14)       1.108   Disp_num<8>
    SLICE_X53Y45.B       Tilo                  0.043   U6/SM1/M3/XLXN_74
                                                       U6/SM1/M2/XLXI_7
    SLICE_X52Y42.A2      net (fanout=2)        0.529   U6/SM1/M2/XLXN_27
    SLICE_X52Y42.A       Tilo                  0.043   U1/U1_2/regs/register_31<90>
                                                       U6/SM1/M2/XLXI_47
    SLICE_X45Y44.D1      net (fanout=1)        0.700   U6/XLXN_32<47>
    SLICE_X45Y44.DMUX    Tilo                  0.143   U6/M2/buffer<47>
                                                       U6/MAXSH2M/Mmux_o421
    SLICE_X45Y44.C6      net (fanout=1)        0.098   U6/SEGMENT<47>
    SLICE_X45Y44.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (2.325ns logic, 3.290ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.558 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y29.B1      net (fanout=1)        0.745   XLXN_525<8>
    SLICE_X53Y29.B       Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X53Y29.C6      net (fanout=3)        0.110   Data_in<8>
    SLICE_X53Y29.CMUX    Tilo                  0.244   Data_in<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X53Y42.A2      net (fanout=14)       1.230   Disp_num<8>
    SLICE_X53Y42.A       Tilo                  0.043   U6/SM1/M2/XLXN_26
                                                       U6/SM1/M2/XLXI_8
    SLICE_X52Y42.A5      net (fanout=1)        0.334   U6/SM1/M2/XLXN_28
    SLICE_X52Y42.A       Tilo                  0.043   U1/U1_2/regs/register_31<90>
                                                       U6/SM1/M2/XLXI_47
    SLICE_X45Y44.D1      net (fanout=1)        0.700   U6/XLXN_32<47>
    SLICE_X45Y44.DMUX    Tilo                  0.143   U6/M2/buffer<47>
                                                       U6/MAXSH2M/Mmux_o421
    SLICE_X45Y44.C6      net (fanout=1)        0.098   U6/SEGMENT<47>
    SLICE_X45Y44.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (2.325ns logic, 3.217ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.558 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y32.B1      net (fanout=1)        0.739   XLXN_525<9>
    SLICE_X53Y32.B       Tilo                  0.043   Data_in<9>
                                                       U4/Mmux_Cpu_data4bus321
    SLICE_X53Y32.C6      net (fanout=3)        0.104   Data_in<9>
    SLICE_X53Y32.CMUX    Tilo                  0.244   Data_in<9>
                                                       U5/MUX1_DispData/Mmux_o_331
                                                       U5/MUX1_DispData/Mmux_o_2_f7_30
    SLICE_X53Y45.B1      net (fanout=13)       1.028   Disp_num<9>
    SLICE_X53Y45.B       Tilo                  0.043   U6/SM1/M3/XLXN_74
                                                       U6/SM1/M2/XLXI_7
    SLICE_X52Y42.A2      net (fanout=2)        0.529   U6/SM1/M2/XLXN_27
    SLICE_X52Y42.A       Tilo                  0.043   U1/U1_2/regs/register_31<90>
                                                       U6/SM1/M2/XLXI_47
    SLICE_X45Y44.D1      net (fanout=1)        0.700   U6/XLXN_32<47>
    SLICE_X45Y44.DMUX    Tilo                  0.143   U6/M2/buffer<47>
                                                       U6/MAXSH2M/Mmux_o421
    SLICE_X45Y44.C6      net (fanout=1)        0.098   U6/SEGMENT<47>
    SLICE_X45Y44.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.325ns logic, 3.198ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X40Y45.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.347ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y40.B4      net (fanout=1)        0.706   XLXN_525<30>
    SLICE_X53Y40.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X53Y40.C6      net (fanout=3)        0.098   Data_in<30>
    SLICE_X53Y40.CMUX    Tilo                  0.244   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X43Y45.A2      net (fanout=14)       1.157   Disp_num<30>
    SLICE_X43Y45.A       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/SM1/M7/XLXI_6
    SLICE_X43Y47.D6      net (fanout=2)        0.404   U6/SM1/M7/XLXN_26
    SLICE_X43Y47.D       Tilo                  0.043   U6/XLXN_32<7>
                                                       U6/SM1/M7/XLXI_47
    SLICE_X40Y45.C2      net (fanout=1)        0.535   U6/XLXN_32<7>
    SLICE_X40Y45.CMUX    Tilo                  0.135   U6/M2/buffer<7>
                                                       U6/MAXSH2M/Mmux_o621
    SLICE_X40Y45.B5      net (fanout=1)        0.161   U6/SEGMENT<7>
    SLICE_X40Y45.CLK     Tas                  -0.022   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (2.286ns logic, 3.061ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y40.B4      net (fanout=1)        0.706   XLXN_525<30>
    SLICE_X53Y40.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X53Y40.C6      net (fanout=3)        0.098   Data_in<30>
    SLICE_X53Y40.CMUX    Tilo                  0.244   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X43Y48.B1      net (fanout=14)       1.062   Disp_num<30>
    SLICE_X43Y48.B       Tilo                  0.043   U6/SM1/M7/XLXN_119
                                                       U6/SM1/M7/XLXI_5
    SLICE_X43Y47.D4      net (fanout=2)        0.327   U6/SM1/M7/XLXN_119
    SLICE_X43Y47.D       Tilo                  0.043   U6/XLXN_32<7>
                                                       U6/SM1/M7/XLXI_47
    SLICE_X40Y45.C2      net (fanout=1)        0.535   U6/XLXN_32<7>
    SLICE_X40Y45.CMUX    Tilo                  0.135   U6/M2/buffer<7>
                                                       U6/MAXSH2M/Mmux_o621
    SLICE_X40Y45.B5      net (fanout=1)        0.161   U6/SEGMENT<7>
    SLICE_X40Y45.CLK     Tas                  -0.022   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (2.286ns logic, 2.889ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y40.B4      net (fanout=1)        0.706   XLXN_525<30>
    SLICE_X53Y40.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X53Y40.C6      net (fanout=3)        0.098   Data_in<30>
    SLICE_X53Y40.CMUX    Tilo                  0.244   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X44Y47.B2      net (fanout=14)       0.898   Disp_num<30>
    SLICE_X44Y47.B       Tilo                  0.043   U6/SM1/M7/XLXN_28
                                                       U6/SM1/M7/XLXI_8
    SLICE_X43Y47.D2      net (fanout=1)        0.452   U6/SM1/M7/XLXN_28
    SLICE_X43Y47.D       Tilo                  0.043   U6/XLXN_32<7>
                                                       U6/SM1/M7/XLXI_47
    SLICE_X40Y45.C2      net (fanout=1)        0.535   U6/XLXN_32<7>
    SLICE_X40Y45.CMUX    Tilo                  0.135   U6/M2/buffer<7>
                                                       U6/MAXSH2M/Mmux_o621
    SLICE_X40Y45.B5      net (fanout=1)        0.161   U6/SEGMENT<7>
    SLICE_X40Y45.CLK     Tas                  -0.022   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (2.286ns logic, 2.850ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X43Y45.B4), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.297ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y32.B4      net (fanout=1)        0.563   XLXN_525<2>
    SLICE_X50Y32.B       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X50Y32.C6      net (fanout=3)        0.112   Data_in<2>
    SLICE_X50Y32.CMUX    Tilo                  0.239   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X40Y41.B2      net (fanout=14)       1.062   Disp_num<2>
    SLICE_X40Y41.B       Tilo                  0.043   U6/XLXN_32<59>
                                                       U6/SM1/M0/XLXI_7
    SLICE_X43Y41.B1      net (fanout=2)        0.456   U6/SM1/M0/XLXN_27
    SLICE_X43Y41.B       Tilo                  0.043   U6/XLXN_32<63>
                                                       U6/SM1/M0/XLXI_47
    SLICE_X43Y45.D1      net (fanout=1)        0.551   U6/XLXN_32<63>
    SLICE_X43Y45.DMUX    Tilo                  0.143   U6/M2/buffer<6>
                                                       U6/MAXSH2M/Mmux_o601
    SLICE_X43Y45.B4      net (fanout=1)        0.232   U6/SEGMENT<63>
    SLICE_X43Y45.CLK     Tas                   0.010   U6/M2/buffer<6>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (2.321ns logic, 2.976ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.205ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO3   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X49Y32.B1      net (fanout=1)        0.566   XLXN_525<3>
    SLICE_X49Y32.B       Tilo                  0.043   Data_in<3>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X49Y32.C6      net (fanout=3)        0.104   Data_in<3>
    SLICE_X49Y32.CMUX    Tilo                  0.244   Data_in<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X42Y40.B4      net (fanout=14)       0.988   Disp_num<3>
    SLICE_X42Y40.B       Tilo                  0.043   U6/SM1/M4/XLXN_27
                                                       U6/SM1/M0/XLXI_6
    SLICE_X43Y41.B2      net (fanout=2)        0.438   U6/SM1/M0/XLXN_26
    SLICE_X43Y41.B       Tilo                  0.043   U6/XLXN_32<63>
                                                       U6/SM1/M0/XLXI_47
    SLICE_X43Y45.D1      net (fanout=1)        0.551   U6/XLXN_32<63>
    SLICE_X43Y45.DMUX    Tilo                  0.143   U6/M2/buffer<6>
                                                       U6/MAXSH2M/Mmux_o601
    SLICE_X43Y45.B4      net (fanout=1)        0.232   U6/SEGMENT<63>
    SLICE_X43Y45.CLK     Tas                   0.010   U6/M2/buffer<6>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.205ns (2.326ns logic, 2.879ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.091ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y32.B4      net (fanout=1)        0.563   XLXN_525<2>
    SLICE_X50Y32.B       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X50Y32.C6      net (fanout=3)        0.112   Data_in<2>
    SLICE_X50Y32.CMUX    Tilo                  0.239   Data_in<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X42Y41.D1      net (fanout=14)       0.987   Disp_num<2>
    SLICE_X42Y41.D       Tilo                  0.043   U6/SM1/M0/XLXN_119
                                                       U6/SM1/M0/XLXI_5
    SLICE_X43Y41.B4      net (fanout=2)        0.325   U6/SM1/M0/XLXN_119
    SLICE_X43Y41.B       Tilo                  0.043   U6/XLXN_32<63>
                                                       U6/SM1/M0/XLXI_47
    SLICE_X43Y45.D1      net (fanout=1)        0.551   U6/XLXN_32<63>
    SLICE_X43Y45.DMUX    Tilo                  0.143   U6/M2/buffer<6>
                                                       U6/MAXSH2M/Mmux_o601
    SLICE_X43Y45.B4      net (fanout=1)        0.232   U6/SEGMENT<63>
    SLICE_X43Y45.CLK     Tas                   0.010   U6/M2/buffer<6>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (2.321ns logic, 2.770ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M4/Ai_7 (SLICE_X38Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_6 (FF)
  Destination:          M4/Ai_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_6 to M4/Ai_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y27.CQ      Tcko                  0.100   CPU2IO<6>
                                                       M4/Ai_6
    SLICE_X38Y27.D6      net (fanout=4)        0.118   CPU2IO<6>
    SLICE_X38Y27.CLK     Tah         (-Th)     0.059   CPU2IO<7>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT30
                                                       M4/Ai_7
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.041ns logic, 0.118ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_16 (SLICE_X41Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_17 (FF)
  Destination:          U6/M2/buffer_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_17 to U6/M2/buffer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.AQ      Tcko                  0.118   U6/M2/buffer<9>
                                                       U6/M2/buffer_17
    SLICE_X41Y46.A5      net (fanout=2)        0.086   U6/M2/buffer<17>
    SLICE_X41Y46.CLK     Tah         (-Th)     0.032   U6/M2/buffer<15>
                                                       U6/M2/buffer_16_rstpot
                                                       U6/M2/buffer_16
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.086ns logic, 0.086ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X42Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_6 (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_6 to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.CQ      Tcko                  0.100   U6/M2/buffer<6>
                                                       U6/M2/buffer_6
    SLICE_X42Y45.A5      net (fanout=2)        0.131   U6/M2/buffer<6>
    SLICE_X42Y45.CLK     Tah         (-Th)     0.059   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.041ns logic, 0.131ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y6.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y6.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.712|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10368 paths, 0 nets, and 2217 connections

Design statistics:
   Minimum period:   5.712ns{1}   (Maximum frequency: 175.070MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 23 14:36:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



