{"vcs1":{"timestamp_begin":1684266623.768900824, "rt":1.31, "ut":0.39, "st":0.19}}
{"vcselab":{"timestamp_begin":1684266625.168494565, "rt":1.18, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684266626.429366029, "rt":0.49, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266623.124554975}
{"VCS_COMP_START_TIME": 1684266623.124554975}
{"VCS_COMP_END_TIME": 1684266628.419950751}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330392}}
{"stitch_vcselab": {"peak_mem": 211884}}
