%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% Medium Length Professional CV
% LaTeX Template
% Version 3.0 (December 17, 2022)
%
% This template originates from:
% https://www.LaTeXTemplates.com
%
% Author:
% Vel (vel@latextemplates.com)
%
% Original author:
% Trey Hunner (http://www.treyhunner.com/)
%
% License:
% CC BY-NC-SA 4.0 (https://creativecommons.org/licenses/by-nc-sa/4.0/)
%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

%----------------------------------------------------------------------------------------
%	PACKAGES AND OTHER DOCUMENT CONFIGURATIONS
%----------------------------------------------------------------------------------------

\documentclass[
	%a4paper, % Uncomment for A4 paper size (default is US letter)
	11pt, % Default font size, can use 10pt, 11pt or 12pt
]{./assets/resume} % Use the resume class

% \usepackage{ebgaramond} % Use the EB Garamond font
\usepackage{helvet}


%------------------------------------------------

\name{Kunendran Kajavathanan} % Your name to appear at the top

\phone{+94773166850}
\linkedin{https://www.linkedin.com/in/kajavathanan-kunendran/}
\email{sales@accelr.net}


% You can use the \address command up to 3 times for 3 different addresses or pieces of contact information
% Any new lines (\\) you use in the \address commands will be converted to symbols, so each address will appear as a single line.

\address{Email \\ sales@acceler.net} % Email

\address{WhatsApp \\ +94 (0)77 3166 850} % WhatsApp Number

\address{Linkedin \\ https://www.linkedin.com/in/kajavathanan-kunendran/} % LinkedIn Profile

%----------------------------------------------------------------------------------------

\begin{document}


% \begin{tabularx}{\textwidth}{
% 	| >{\raggedright\arraybackslash}X 
% 	| >{\raggedleft\arraybackslash}X | }
% 	\hline
% 	{\huge\bf Kasun Buddhi} \\
% 	WhatsApp : Linkedin : Email
	
% 	& \raisebox{-\totalheight}{\includegraphics[width=0.3\textwidth]{logo.png}} \\
% 	\hline
% \end{tabularx} 

% \begin{tabularx}{\textwidth}{ |X|X| } 
% 	\hline
% 	cell3 & \multirow{3}{5cm}{Multiple row} \\ 
% 	cell6 &  \\ 
% 	cell9 &  \\ 
% 	\hline
% \end{tabularx}

% \begin{tabularx}{\textwidth}{
% 	 	 >{\raggedright\arraybackslash}X 
% 	 	 >{\raggedleft\arraybackslash}X  } 
% 	\smallskip
% 	{\huge\bf Kasun Buddhi} & 
% 	\multirow[c]{3}{*}{{\includegraphics[width=0.25\textwidth]{logo.png}}}\\ 
% 	WhatsApp : Linkedin : Email & \\
% \end{tabularx}

%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Technical Strengths}

	\def\arraystretch{1.5}

	\begin{tabular}{ l l}
		\textbf{Expertise} & \emph{Design Verification, RTL/Digital Design} \\
		\textbf{Programming Languages} & \emph{SystemVerilog, C++} \\
		\textbf{Tools and Frameworks} & \emph{UVM, Xillinx Vivado, Siemens Questa, Design Compiler} \\ 
		\textbf{Languages} & \emph{Tamil-Native, English-Proficient} \\
	\end{tabular}

\end{rSection}

%----------------------------------------------------------------------------------------
%	EDUCATION SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Education}

	\textbf{University of the West of England} \hfill \textit{June 2023 - Present} \\ 
	B.S (Hons) Electrical and Electronic Engineering \\
	%Overall GPA: 3.67/4 \\
	Status: Currently reading

	\textbf{Institute of Technology, University of Moratuwa} \hfill \textit{2020 - 2024} \\ 
	Diploma in Electronic and Telecommunication Engineering \\
	% Overall GPA: 3.67/4 \\
	Status: Currently reading
	
	\textbf{Maven Sillicon, India} \hfill \textit{May 2023} \\ 
	Certificate Course - VLSI on Chip Design \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	Status : Completed

	\textbf{Skill Surf, University of Moratuwa, Sri Lanka} \hfill \textit{Apr 2023} \\ 
	Certificate Course - SystemVerilog for ASIC/FPGA Design \& Simulation \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	Status : Completed
	
	\textbf{Skill Surf, University of Moratuwa, Sri Lanka} \hfill \textit{Jan 2023} \\ 
	Certificate Course - Mictocontroller based embedded system design \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	Status : Completed

	\textbf{SLIIT, Sri Lanka} \hfill \textit{Apr 2023} \\ 
	Certificate Course - Machine Learning Engineer (Stage 1) \\
	% Minor in Linguistics \smallskip \\
	% Member of Eta Kappa Nu \\
	% Member of Upsilon Pi Epsilon \\
	Status : Completed


\end{rSection}

%----------------------------------------------------------------------------------------
%	WORK EXPERIENCE SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Experience}

	\begin{rSubsectionX}{ACCELR}{www.accelr.lk}{Associate - Electronic Engineer}{Feb 2024 - Present}
		\item Contributing to UVM testbench developed tasks.
	\end{rSubsectionX}

	\begin{rSubsectionX}{ACCELR}{www.accelr.lk}{Intern - Electronic Engineer}{Sep 2023 - Feb 2024}
		\item Designed and validated a UDP parser RTL module with AXI4-Stream input and output interfaces
		\item Implemented 
	\end{rSubsectionX}

	\begin{rSubsectionX}{Sanken Constructions (Pvt) Ltd}{sankenconstruction.com}{Intern - Electrical Engineer}{Nov 2021 - Jan 2022}
		\item Was assigned electrical engineering tasks such as installation and maintenance of transformers
		\item Was assigned electronics related projects such as networking, programming and troubleshooting of RCUs (room control unit).
	\end{rSubsectionX}

\end{rSection}

%----------------------------------------------------------------------------------------
%	PROJECTS
%----------------------------------------------------------------------------------------

\begin{rSection}{Projects}

	\textbf{UVM verification of single and dual port memories} \\
	Implemented UVM verification for a variety of RTL memory designs, encompassing single-port RAM, dual-port RAM, and true dual-port RAM configurations. Leveraged reusability to develop customized verification methodologies, ensuring thorough validation while optimizing efficiency.

	\textbf{Design of UVM verification environment of AXI4-Stream Agent} \\ 
	Creation of an AXI4-Stream agent and verification environment for a DUT with one input AXI4-Stream port and one output AXI4-Stream port. The design is based on the publicly available \href{https://github.com/makararasi/UVM_AXI4-Stream}{UVM\_AXI4-Stream GitHub Repo}

	\textbf{SMART MEDIBOX} \\
	Medibox is the device that can could alert the consumer about weather condition and alerts people about their medication time by setting an alarm. It was built using an ESP32 microcontroller. Wether updates were delivered via MQTT.

\end{rSection}

%----------------------------------------------------------------------------------------
%	RESEARCH
%----------------------------------------------------------------------------------------

%\begin{rSection}{Research}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------
%	PUBLICATIONS
%----------------------------------------------------------------------------------------

% \begin{rSection}{Publications}

% 	% international conference
% 	\textbf{SLIT International Conference on Eng \& Technology } \hfill  \textit{Pending Publication}\\
% 	%\begin{quote}
% 	Perera, P.; Ahamed, A.; Amantha, K., ``A unified precomputation algorithm to decode and transverse an ONNX graph," \emph{SLIT International Conference on Eng \& Technology}, 2024 (pending publication)
% 	%\end{quote}


% \end{rSection}

%----------------------------------------------------------------------------------------
%	PROFESSIONAL AFFILIATIONS
%----------------------------------------------------------------------------------------

\begin{rSection}{Professional Affiliations}

	\textbf{Institution of incorporated Engineers, Sri Lanka (IIESL)} \hfill \textit{2022 - Present} \\ 
	Status : Student Member
	% Membership No.: xxxxxxxx

\end{rSection}

%----------------------------------------------------------------------------------------
%	ACHIEVEMENTS
%----------------------------------------------------------------------------------------

% \begin{rSection}{Achievement}

% 	\textbf{1\textsuperscript{st} place - Black Belt Male-Kumite event} \hfill \textit{2016} \\ 
% 	Gained 1\textsuperscript{st} place at the Black Belt Male-Kumite event organized by Kensho Karate International Sri Lanka Karate Do Federation (approved by the Ministry of Sports).

% 	\textbf{Best mini project for power electronics} \hfill \textit{2017} \\ 
% 	Best mini project for power electronics at the Department of Electrical and Electronics Engineering, South Eastern University, Sri Lanka.

% 	\textbf{Best student award - SMIDF} \hfill \textit{2009} \\ 
% 	Best student award for \emph{Computer Hardware} awarded by the SMIDF (Small \& Medium Industrial Development Foundation), Kururnegala.

% \end{rSection}

%----------------------------------------------------------------------------------------
%	LEADERSHIP AND TEAMWORK
%----------------------------------------------------------------------------------------

%\begin{rSection}{RESEARCH}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------
%	EXTRA CURRICULAR ACTIVITIES
%----------------------------------------------------------------------------------------

% \begin{rSection}{Extra Curricular Activities}

% 	\textbf{Member of University Badminton team} \hfill \textit{2014 - 2018}

% 	\textbf{Member of University Taekwondo team} \hfill \textit{2014 - 2018}

% 	\textbf{Member of University Media club} \hfill \textit{2014 - 2018}

% \end{rSection}








%----------------------------------------------------------------------------------------
%	TECHNICAL STRENGTHS SECTION
%----------------------------------------------------------------------------------------

% \begin{rSection}{Technical Strengths}

% 	\begin{tabular}{@{} >{\bfseries}l @{\hspace{6ex}} l @{}}
% 		Computer Languages & Prolog, Haskell, AWK, Erlang, Scheme, ML \\
% 		Protocols \& APIs & XML, JSON, SOAP, REST \\
% 		Databases & MySQL, PostgreSQL, Microsoft SQL \\
% 		Tools & SVN, Vim, Emacs
% 	\end{tabular}

% \end{rSection}

%----------------------------------------------------------------------------------------
%	EXAMPLE SECTION
%----------------------------------------------------------------------------------------

%\begin{rSection}{Section Name}

	%Section content\ldots

%\end{rSection}

%----------------------------------------------------------------------------------------

\end{document}
