Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Dec 16 10:20:13 2024
| Host         : daniellattitude3340 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: ACC_1/divClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.953        0.000                      0                   68        0.111        0.000                      0                   68        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.953        0.000                      0                   68        0.111        0.000                      0                   68        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.892ns (58.046%)  route 2.090ns (41.954%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.307 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.308    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.570 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.570    divider_1/count_reg[28]_i_1_n_4
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246    14.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.159    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.101    14.522    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 2.887ns (58.004%)  route 2.090ns (41.996%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.307 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.308    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.565 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.565    divider_1/count_reg[28]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246    14.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.159    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.101    14.522    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 2.829ns (57.509%)  route 2.090ns (42.491%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.307 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.308    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.507 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.507    divider_1/count_reg[28]_i_1_n_5
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246    14.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.159    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.101    14.522    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 2.756ns (56.599%)  route 2.113ns (43.401%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.799     5.760    ACC_1/clkcount_reg[2]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.865 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.865    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.305 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    ACC_1/clkcount1_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.403    ACC_1/clkcount1_carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.501    ACC_1/clkcount1_carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.691 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.313     8.004    ACC_1/clkcount1
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.265 r  ACC_1/clkcount[0]_i_4/O
                         net (fo=1, routed)           0.000     8.265    ACC_1/clkcount[0]_i_4_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.597 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.597    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.695 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.793 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.891 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.989 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.989    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.186    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.451 r  ACC_1/clkcount_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.451    ACC_1/clkcount_reg[28]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.059    14.476    ACC_1/clkcount_reg[29]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.751ns (56.554%)  route 2.113ns (43.446%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.799     5.760    ACC_1/clkcount_reg[2]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.865 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.865    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.305 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    ACC_1/clkcount1_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.403    ACC_1/clkcount1_carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.501    ACC_1/clkcount1_carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.691 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.313     8.004    ACC_1/clkcount1
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.265 r  ACC_1/clkcount[0]_i_4/O
                         net (fo=1, routed)           0.000     8.265    ACC_1/clkcount[0]_i_4_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.597 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.597    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.695 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.793 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.891 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.989 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.989    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.186    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.446 r  ACC_1/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.446    ACC_1/clkcount_reg[28]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.059    14.476    ACC_1/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 2.808ns (57.326%)  route 2.090ns (42.674%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.307 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.308    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     9.486 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.486    divider_1/count_reg[28]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246    14.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.159    14.457    
                         clock uncertainty           -0.035    14.421    
    SLICE_X50Y100        FDCE (Setup_fdce_C_D)        0.101    14.522    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 2.691ns (56.012%)  route 2.113ns (43.988%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.799     5.760    ACC_1/clkcount_reg[2]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.865 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.865    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.305 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    ACC_1/clkcount1_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.403    ACC_1/clkcount1_carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.501    ACC_1/clkcount1_carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.691 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.313     8.004    ACC_1/clkcount1
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.265 r  ACC_1/clkcount[0]_i_4/O
                         net (fo=1, routed)           0.000     8.265    ACC_1/clkcount[0]_i_4_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.597 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.597    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.695 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.793 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.891 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.989 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.989    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.186    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.386 r  ACC_1/clkcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.386    ACC_1/clkcount_reg[28]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.059    14.476    ACC_1/clkcount_reg[30]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 ACC_1/clkcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.672ns (55.837%)  route 2.113ns (44.163%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.371     4.581    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  ACC_1/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  ACC_1/clkcount_reg[2]/Q
                         net (fo=2, routed)           0.799     5.760    ACC_1/clkcount_reg[2]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.105     5.865 r  ACC_1/clkcount1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.865    ACC_1/clkcount1_carry_i_6_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.305 r  ACC_1/clkcount1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    ACC_1/clkcount1_carry_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.403 r  ACC_1/clkcount1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.403    ACC_1/clkcount1_carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.501 r  ACC_1/clkcount1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.501    ACC_1/clkcount1_carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.691 f  ACC_1/clkcount1_carry__2/CO[2]
                         net (fo=35, routed)          1.313     8.004    ACC_1/clkcount1
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.261     8.265 r  ACC_1/clkcount[0]_i_4/O
                         net (fo=1, routed)           0.000     8.265    ACC_1/clkcount[0]_i_4_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.597 r  ACC_1/clkcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.597    ACC_1/clkcount_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.695 r  ACC_1/clkcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    ACC_1/clkcount_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.793 r  ACC_1/clkcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    ACC_1/clkcount_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.891 r  ACC_1/clkcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.891    ACC_1/clkcount_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.989 r  ACC_1/clkcount_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.989    ACC_1/clkcount_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.087 r  ACC_1/clkcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    ACC_1/clkcount_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.185 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.186    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.367 r  ACC_1/clkcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.367    ACC_1/clkcount_reg[28]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242    14.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C
                         clock pessimism              0.159    14.453    
                         clock uncertainty           -0.035    14.417    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.059    14.476    ACC_1/clkcount_reg[28]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 2.792ns (57.195%)  route 2.090ns (42.805%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.469 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.469    divider_1/count_reg[24]_i_1_n_4
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.469    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 divider_1/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.787ns (57.151%)  route 2.090ns (42.849%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.377     4.587    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  divider_1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.433     5.020 r  divider_1/count_reg[4]/Q
                         net (fo=7, routed)           0.990     6.010    divider_1/count_reg[4]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.105     6.115 r  divider_1/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.115    divider_1/i__carry_i_7_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.555 r  divider_1/CLK_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.555    divider_1/CLK_out1_inferred__1/i__carry_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.653 r  divider_1/CLK_out1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.653    divider_1/CLK_out1_inferred__1/i__carry__0_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.751 r  divider_1/CLK_out1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.751    divider_1/CLK_out1_inferred__1/i__carry__1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.883 r  divider_1/CLK_out1_inferred__1/i__carry__2/CO[1]
                         net (fo=2, routed)           0.474     7.357    divider_1/CLK_out11_in
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.275     7.632 f  divider_1/count[4]_i_4/O
                         net (fo=6, routed)           0.626     8.258    divider_1/count[4]_i_4_n_0
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.105     8.363 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.363    divider_1/count[4]_i_3_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.807 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    divider_1/count_reg[4]_i_1_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.907 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    divider_1/count_reg[8]_i_1_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.007 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.007    divider_1/count_reg[12]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.107 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.107    divider_1/count_reg[16]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.207 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.207    divider_1/count_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.464 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.464    divider_1/count_reg[24]_i_1_n_6
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.101    14.625    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.373ns (73.276%)  route 0.136ns (26.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.135     1.785    divider_1/count_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.994 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.994    divider_1/count_reg[28]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.386ns (73.941%)  route 0.136ns (26.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.135     1.785    divider_1/count_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.007 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.007    divider_1/count_reg[28]_i_1_n_5
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.409ns (75.041%)  route 0.136ns (24.959%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.135     1.785    divider_1/count_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.030 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.030    divider_1/count_reg[28]_i_1_n_6
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 divider_1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.411ns (75.132%)  route 0.136ns (24.868%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  divider_1/count_reg[26]/Q
                         net (fo=6, routed)           0.135     1.785    divider_1/count_reg[26]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.941    divider_1/count_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.032 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.032    divider_1/count_reg[28]_i_1_n_4
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.830     1.995    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     1.883    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  ACC_1/clkcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    ACC_1/clkcount_reg[28]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  ACC_1/clkcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    ACC_1/clkcount_reg[28]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 divider_1/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.757%)  route 0.345ns (62.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.479    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     1.643 f  divider_1/count_reg[31]/Q
                         net (fo=10, routed)          0.345     1.988    divider_1/count_reg[31]
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.045     2.033 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     2.033    divider_1/CLK_out_i_1_n_0
    SLICE_X48Y99         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.245     1.757    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.091     1.848    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  ACC_1/clkcount_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    ACC_1/clkcount_reg[28]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  ACC_1/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    ACC_1/clkcount_reg[28]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ACC_1/divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  ACC_1/divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/divClk_reg/Q
                         net (fo=2, routed)           0.167     1.792    ACC_1/divClk_reg_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  ACC_1/divClk_i_1/O
                         net (fo=1, routed)           0.000     1.837    ACC_1/divClk_i_1_n_0
    SLICE_X51Y95         FDCE                                         r  ACC_1/divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.835     2.000    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  ACC_1/divClk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.091     1.575    ACC_1/divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y103   ACC_1/SCK_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    ACC_1/clkcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   ACC_1/SCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   ACC_1/SCK_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   ACC_1/SCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   ACC_1/SCK_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.161ns  (logic 3.696ns (51.615%)  route 3.465ns (48.385%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.465     3.898    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.161 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.161    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.702ns (58.646%)  route 2.610ns (41.354%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.610     2.989    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.312 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.312    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.678ns (58.337%)  route 2.627ns (41.663%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.627     3.006    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.299     6.305 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.305    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.805ns (60.500%)  route 2.484ns (39.500%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[2]/Q
                         net (fo=1, routed)           2.484     2.832    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.457     6.289 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.289    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.680ns (58.559%)  route 2.604ns (41.441%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.604     2.983    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.284 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.284    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CF_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.941ns  (logic 3.685ns (62.032%)  route 2.256ns (37.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  runninglights_1/CF_reg/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CF_reg/Q
                         net (fo=1, routed)           2.256     2.635    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.306     5.941 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.941    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.667ns (62.838%)  route 2.169ns (37.162%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE                         0.000     0.000 r  ACC_1/MOSI_reg/C
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.169     2.548    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288     5.835 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     5.835    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CD_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.675ns (64.467%)  route 2.025ns (35.533%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  runninglights_1/CD_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CD_reg/Q
                         net (fo=1, routed)           2.025     2.404    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.296     5.700 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.700    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.780ns (66.316%)  route 1.920ns (33.684%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[5]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[5]/Q
                         net (fo=1, routed)           1.920     2.268    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.432     5.700 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.700    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/CS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 3.663ns (64.348%)  route 2.029ns (35.652%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  ACC_1/CS_reg/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  ACC_1/CS_reg/Q
                         net (fo=1, routed)           2.029     2.408    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.284     5.692 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     5.692    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            runninglights_1/AN_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.655%)  route 0.130ns (50.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  runninglights_1/temp_reg[7]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[7]/Q
                         net (fo=3, routed)           0.130     0.258    runninglights_1/p_0_in[6]
    SLICE_X2Y95          FDRE                                         r  runninglights_1/AN_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.225%)  route 0.119ns (45.775%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=3, routed)           0.119     0.260    runninglights_1/p_0_in[0]
    SLICE_X0Y95          FDRE                                         r  runninglights_1/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[4]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[4]/Q
                         net (fo=2, routed)           0.122     0.263    ACC_1/temp__0[4]
    SLICE_X3Y93          FDRE                                         r  ACC_1/accel_output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y95          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.124     0.265    runninglights_1/p_0_in[3]
    SLICE_X0Y95          FDRE                                         r  runninglights_1/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.174%)  route 0.113ns (40.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[2]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/temp_reg[2]/Q
                         net (fo=2, routed)           0.113     0.277    ACC_1/temp__0[2]
    SLICE_X3Y93          FDRE                                         r  ACC_1/accel_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BCD_1/TEN_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.341%)  route 0.094ns (33.659%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ACC_1/accel_output_data_reg[2]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=10, routed)          0.094     0.235    ACC_1/test[2]
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.045     0.280 r  ACC_1/TEN_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.280    BCD_1/TEN_OUT_reg[3]_0[0]
    SLICE_X2Y93          FDRE                                         r  BCD_1/TEN_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BCD_1/TEN_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (65.871%)  route 0.096ns (34.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ACC_1/accel_output_data_reg[2]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/accel_output_data_reg[2]/Q
                         net (fo=10, routed)          0.096     0.237    ACC_1/test[2]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.282 r  ACC_1/TEN_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.282    BCD_1/TEN_OUT_reg[3]_0[1]
    SLICE_X2Y93          FDRE                                         r  BCD_1/TEN_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[6]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[6]/Q
                         net (fo=1, routed)           0.143     0.284    ACC_1/temp__0[6]
    SLICE_X3Y93          FDRE                                         r  ACC_1/accel_output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/accel_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.813%)  route 0.120ns (42.187%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[1]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/temp_reg[1]/Q
                         net (fo=2, routed)           0.120     0.284    ACC_1/temp__0[1]
    SLICE_X3Y93          FDRE                                         r  ACC_1/accel_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.688%)  route 0.120ns (42.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE                         0.000     0.000 r  ACC_1/temp_reg[3]/C
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ACC_1/temp_reg[3]/Q
                         net (fo=2, routed)           0.120     0.284    ACC_1/temp__0[3]
    SLICE_X3Y94          FDRE                                         r  ACC_1/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.392ns  (logic 3.706ns (57.987%)  route 2.685ns (42.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.357     4.568    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.433     5.001 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           2.685     7.686    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.273    10.960 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.960    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.393ns (58.004%)  route 1.008ns (41.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.559     1.478    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           1.008     2.651    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.879 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.408ns (28.598%)  route 3.514ns (71.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.514     4.922    divider_1/AR[0]
    SLICE_X50Y100        FDCE                                         f  divider_1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.408ns (28.598%)  route 3.514ns (71.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.514     4.922    divider_1/AR[0]
    SLICE_X50Y100        FDCE                                         f  divider_1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.408ns (28.598%)  route 3.514ns (71.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.514     4.922    divider_1/AR[0]
    SLICE_X50Y100        FDCE                                         f  divider_1/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 1.408ns (28.598%)  route 3.514ns (71.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.514     4.922    divider_1/AR[0]
    SLICE_X50Y100        FDCE                                         f  divider_1/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  divider_1/count_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.408ns (29.320%)  route 3.393ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.393     4.801    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.408ns (29.320%)  route 3.393ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.393     4.801    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.408ns (29.320%)  route 3.393ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.393     4.801    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.408ns (29.320%)  route 3.393ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.393     4.801    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.408ns (29.484%)  route 3.366ns (70.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.366     4.774    ACC_1/RST_IBUF
    SLICE_X52Y93         FDPE                                         f  ACC_1/clkcount_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDPE                                         r  ACC_1/clkcount_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.408ns (29.484%)  route 3.366ns (70.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=91, routed)          3.366     4.774    ACC_1/RST_IBUF
    SLICE_X52Y93         FDCE                                         f  ACC_1/clkcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  ACC_1/clkcount_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/CLK_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.244ns (16.183%)  route 1.266ns (83.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.266     1.511    divider_1/AR[0]
    SLICE_X48Y99         FDCE                                         f  divider_1/CLK_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.838     2.003    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  divider_1/CLK_out_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.244ns (15.684%)  route 1.314ns (84.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.314     1.559    divider_1/AR[0]
    SLICE_X50Y98         FDCE                                         f  divider_1/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  divider_1/count_reg[20]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.244ns (15.684%)  route 1.314ns (84.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.314     1.559    divider_1/AR[0]
    SLICE_X50Y98         FDCE                                         f  divider_1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  divider_1/count_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.244ns (15.684%)  route 1.314ns (84.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.314     1.559    divider_1/AR[0]
    SLICE_X50Y98         FDCE                                         f  divider_1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  divider_1/count_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.244ns (15.684%)  route 1.314ns (84.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.314     1.559    divider_1/AR[0]
    SLICE_X50Y98         FDCE                                         f  divider_1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y98         FDCE                                         r  divider_1/count_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.244ns (15.084%)  route 1.376ns (84.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.376     1.621    divider_1/AR[0]
    SLICE_X50Y99         FDCE                                         f  divider_1/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[24]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.244ns (15.084%)  route 1.376ns (84.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.376     1.621    divider_1/AR[0]
    SLICE_X50Y99         FDCE                                         f  divider_1/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.244ns (15.084%)  route 1.376ns (84.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.376     1.621    divider_1/AR[0]
    SLICE_X50Y99         FDCE                                         f  divider_1/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.621ns  (logic 0.244ns (15.084%)  route 1.376ns (84.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.376     1.621    divider_1/AR[0]
    SLICE_X50Y99         FDCE                                         f  divider_1/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y99         FDCE                                         r  divider_1/count_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.244ns (14.995%)  route 1.386ns (85.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=91, routed)          1.386     1.630    divider_1/AR[0]
    SLICE_X50Y97         FDCE                                         f  divider_1/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.836     2.001    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  divider_1/count_reg[16]/C





