;redcode
;assert 1
	SPL 0, <-82
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV @0, @2
	MOV @0, @2
	MOV @0, @2
	SUB 3, 320
	JMP 3, 320
	SUB @-3, 0
	SLT #700, 90
	SLT #700, 90
	SUB 10, @0
	SUB -7, <-20
	SPL 0, <-32
	SUB -7, <-20
	SUB @121, 103
	MOV @121, -166
	SPL 0, <132
	SUB -7, <-120
	SPL 100, <0
	SUB @-127, 100
	MOV -1, <-26
	JMP <-63, 4
	JMP <-63, 4
	SUB 3, 320
	SLT 0, 0
	SLT 0, 0
	SLT 0, 0
	SUB @0, 0
	SUB @0, 0
	SLT 0, 0
	SUB 30, -206
	SUB 210, @-900
	SUB 210, @0
	SUB 210, @-900
	SPL 0, <-82
	MOV -7, <-20
	SUB 210, @-900
	SPL 0, <-32
	SPL 0, <-32
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	MOV @121, -106
	MOV @121, -106
	DAT #0, #6
	SUB 210, @0
	DAT #210, #60
	MOV -1, <-26
