32,'3','3',\N
5,'AL','AL',\N
26,'Ap','ptr16:16/32',\N
42,'Ax','Ax',\N
60,'Cd','CRn',\N
33,'CL','CL',''
10,'CS','CS',\N
61,'Dd','DRn',\N
12,'DS','DS',\N
44,'eAX','eAX',\N
1,'Eb','r/m8',\N
81,'Edqp','r/m32',\N
9,'ES','ES',\N
35,'ESsr','STi/m32real',\N
25,'Ev','r/m16/32',\N
3,'Evqp','r/m16/32',\N
14,'Ew','r/m16',\N
2,'Gb','r8',\N
80,'Gdqp','r32',\N
21,'Gv','r16/32',\N
4,'Gvqp','r16/32',\N
15,'Gw','r16',\N
59,'Hd','r32',\N
6,'Ib','imm8',\N
17,'Ibss','imm8',\N
8,'Ivds','imm16/32',\N
16,'Ivs','imm16/32',\N
30,'Iw','imm16',\N
18,'Jbs','rel8',\N
45,'Jvds','rel16/32',\N
13,'Ma','m16/32&16/32','Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute'
41,'Mbcd','m80dec',\N
37,'Mdi','Mer',\N
38,'Mdr','m64real',\N
36,'Me','m14/28',\N
31,'Mp','m16:16/32',\N
77,'Mpd','m128',\N
75,'Mps','m128',\N
46,'Mptp','m16:16/32',\N
56,'Mq','m64',\N
43,'mqi','m64int',\N
47,'Ms','m',\N
34,'Msr','m32real',\N
39,'Mst','m94/108',\N
19,'Mw','m16',\N
40,'Mwi','m16int',\N
27,'Ob','moffs8',\N
28,'Ovqp','moffs16/32',\N
78,'Ppi','mm',\N
82,'Pq','mm',\N
76,'Qpi','mm/m64',\N
83,'Qq','mm/m64',\N
7,'rAX','eAX',\N
58,'Rd','r32',\N
22,'Rvqp','r16/32',\N
11,'SS','SS',\N
23,'Sw','Sreg',\N
74,'Td','TRn',\N
55,'Uq','xmm',\N
84,'Vdq','xmm',\N
48,'Vps','xmm',\N
54,'Vq','xmm',\N
50,'Vss','xmm',\N
85,'Wdq','xmm/m128',\N
52,'Wpd','xmm/m128',\N
49,'Wps','xmm/m128',\N
79,'Wpsq','xmm/m64',\N
57,'Wq','xmm/m64',\N
53,'Wsd','xmm/m64',\N
51,'Wss','xmm/m32',\N
29,'Zb','r8',\N
20,'Zv','r16/32','The instruction has no ModR/M byte; the three least-significant bits of the opcode byte selects a general-purpose register'
24,'Zvqp','r16/32',\N
