Amusan, O. A., Massengill, L. W., Bhuva, B. L., DasGupta, S., Witulski, A. F., and Ahlbin, J. R.2007. Design techniques to reduce set pulse widths in deep-submicron combinational logic.IEEE Trans. Nuclear Sci. 54, 6, 2060--2064.
Wendy Bartlett , Lisa Spainhower, Commercial Fault Tolerance: A Tale of Two Systems, IEEE Transactions on Dependable and Secure Computing, v.1 n.1, p.87-96, January 2004[doi>10.1109/TDSC.2004.4]
Bates, D. M. and Watts, D. G.1988.Nonlinear Regression Analysis and Its Applications. Wiley.
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Bowman, K., Duvall, S., and Meindl, J.2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration.IEEE J. Solid-State Circuits 37, 2, 183--190.
Brglez, F. and Fujiwara, H.1985. A neural netlist of ten combinational benchmark circuits and translator in Fortran. InProceedings of the International Symposium on Circuits and Systems.
Cha, H. and Patel, J. H.1993. A logic-level model for particle hits in CMOS circuits. InProceedings of the International Conference on Circuit Design. 538--542.
Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996695]
Nello Cristianini , John Shawe-Taylor, An introduction to support Vector Machines: and other kernel-based learning methods, Cambridge University Press, New York, NY, 1999
Dodd, P. E. and Massengill, L. W.2003. Basic mechanisms and modeling of single-event upset in digital microelectronics.IEEE Trans. Nuclear Sci. 50, 3, 583--602.
Edamatsu, H., Homma, K., Kakimoto, M., Koike, Y., and Tabuchi, K.1998. Pre-layout delay calculation specification for CMOS ASIC libraries. InProceedings of the Asian South Pacific Design Automation Conference (ASP-DAC). 241--248.
Ferlet-Cavrois, V., Paillet, P., McMorrow, D., Fel, N., Baggio, J., Girard, S., Duhamel, O., Melinger, J. S., Gaillardin, M., Schwank, J. R., Dodd, P. E., Shaneyfelt, M. R., and Felix, J. A.2007. New insights into single event transient propagation in chains of inverters-evidence for propagation-induced pulse broadening.IEEE Trans. Nuclear Sci. 54, 6, 2338--2346.
Rajesh Garg , Charu Nagpal , Sunil P. Khatri, A fast, analytical estimator for the SEU-induced pulse width in combinational designs, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391702]
Smita Krishnaswamy , Igor L. Markov , John P. Hayes, On the role of timing masking in reliable logic circuit design, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391703]
Natasa Miskov-Zivanov , Diana Marculescu, MARS-C: modeling and reduction of soft errors in combinational circuits, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147104]
Natasa Miskov-Zivanov , Kai-Chiang Wu , Diana Marculescu, Process variability-aware transient fault modeling and analysis, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Subhasish Mitra , Norbert Seifert , Ming Zhang , Quan Shi , Kee Sup Kim, Robust System Design with Built-In Soft-Error Resilience, Computer, v.38 n.2, p.43-52, February 2005[doi>10.1109/MC.2005.70]
Kartik Mohanram, Closed-Form Simulation and Robustness Models for SEU-Tolerant Design, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.327-333, May 01-05, 2005[doi>10.1109/VTS.2005.35]
Shubhendu S. Mukherjee , Michael Kontz , Steven K. Reinhardt, Detailed design and evaluation of redundant multithreading alternatives, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Nangate Inc.2008. Nangate 45nm Open Library. http://www.nangate.com/.
Nanoscale Integration and Modeling Group.2008.Predictive Technology Model. Nanoscale Integration and Modeling Group. http://www.eas.asu.edu/ ptm/.
Suriyaprakash Natarajan , Melvin A. Breuer , Sandeep K. Gupta, Process Variations and their Impact on Circuit Operation, Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.73, November 02-04, 1998
Omana, M., Papasso, G., Rossi, D., and Metra, C.2003. A model for transient fault propagation in combinational logic. InProceedings of the International On-Line Testing Symposium. 111--115.
R. Rajaraman , J. S. Kim , N. Vijaykrishnan , Y. Xie , M. J. Irwin, SEAT-LA: A Soft Error Analysis Tool for Combinational Logic, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.499-502, January 03-07, 2006[doi>10.1109/VLSID.2006.143]
K. Ramakrishnan , R. Rajaraman , S. Suresh , N. Vijaykrishnan , Y. Xie , M. J. Irwin, Variation Impact on SER of Combinational Circuits, Proceedings of the 8th International Symposium on Quality Electronic Design, p.911-916, March 26-28, 2007[doi>10.1109/ISQED.2007.168]
Rajeev R. Rao , Kaviraj Chopra , David Blaauw , Dennis Sylvester, An efficient static algorithm for computing the soft error rates of combinational circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Salzmann, J., Sill, F., and Timmermann, D.2007. Algorithm for fast statistical timing analysis. InProceedings of the International Symposium on System-on-Chip. 1--4.
Semiconductor Roadmap Committee of Japan. 2003. Parameters of low power SoC design. http://strj-jeita.elisasp.net/pdf-nenjihou_koku-0303-roadmap/3-13_setsukeitask_force.pdf.
Premkishore Shivakumar , Michael Kistler , Stephen W. Keckler , Doug Burger , Lorenzo Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p.389-398, June 23-26, 2002
Smola, A. J., Scholkopf, B., and Olkopf, B. S.2003. A tutorial on support vector regression. Tech. rep., Statistics and Computing.
Tosaka, Y., Hanata, H., Itakura, T., and Satoh, S.1999. Simulation technologies for cosmic ray neutron-induced soft errors: Models and simulation systems.IEEE Trans. Nuclear Sci. 46, 3, 774--780.
Vladimir N. Vapnik, The nature of statistical learning theory, Springer-Verlag New York, Inc., New York, NY, 1995
Weisberg, S.2005.Applied Linear Regression3rd Ed., Wiley.
Weste, N. H. E. and Harris, D.2005.CMOS VLSI Design - A Circuit and Systems Perspective3rd Ed., Addison Wesley, Boston.
Bin Zhang , Wei-Shen Wang , Michael Orshansky, FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs, Proceedings of the 7th International Symposium on Quality Electronic Design, p.755-760, March 27-29, 2006[doi>10.1109/ISQED.2006.64]
Ming Zhang , N. R. Shanbhag, A soft error rate analysis (SERA) methodology, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.111-118, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382553]
Ming Zhang , T. M. Mak , Jim Tschanz , Kee Sup Kim , Norbert Seifert , Davia Lu, Design for Resilience to Soft Errors and Variations, Proceedings of the 13th IEEE International On-Line Testing Symposium, p.23-28, July 08-11, 2007[doi>10.1109/IOLTS.2007.26]
