/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:00 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_DMA_1_H__
#define BCHP_RAAGA_DSP_DMA_1_H__

/***************************************************************************
 *RAAGA_DSP_DMA_1 - Raaga DMA registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_DMA_1_QUEUE_PRIORITY      0x00d21400 /* [RW] Priority of DMA Queues */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q0 0x00d21440 /* [RW] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q0 0x00d21444 /* [RW] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q0         0x00d21448 /* [RW] DMA Source Address Register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q0        0x00d2144c /* [RW] DMA destination address register for DMA Command Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q0         0x00d21450 /* [RW] DMA transfer enable register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q0         0x00d21454 /* [RO] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q0  0x00d21458 /* [RO] DMA-Token-ID completion status register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q0     0x00d2145c /* [RW] DMA-Token-ID clear for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q0     0x00d21460 /* [RW] DMA-Token-ID Set for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q1 0x00d21480 /* [RW] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q1 0x00d21484 /* [RW] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q1         0x00d21488 /* [RW] DMA Source Address Register for DMA command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q1        0x00d2148c /* [RW] DMA destination address register for DMA Command Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q1         0x00d21490 /* [RW] DMA transfer enable register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q1         0x00d21494 /* [RO] DMA transfer progress register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q1  0x00d21498 /* [RO] DMA-Token-ID completion status register for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q1     0x00d2149c /* [RW] DMA-Token-ID clear for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q1     0x00d214a0 /* [RW] DMA-Token-ID Set for DMA-Queue-1 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q2 0x00d214c0 /* [RW] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q2 0x00d214c4 /* [RW] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q2         0x00d214c8 /* [RW] DMA Source Address Register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q2        0x00d214cc /* [RW] DMA destination address register for DMA Command Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q2         0x00d214d0 /* [RW] DMA transfer enable register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q2         0x00d214d4 /* [RO] DMA transfer progress register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q2  0x00d214d8 /* [RO] DMA-Token-ID completion status register for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q2     0x00d214dc /* [RW] DMA-Token-ID clear for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q2     0x00d214e0 /* [RW] DMA-Token-ID Set for DMA-Queue-2 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_Q3 0x00d21500 /* [RW] DMA maximum SCB command burst size for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_Q3 0x00d21504 /* [RW] DMA SCB command type for Video Block Access and Video Raster access commands. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_Q3         0x00d21508 /* [RW] DMA Source Address Register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_Q3        0x00d2150c /* [RW] DMA destination address register for DMA Command Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_Q3         0x00d21510 /* [RW] DMA transfer enable register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_Q3         0x00d21514 /* [RO] DMA transfer progress register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_Q3  0x00d21518 /* [RO] DMA-Token-ID completion status register for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_Q3     0x00d2151c /* [RW] DMA-Token-ID clear for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_Q3     0x00d21520 /* [RW] DMA-Token-ID Set for DMA-Queue-3 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_IF_CONFIG       0x00d21540 /* [RW] Configuration register SCB0/1 MS bits programming and stripe width selection */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR0 0x00d21544 /* [RW] DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR1 0x00d21548 /* [RW] DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR2 0x00d2154c /* [RW] DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR3 0x00d21550 /* [RW] DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR4 0x00d21554 /* [RW] DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR5 0x00d21558 /* [RW] DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR6 0x00d2155c /* [RW] DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_BASE_ADDR7 0x00d21560 /* [RW] DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY0    0x00d21564 /* [RW] NMBY for DRAM Video Base Address 0 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY1    0x00d21568 /* [RW] NMBY for DRAM Video Base Address 1 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY2    0x00d2156c /* [RW] NMBY for DRAM Video Base Address 2 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY3    0x00d21570 /* [RW] NMBY for DRAM Video Base Address 3 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY4    0x00d21574 /* [RW] NMBY for DRAM Video Base Address 4 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY5    0x00d21578 /* [RW] NMBY for DRAM Video Base Address 5 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY6    0x00d2157c /* [RW] NMBY for DRAM Video Base Address 6 */
#define BCHP_RAAGA_DSP_DMA_1_DRAM_VIDEO_NMBY7    0x00d21580 /* [RW] NMBY for DRAM Video Base Address 7 */
#define BCHP_RAAGA_DSP_DMA_1_SCB0_DRAM_MAP5_ADDR_CFG 0x00d21584 /* [RW] DMA DRAM_MAP5 address configuration for SCB0 */
#define BCHP_RAAGA_DSP_DMA_1_SCB1_DRAM_MAP5_ADDR_CFG 0x00d21588 /* [RW] DMA DRAM_MAP5 address configuration for SCB1 */
#define BCHP_RAAGA_DSP_DMA_1_SCB2_DRAM_MAP5_ADDR_CFG 0x00d2158c /* [RW] DMA DRAM_MAP5 address configuration for SCB2 */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_VQ4 0x00d215a0 /* [RW] DMA maximum SCB command burst size for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_VQ4 0x00d215a4 /* [RW] DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 4. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_VQ4        0x00d215a8 /* [RW] DMA Source Address Register for Video Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_VQ4       0x00d215ac /* [RW] DMA destination address register for Queue-4 for non-Pixel patch operations */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_VQ4        0x00d215b0 /* [RW] DMA transfer enable register for DMA-Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_VQ4        0x00d215b4 /* [RO] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_VQ4 0x00d215b8 /* [RO] DMA-Token-ID completion status register for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_VQ4    0x00d215bc /* [RW] DMA-Token-ID clear for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_VQ4    0x00d215c0 /* [RW] DMA-Token-ID Set for DMA-VQ4 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR1_VQ4       0x00d215c4 /* [RW] DMA Address1 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR2_VQ4       0x00d215c8 /* [RW] DMA Address2 Register for Video Queue-4 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM1_VQ4 0x00d215cc /* [RW] Video Patch offset register for Video Queue 4 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM2_VQ4 0x00d215d0 /* [RW] Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_1_MAX_SCB_BURST_SIZE_VQ5 0x00d215f0 /* [RW] DMA maximum SCB command burst size for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_SCB_GEN_CMD_TYPE_VQ5 0x00d215f4 /* [RW] DMA SCB command type for SCB_VIDEO_ACCESS command for Video Queue # 5. */
#define BCHP_RAAGA_DSP_DMA_1_SRC_ADDR_VQ5        0x00d215f8 /* [RW] DMA Source Address Register for Video Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_1_DEST_ADDR_VQ5       0x00d215fc /* [RW] DMA destination address register for Queue-5 for non-Pixel Patch operations */
#define BCHP_RAAGA_DSP_DMA_1_TRANSFER_VQ5        0x00d21600 /* [RW] DMA transfer enable register for DMA-Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_PROGRESS_VQ5        0x00d21604 /* [RO] DMA transfer progress register for DMA-Queue-0 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_STATUS_VQ5 0x00d21608 /* [RO] DMA-Token-ID completion status register for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_CLR_VQ5    0x00d2160c /* [RW] DMA-Token-ID clear for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_TOKEN_ID_SET_VQ5    0x00d21610 /* [RW] DMA-Token-ID Set for DMA-VQ5 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR1_VQ5       0x00d21614 /* [RW] DMA Address1 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_DMA_ADDR2_VQ5       0x00d21618 /* [RW] DMA Address2 Register for Video Queue-5 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM1_VQ5 0x00d2161c /* [RW] Video Patch offset register for Video Queue 5 */
#define BCHP_RAAGA_DSP_DMA_1_VIDEO_PATCH_PARAM2_VQ5 0x00d21620 /* [RW] Video Patch operation parameters */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_RD_STALL_CNTR  0x00d21640 /* [RW] DMA DMEM Read Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_WR_STALL_CNTR  0x00d21644 /* [RW] DMA DMEM Write Request Stall Counter Register */
#define BCHP_RAAGA_DSP_DMA_1_DMEM_PRIORITY_INVERSION_EN 0x00d21648 /* [RW] DMA DMEM RD/WR Request Priority Inversion Counters Enable/Disable Register */
#define BCHP_RAAGA_DSP_DMA_1_ABORT               0x00d2164c /* [RW] DMA Queues Abort Enable Register */
#define BCHP_RAAGA_DSP_DMA_1_STATUS              0x00d21650 /* [RO] Status of all DMA Queues */
#define BCHP_RAAGA_DSP_DMA_1_ERROR_STATUS        0x00d21654 /* [RO] DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_1_ERROR_CLR           0x00d21658 /* [RW] DMA Error status register for DMA-Queues */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS0        0x00d2165c /* [RO] DMA Debug Register for DMA Command Queues. */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS1        0x00d21660 /* [RO] DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
#define BCHP_RAAGA_DSP_DMA_1_TEST_STATUS2        0x00d21664 /* [RO] DMA Debug Register for DMA Write Data-path module. */

#endif /* #ifndef BCHP_RAAGA_DSP_DMA_1_H__ */

/* End of File */
