// Seed: 1317252041
module module_0;
  wire id_1;
  always $display(1, 1, 1'b0);
  wire id_2;
  wire id_3;
endmodule
macromodule module_1 (
    output tri1 id_0
);
  reg id_2, id_3 = 1;
  notif1 (id_0, id_2, id_3);
  assign id_3 = id_2;
  module_0();
  reg id_4, id_5, id_6;
  assign id_2 = id_2;
  always_ff id_2 <= (id_6);
  uwire id_7, id_8;
  assign id_3 = id_8 ? id_7 | 1 : 1'b0;
  genvar id_9;
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    output wire id_7,
    input tri id_8,
    output tri1 id_9,
    input tri0 id_10,
    output tri id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    input supply1 id_15,
    input wire id_16,
    input wor id_17,
    input tri id_18,
    input wire id_19,
    output tri0 id_20,
    output supply0 id_21,
    input wire id_22,
    output wor id_23,
    output wor id_24,
    input supply0 id_25,
    input supply0 id_26,
    output supply1 id_27
);
  always id_5 = id_12;
  assign id_24 = 1;
  module_0();
endmodule
