(S (NP (JJ Recent) (JJ artificial) (JJ neural) (NN network) (NNS architectures)) (VP (VBP improve) (NP (NP (NN performance)) (CC and) (NP (NN power) (NN dissipation))) (PP (IN by) (S (VP (VBG leveraging) (NP (JJ resistive) (NNS devices)) (S (VP (TO to) (VP (VB store) (CC and) (VB multiply) (NP (JJ synaptic) (NNS weights)) (PP (IN with) (NP (NN input) (NNS data)))))))))) (. .))
(S (NP (ADJP (JJ Negative) (CC and) (JJ positive)) (JJ synaptic) (NNS weights)) (VP (VBP are) (VP (VBN stored) (PP (IN on) (NP (NP (DT the) (NNS memristors)) (PP (IN of) (NP (NP (DT a) (JJ reconfigurable) (NN crossbar) (NN array)) (PRN (-LRB- -LRB-) (NP (NNP MCA)) (-RRB- -RRB-)))))))) (. .))
(S (NP (VBG Existing) (JJ MCA-based) (JJ neural) (NN network) (NNS architectures)) (VP (VBP use) (NP (NP (ADJP (JJ high) (NN power) (VBG consuming)) (NN voltage) (NNS converters)) (CC or) (NP (JJ operational) (NNS amplifiers))) (S (VP (TO to) (VP (VB generate) (NP (DT the) (JJ total) (JJ synaptic) (JJ current)) (PP (IN through) (NP (NP (DT each) (NN column)) (PP (IN of) (NP (DT the) (NN crossbar) (NN array))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (ADJP (JJ low) (NN power)) (JJ MCA-based) (NN feedforward) (JJ neural) (NN network) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (VBZ uses) (NP (NP (DT a) (JJ spintronic) (NN device)) (PP (IN per) (NP (NP (NN pair)) (PP (IN of) (NP (NN columns)))))) (S (VP (TO to) (VP (VB generate) (NP (NP (DT the) (JJ synaptic) (JJ current)) (PP (IN for) (NP (DT each) (NN neuron)))))))))))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN shown) (ADVP (RB experimentally)) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN architecture)) (VP (VBZ dissipates) (NP (ADJP (RB significantly) (JJR less)) (NN power)) (PP (VBN compared) (PP (TO to) (NP (VBG existing) (RB feedforward) (JJ memristive) (JJ neural) (NN network) (NNS architectures))))))))) (. .))
