# ===----------------------------------------------------------------------=== #
# Copyright (c) 2026, Modular Inc. All rights reserved.
#
# Licensed under the Apache License v2.0 with LLVM Exceptions:
# https://llvm.org/LICENSE.txt
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ===----------------------------------------------------------------------=== #


# ===-----------------------------------------------------------------------===#
# General imports
# ===-----------------------------------------------------------------------===#

from std.collections import OptionalReg
import extensibility as compiler

# ===-----------------------------------------------------------------------===#
# Kernel imports
# ===-----------------------------------------------------------------------===#

from std.gpu.host import DeviceContext
from layout.tile_tensor import row_major
from std.gpu.host.info import is_cpu, is_gpu
from kv_cache.paged_sparse_kv_index_remap import paged_sparse_kv_index_remap
from kv_cache.types import KVCacheStaticParams
from layout import (
    Layout,
    LayoutTensor,
    RuntimeLayout,
    TileTensor,
    UNKNOWN_VALUE,
    row_major,
)
from nn.attention.cpu.mha import flash_attention as nn_flash_attention
from nn.attention.cpu.mha import flash_attention_split_kv
from nn.kv_cache import (
    generic_flash_attention_kv_cache_padded,
    generic_fused_qk_rope_bshd_paged,
    generic_fused_qkv_matmul_kv_cache_bshd_paged,
    generic_get_paged_cache,
    generic_get_paged_cache_with_scales,
)
from nn.kv_cache_ragged import (
    generic_cross_attention_kv_cache,
    generic_flare_mla_decode_kv_cache_ragged,
    generic_flare_mla_decompress_k_cache_ragged_paged,
    generic_flare_mla_prefill_kv_cache_ragged,
    generic_flare_mla_prefill_ragged_paged_plan,
    generic_flash_attention_kv_cache_ragged,
    generic_fused_qkv_matmul_kv_cache_paged_ragged_scale,
    generic_fused_qkv_matmul_kv_cache_paged_ragged_scale_float4,
)
from nn.attention.gpu.mha import flash_attention, flash_attention_ragged
from nn.attention.gpu.mha_decode_partition_heuristic import (
    mha_decoding_num_partitions,
)
from nn.attention.mha_mask import MHAMask
from nn.attention.mha_utils import as_dynamic_row_major_1d, dispatch_mask
from nn.attention.gpu.mla_graph import (
    mla_prefill_branch_fp8,
    mla_prefill_branch_bf16,
    mla_decode_branch_fp8,
    mla_decode_branch_bf16,
    mla_prefill_decode_graph_fp8,
    mla_prefill_decode_graph_bf16,
)
from nn.attention.gpu.mla_index_fp8 import mla_indexer_ragged_float8_paged
from nn.attention.gpu.nvidia.sm100.mha_fp8_kv import (
    dequant_paged_fp8_kv_to_bf16,
)
from nn.attention.gpu.nvidia.sm100.mla_decode_dispatch import (
    compute_mla_dispatch_scalars,
)
from nn.attention.gpu.nvidia.sm100.mla_prefill import mla_sm100_prefill_sparse
from std.runtime.tracing import Trace, TraceLevel, get_safe_task_id
from extensibility import DynamicTensor, InputTensor, OutputTensor
from extensibility import (
    _FusedInputTensor as FusedInputTensor,
)
from extensibility import (
    _MutableInputTensor as MutableInputTensor,
)
from std.memory import UnsafePointer
from std.logger import Logger

comptime logger = Logger()

from std.utils import IndexList

# ===-----------------------------------------------------------------------===#
from .kernels import *
from .kernels import (
    _execute_mha_ragged_paged_scalar_args,
    _unmarshal_mha_decode_dispatch_metadata,
    _unsafe_str_to_coord,
)


@compiler.register("mo.mla.indexer.ragged.float8.paged")
struct MLAIndexerRaggedFloat8Paged:
    @staticmethod
    def execute[
        *,
        num_heads: Int,
        depth: Int,
        k: Int,
        quantization_granularity: Int,
        mask_str: StaticString,
    ](
        output_indices: OutputTensor[dtype=DType.int32, rank=2, ...],
        q: InputTensor[dtype=DType.float8_e4m3fn, rank=3, ...],
        qs: InputTensor[dtype=DType.float32, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        k_blocks: MutableInputTensor[dtype=DType.float8_e4m3fn, rank=6, ...],
        k_cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        k_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        k_max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        k_scales: MutableInputTensor[dtype=DType.float32, rank=6, ...],
        layer_idx: UInt32,
        ctx: DeviceContext,
    ) raises:
        """Compute FP8 attention scores and return top-k key indices per token.

        This kernel is designed for Multi-head Latent Attention (MLA) architectures.
        It computes FP8 matmul between queries and cached keys (with scales), applies
        masking, and returns the indices of the top-k highest-scoring keys per token.
        Scores are aggregated (summed) across all attention heads.

        Parameters:
            num_heads: Number of query attention heads (must be 128).
            depth: Head dimension (must be 128).
            k: Number of top indices to return per token.
            quantization_granularity: Quantization granularity for the K cache.
            mask_str: Mask type - either MaskName.NULL (no mask) or MaskName.CAUSAL.

        Args:
            output_indices: Output tensor [total_seq_len, top_k] containing
                top-k key indices per token. Invalid positions (where there are
                fewer than top_k valid keys) are filled with -1.
            q: Query tensor [total_seq_len, num_heads, depth] in FP8.
            qs: Query scales [total_seq_len, num_heads] in float32.
            input_row_offsets: Ragged row offsets [batch_size + 1] for queries.
            k_blocks: Paged K cache blocks [num_blocks, 1, num_layers, page_size,
                num_heads, head_size] in FP8.
            k_cache_lengths: Cache lengths [batch_size] - number of cached tokens
                per sequence.
            k_lookup_table: Page lookup table [batch_size, pages_per_seq] mapping
                sequence pages to block indices.
            k_max_lengths: Max lengths tensor [1, 2] containing [max_seq_len,
                max_cache_len].
            k_scales: K scale blocks matching k_blocks shape with scale values.
            layer_idx: Layer index for retrieving the correct cache layer.
            ctx: Device context for GPU execution.
        """
        # Extract cache parameters from block shapes
        comptime page_size = Int(k_blocks.static_spec.shape_tuple[3])
        comptime head_dim = Int(k_blocks.static_spec.shape_tuple[5])
        comptime k_num_heads = Int(k_blocks.static_spec.shape_tuple[4])
        comptime is_mla = Int(k_blocks.static_spec.shape_tuple[1]) == 1
        comptime kv_params = KVCacheStaticParams(k_num_heads, head_dim, is_mla)
        comptime assert quantization_granularity >= depth, (
            "quantization_granularity must be >= depth for MLA (one scale per"
            " token per head)"
        )

        # K cache with scales (k_s values are stored in k_collection.scales)
        var k_collection = generic_get_paged_cache_with_scales[
            DType.float8_e4m3fn,
            DType.float32,
            kv_params,
            page_size,
            quantization_granularity,
        ](
            LayoutTensor[
                DType.float8_e4m3fn, Layout.row_major[6](), MutAnyOrigin
            ](
                k_blocks.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[6]()].row_major(
                    k_blocks.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout(UNKNOWN_VALUE), ImmutAnyOrigin](
                k_cache_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout(UNKNOWN_VALUE)].row_major(
                    k_cache_lengths.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                k_lookup_table.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    k_lookup_table.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                k_max_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    k_max_lengths.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.float32, Layout.row_major[6](), MutAnyOrigin](
                k_scales.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[6]()].row_major(
                    k_scales.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
        )

        mla_indexer_ragged_float8_paged[
            DType.float8_e4m3fn,
            type_of(k_collection),
            num_heads,
            depth,
            k,
            mask_str,
        ](
            output_indices.to_tile_tensor[DType.int64](),
            q.to_tile_tensor[DType.int64](),
            qs.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            k_collection,
            layer_idx,
            ctx,
        )


@compiler.register("masked_flash_attention_gpu")
struct MaskedFlashAttentionGPU:
    @staticmethod
    def execute[
        target: StaticString, rank: Int
    ](
        output: OutputTensor[rank=rank, ...],
        q: InputTensor[rank=rank, ...],
        k: InputTensor[rank=rank, ...],
        v: InputTensor[rank=rank, ...],
        mask: InputTensor[...],
        scale: Float32,
        ctx: DeviceContext,
    ) raises:
        """`masked_flash_attention_gpu` is a hand-fused operator which does
        something analogous to the following list of operations.

        **Step 0:
        Transpose:
        query_processed = transpose(query) # BSHD --> BHSD
        key_processed = transpose(key)     # BSHD --> BHDS
        value_processed = transpose(value) # BSHD --> BHSD

        **Step 1:
        attentionMatrix = query_processed @ key_processed

        **Step 2:
        norm = broadcast_to(normScalar, shape_of(attentionMatrix))

        **Step 3:
        # Normalize and apply masking
        attentionMatrixNorm = attentionMatrix * scale

        # Note attention_mask is HSS and auto-broadcasts
        attentionMatrixNormMasked = attentionMatrixNorm + attention_mask

        **Step 4:
        # Apply softmax and reproject result
        attentionMatrixSoftMax = softmax(attentionMatrixNormMasked)
        answer = attentionMatrixSoftMax @ value_processed
        answer = transpose(answer) # BHSD --> BSHD

        Compared to the CPU patterns the notable differences are:
        1. The mask is rank 3 and is of shape BSS
        2. The transposes are part of the kernel itself

        Finally, this pattern supports grouped attention patterns. That is if we
        have G groups, then let h = H / G. Key and value are allowed to be BShD
        in these scenarios. Both key and value must be BShD if one is. If this is
        true the following is equivalently run before Step 0:

        ** Step -1:
        key = concat(key, ...) # concat BShD --> BSHD
        value = concat(value, ...) # concat BShD --> BSHD

        The underlying fusion follows ideas taken from the 2022 FlashAttention paper
        by Tri Dao et al.
        """
        comptime assert is_gpu[target](), "only valid on GPUs"

        flash_attention(
            output.to_layout_tensor(),
            q.to_layout_tensor(),
            k.to_layout_tensor(),
            v.to_layout_tensor(),
            mask.to_layout_tensor(),
            scale,
            context=ctx,
        )


@compiler.register("mo.mha.no_cache")
struct FlashAttentionGPU:
    @staticmethod
    def execute[
        rank: Int,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[rank=rank, ...],
        q: InputTensor[rank=rank, ...],
        k: InputTensor[rank=rank, ...],
        v: InputTensor[rank=rank, ...],
        scale: Float32,
        ctx: DeviceContext,
    ) raises:
        """`mo.mha.no_cache` is a hand-fused operator which does
        something analogous to the following list of operations.

        **Step 0:
        Transpose:
        query_processed = transpose(query) # BSHD --> BHSD
        key_processed = transpose(key)     # BSHD --> BHDS
        value_processed = transpose(value) # BSHD --> BHSD

        **Step 1:
        attentionMatrix = query_processed @ key_processed

        **Step 2:
        norm = broadcast_to(normScalar, shape_of(attentionMatrix))

        **Step 3:
        # Normalize and apply masking
        attentionMatrixNormMasked = mask_functor(attentionMatrix * scale)

        **Step 4:
        # Apply softmax and reproject result
        attentionMatrixSoftMax = softmax(attentionMatrixNormMasked)
        answer = attentionMatrixSoftMax @ value_processed
        answer = transpose(answer) # BHSD --> BSHD

        Compared to the CPU patterns the notable differences are:
        1. The transposes are part of the kernel itself

        Finally, this pattern supports grouped attention patterns. That is if we
        have G groups, then let h = H / G. Key and value are allowed to be BShD
        in these scenarios. Both key and value must be BShD if one is. If this is
        true the following is equivalently run before Step 0:

        ** Step -1:
        key = concat(key, ...) # concat BShD --> BSHD
        value = concat(value, ...) # concat BShD --> BSHD

        The underlying fusion follows ideas taken from the 2022 FlashAttention paper
        by Tri Dao et al.
        """
        comptime assert is_gpu[target](), "only valid on GPUs"

        var output_buffer = output.to_layout_tensor()
        var q_buffer = q.to_layout_tensor()
        var k_buffer = k.to_layout_tensor()
        var v_buffer = v.to_layout_tensor()

        @parameter
        @__copy_capture(output_buffer, q_buffer, k_buffer, v_buffer)
        def _dispatch_flash_attention[mask_t: MHAMask](mask: mask_t) raises:
            flash_attention[](
                output_buffer,
                q_buffer,
                k_buffer,
                v_buffer,
                mask,
                scale,
                ctx,
            )

        dispatch_mask[
            mask_str,
            _dispatch_flash_attention,
            local_window_size,
        ]()


@compiler.register("mo.mha.padded.no_cache")
struct PaddedFlashAttentionGPU:
    @staticmethod
    def execute[
        rank: Int,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[rank=rank, ...],
        q: InputTensor[rank=rank, ...],
        k: InputTensor[rank=rank, ...],
        v: InputTensor[rank=rank, ...],
        valid_length: InputTensor[dtype=DType.uint32, rank=1, ...],
        scale: Float32,
        ctx: DeviceContext,
    ) raises:
        comptime assert is_gpu[target](), "only valid on GPUs"

        var output_buffer = output.to_layout_tensor()
        var q_buffer = q.to_layout_tensor()
        var k_buffer = k.to_layout_tensor()
        var v_buffer = v.to_layout_tensor()

        comptime valid_length_t = LayoutTensor[
            DType.uint32, Layout.row_major(UNKNOWN_VALUE), ImmutAnyOrigin
        ]
        _valid_length = rebind[valid_length_t](valid_length.to_layout_tensor())

        @parameter
        @__copy_capture(output_buffer, q_buffer, k_buffer, v_buffer)
        def _dispatch_flash_attention[mask_t: MHAMask](mask: mask_t) raises:
            flash_attention[
                _use_valid_length=True,
                _padded_ndbuffer=True,
            ](
                output_buffer,
                q_buffer,
                k_buffer,
                v_buffer,
                mask,
                scale,
                ctx,
                valid_length=OptionalReg[valid_length_t](_valid_length),
            )

        dispatch_mask[
            mask_str,
            _dispatch_flash_attention,
            local_window_size,
        ]()


@compiler.register("mo.mha.ragged.no_cache")
struct RaggedFlashAttentionGPU:
    @staticmethod
    def execute[
        rank: Int,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[rank=rank, ...],
        q: InputTensor[rank=rank, ...],
        k: InputTensor[rank=rank, ...],
        v: InputTensor[rank=rank, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        q_max_seq_len: InputTensor[dtype=DType.uint32, rank=1, ...],
        scale: Float32,
        ctx: DeviceContext,
    ) raises:
        """`mo.mha.ragged.no_cache` computes flash attention for ragged inputs without KV cache.

        The inputs q, k, v are in ragged format with shape [total_seq_len, num_heads, head_dim].
        input_row_offsets indicates where each sequence starts and ends in the ragged tensors.
        """
        comptime assert is_gpu[target](), "only valid on GPUs"

        var output_buffer = output.to_layout_tensor()
        var q_buffer = q.to_layout_tensor()
        var k_buffer = k.to_layout_tensor()
        var v_buffer = v.to_layout_tensor()

        comptime input_row_offsets_t = LayoutTensor[
            DType.uint32, Layout.row_major(UNKNOWN_VALUE), ImmutAnyOrigin
        ]
        _input_row_offsets = rebind[input_row_offsets_t](
            input_row_offsets.to_layout_tensor()
        )

        @parameter
        @__copy_capture(output_buffer, q_buffer, k_buffer, v_buffer)
        def _dispatch_flash_attention[mask_t: MHAMask](mask: mask_t) raises:
            flash_attention_ragged[](
                output_buffer,
                q_buffer,
                k_buffer,
                v_buffer,
                _input_row_offsets,
                q_max_seq_len.to_layout_tensor(),
                mask,
                scale,
                ctx,
            )

        dispatch_mask[
            mask_str,
            _dispatch_flash_attention,
            local_window_size,
        ]()


@compiler.register("no_mask_flash_attention_cpu")
struct NoMaskFlashAttentionCPU:
    @staticmethod
    def execute[
        dtype: DType,
        rank: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=rank, ...],
        q: InputTensor[dtype=dtype, rank=rank, ...],
        k: FusedInputTensor[dtype=dtype, rank=rank, ...],
        v: FusedInputTensor[dtype=dtype, rank=rank, ...],
        scale: Scalar[dtype=DType.float32],
        ctx: DeviceContext,
    ) capturing raises:
        comptime assert is_cpu[target](), "only valid on CPUs"

        @parameter
        @always_inline
        def k_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[k.dtype, width]:
            return k._lambda_load[width=width](
                rebind[IndexList[k.rank]](coords)
            )

        @parameter
        @always_inline
        def v_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[v.dtype, width]:
            return v._lambda_load[width=width](
                rebind[IndexList[v.rank]](coords)
            )

        @parameter
        @always_inline
        def mask_input_fn[
            width: Int, _rank: Int
        ](idx: IndexList[_rank]) -> SIMD[dtype, width]:
            return SIMD[dtype, width](0)

        nn_flash_attention[k_input_fn, v_input_fn, mask_input_fn](
            q.to_layout_tensor(),
            k.shape(),
            v.shape(),
            IndexList[0](),
            output.to_layout_tensor(),
            scale.cast[DType.float32](),
            ctx=Optional[DeviceContext](ctx),
        )


@compiler.register("with_mask_flash_attention_split_kv_cpu")
struct WithMaskFlashAttentionSplitKVCPU:
    @staticmethod
    def execute[
        dtype: DType,
        rank: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=rank, ...],
        q: InputTensor[dtype=dtype, rank=rank, ...],
        k: FusedInputTensor[dtype=dtype, rank=rank, ...],
        v: FusedInputTensor[dtype=dtype, rank=rank, ...],
        k_cache: FusedInputTensor[dtype=dtype, rank=rank + 1, ...],
        v_cache: FusedInputTensor[dtype=dtype, rank=rank + 1, ...],
        mask: FusedInputTensor[dtype=dtype, ...],
        scale: Scalar[dtype=DType.float32],
        ctx: DeviceContext,
    ) capturing raises:
        comptime assert is_cpu[target](), "only valid on CPUs"

        @parameter
        @always_inline
        def k_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[k.dtype, width]:
            return k._lambda_load[width=width](
                rebind[IndexList[k.rank]](coords)
            )

        @parameter
        @always_inline
        def v_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[v.dtype, width]:
            return v._lambda_load[width=width](
                rebind[IndexList[v.rank]](coords)
            )

        @parameter
        @always_inline
        def k_cache_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[k_cache.dtype, width]:
            return k_cache._lambda_load[width=width](
                rebind[IndexList[k_cache.rank]](coords)
            )

        @parameter
        @always_inline
        def v_cache_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[v_cache.dtype, width]:
            return v_cache._lambda_load[width=width](
                rebind[IndexList[v_cache.rank]](coords)
            )

        @parameter
        @always_inline
        def mask_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[mask.dtype, width]:
            return mask._lambda_load[width=width](
                rebind[IndexList[mask.rank]](coords)
            )

        flash_attention_split_kv[
            k_input_fn,
            v_input_fn,
            k_cache_input_fn,
            v_cache_input_fn,
            mask_input_fn,
        ](
            q.to_layout_tensor(),
            k.shape(),
            v.shape(),
            k_cache.shape(),
            v_cache.shape(),
            mask.shape(),
            output.to_layout_tensor(),
            scale.cast[DType.float32](),
            ctx=Optional[DeviceContext](ctx),
        )

    @staticmethod
    def shape[
        dtype: DType,
        rank: Int,
    ](
        q: InputTensor[dtype=dtype, rank=rank, ...],
        k: InputTensor[dtype=dtype, rank=rank, ...],
        v: InputTensor[dtype=dtype, rank=rank, ...],
        k_cache: InputTensor[dtype=dtype, rank=rank + 1, ...],
        v_cache: InputTensor[dtype=dtype, rank=rank + 1, ...],
        mask: InputTensor[dtype=dtype, ...],
        scale: Scalar[dtype=DType.float32],
    ) -> IndexList[q.rank]:
        return q.shape()


@compiler.register("with_mask_flash_attention_cpu")
struct WithMaskFlashAttentionCPU:
    @staticmethod
    def execute[
        dtype: DType,
        rank: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=rank, ...],
        q: InputTensor[dtype=dtype, rank=rank, ...],
        k: FusedInputTensor[dtype=dtype, rank=rank, ...],
        v: FusedInputTensor[dtype=dtype, rank=rank, ...],
        mask: FusedInputTensor[dtype=dtype, ...],
        scale: Scalar[dtype=DType.float32],
        ctx: DeviceContext,
    ) capturing raises:
        comptime assert is_cpu[target](), "only valid on CPUs"

        @parameter
        @always_inline
        def k_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[k.dtype, width]:
            return k._lambda_load[width=width](
                rebind[IndexList[k.rank]](coords)
            )

        @parameter
        @always_inline
        def v_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[v.dtype, width]:
            return v._lambda_load[width=width](
                rebind[IndexList[v.rank]](coords)
            )

        @parameter
        @always_inline
        def mask_input_fn[
            width: Int, rank: Int
        ](coords: IndexList[rank]) -> SIMD[mask.dtype, width]:
            return mask._lambda_load[width=width](
                rebind[IndexList[mask.rank]](coords)
            )

        nn_flash_attention[k_input_fn, v_input_fn, mask_input_fn](
            q.to_layout_tensor(),
            k.shape(),
            v.shape(),
            mask.shape(),
            output.to_layout_tensor(),
            scale.cast[DType.float32](),
            ctx=Optional[DeviceContext](ctx),
        )


@compiler.register("mo.fused_qkv_matmul.padded.paged")
struct Struct_fused_qkv_matmul_padded_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        hidden_state: InputTensor[dtype=dtype, rank=3, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        valid_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        var valid_lengths_lt = valid_lengths.to_layout_tensor()
        generic_fused_qkv_matmul_kv_cache_bshd_paged[target=target](
            hidden_state.to_layout_tensor(),
            weight.to_layout_tensor(),
            kv_collection,
            layer_idx,
            LayoutTensor[
                DType.uint32, Layout.row_major(UNKNOWN_VALUE), ImmutAnyOrigin
            ](
                valid_lengths_lt.ptr,
                RuntimeLayout[Layout.row_major(UNKNOWN_VALUE)].row_major(
                    valid_lengths_lt.runtime_layout.shape.value.canonicalize()
                ),
            ),
            output.to_layout_tensor(),
            ctx,
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged")
struct Struct_fused_qkv_matmul_padded_ragged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_kernel_api[
            target=target
        ](
            hidden_state,
            input_row_offsets,
            weight,
            kv_collection,
            layer_idx,
            output,
            ctx,
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.quantized")
struct Struct_fused_qkv_matmul_padded_ragged_quantized:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        weight_type: DType,
        group_size: Int,
        has_zp_int: Int,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=weight_type, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        ctx: DeviceContext,
    ) raises:
        # In the group-wise quantization scheme, every `group_size` quantized weights
        # share the same scale. If `has_zp_int` is non-zero, there is also a group-wise
        # zero point that need to be subtracted from the quantized weights.
        comptime has_zp = True if has_zp_int == 1 else False
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_kernel_api[
            target=target,
            group_size=group_size,
            has_zp=has_zp,
        ](
            hidden_state,
            input_row_offsets,
            weight,
            kv_collection,
            layer_idx,
            output,
            ctx,
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.bias")
struct Struct_fused_qkv_matmul_padded_ragged_bias:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        bias: InputTensor[dtype=dtype, rank=1, ...],
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_kernel_api_bias[
            target=target
        ](
            hidden_state,
            input_row_offsets,
            weight,
            kv_collection,
            layer_idx,
            output,
            bias,
            ctx,
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.scale")
struct Struct_fused_qkv_matmul_padded_ragged_scale:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        scale_type: DType,
        output_type: DType,
        kv_type: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=output_type, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        input_scale: InputTensor[dtype=scale_type, rank=2, ...],
        weight_scale: InputTensor[dtype=scale_type, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=kv_type, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_scale[
            scales_granularity_mnk=IndexList[3](
                m_scale_granularity, n_scale_granularity, k_scale_granularity
            ),
            target=target,
        ](
            hidden_state.to_layout_tensor(),
            input_row_offsets.to_layout_tensor(),
            weight.to_layout_tensor(),
            input_scale.to_layout_tensor(),
            weight_scale.to_layout_tensor(),
            kv_collection,
            layer_idx,
            output.to_layout_tensor(),
            ctx,
            OptionalReg[
                LayoutTensor[
                    mut=False,
                    output_type,
                    Layout.row_major(UNKNOWN_VALUE),
                    ImmutAnyOrigin,
                    address_space=AddressSpace.GENERIC,
                ]
            ](),
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.scale.float4")
struct Struct_fused_qkv_matmul_padded_ragged_scale_float4:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        scale_type: DType,
        output_type: DType,
        kv_type: DType,
        //,
        SF_VECTOR_SIZE: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=output_type, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        input_scale: InputTensor[dtype=scale_type, rank=5, ...],
        weight_scale: InputTensor[dtype=scale_type, rank=5, ...],
        tensor_sf: Float32,
        kv_blocks: MutableInputTensor[dtype=kv_type, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_scale_float4[
            SF_VECTOR_SIZE=SF_VECTOR_SIZE,
            target=target,
        ](
            hidden_state.to_layout_tensor(),
            input_row_offsets.to_layout_tensor(),
            weight.to_layout_tensor(),
            input_scale.to_layout_tensor(),
            weight_scale.to_layout_tensor(),
            tensor_sf,
            kv_collection,
            layer_idx,
            output.to_layout_tensor(),
            ctx,
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.scale.bias")
struct Struct_fused_qkv_matmul_padded_ragged_scale_bias:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        scale_type: DType,
        output_type: DType,
        kv_type: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        target: StaticString,
    ](
        output: OutputTensor[dtype=output_type, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=dtype, rank=2, ...],
        input_scale: InputTensor[dtype=scale_type, rank=2, ...],
        weight_scale: InputTensor[dtype=scale_type, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=kv_type, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        bias: InputTensor[dtype=output_type, rank=1, ...],
        ctx: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        comptime ExpectedBiasType = LayoutTensor[
            mut=False,
            output_type,
            Layout.row_major(UNKNOWN_VALUE),
            ImmutAnyOrigin,
            address_space=AddressSpace.GENERIC,
        ]
        var bias_tensor = bias.to_layout_tensor()
        var rebound_bias = rebind[ExpectedBiasType](bias_tensor)
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_scale[
            scales_granularity_mnk=IndexList[3](
                m_scale_granularity, n_scale_granularity, k_scale_granularity
            ),
            target=target,
        ](
            hidden_state.to_layout_tensor(),
            input_row_offsets.to_layout_tensor(),
            weight.to_layout_tensor(),
            input_scale.to_layout_tensor(),
            weight_scale.to_layout_tensor(),
            kv_collection,
            layer_idx,
            output.to_layout_tensor(),
            ctx,
            OptionalReg[ExpectedBiasType](rebound_bias),
        )


@compiler.register("mo.fused_qkv_matmul.ragged.paged.bias.quantized")
struct Struct_fused_qkv_matmul_padded_ragged_bias_quantized:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        weight_type: DType,
        group_size: Int,
        has_zp_int: Int,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=2, ...],
        hidden_state: InputTensor[dtype=dtype, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        weight: InputTensor[dtype=weight_type, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        bias: InputTensor[dtype=dtype, rank=1, ...],
        ctx: DeviceContext,
    ) raises:
        # In the group-wise quantization scheme, every `group_size` quantized weights
        # share the same scale. If `has_zp_int` is non-zero, there is also a group-wise
        # zero point that need to be subtracted from the quantized weights.
        comptime has_zp = True if has_zp_int == 1 else False
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        return generic_fused_qkv_matmul_kv_cache_paged_ragged_kernel_api_bias[
            target=target,
            group_size=group_size,
            has_zp=has_zp,
        ](
            hidden_state,
            input_row_offsets,
            weight,
            kv_collection,
            layer_idx,
            output,
            bias,
            ctx,
        )


@compiler.register("mo.fused_qk_rope.ragged.paged.with_position_id")
struct Struct_fused_qk_rope_ragged_paged_with_position_id[interleaved: Bool]:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        freq_dtype: DType,
        //,
        mrope_section: StaticString,
        target: StaticString,
        cache_dtype: DType = dtype,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q_proj: InputTensor[dtype=dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        position_ids: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        comptime mrope = _unsafe_str_to_coord[mrope_section]()
        generic_fused_qk_rope_bshd_paged_ragged_kernel_api[
            interleaved=Self.interleaved,
            has_position_ids=True,
            target=target,
            mrope_types=mrope.element_types,
            mrope_section=mrope,
        ](
            q_proj,
            input_row_offsets,
            kv_collection,
            freqs_cis,
            position_ids,
            layer_idx,
            output,
            context,
        )


@compiler.register("mo.fused_qk_rope.ragged.paged")
struct Struct_fused_qk_rope_ragged_paged[interleaved: Bool]:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        freq_dtype: DType,
        //,
        target: StaticString,
        cache_dtype: DType = dtype,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q_proj: InputTensor[dtype=dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        layer_idx: UInt32,
        context: DeviceContext,
    ) raises:
        # Dummy position_ids - won't be used since has_position_ids=False
        var dummy_position_ids = DynamicTensor[dtype=DType.uint32, rank=2, ...](
            UnsafePointer[UInt32, MutAnyOrigin].unsafe_dangling(),
            IndexList[2](0),
        )
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_fused_qk_rope_bshd_paged_ragged_kernel_api[
            interleaved=Self.interleaved,
            has_position_ids=False,
            target=target,
        ](
            q_proj,
            input_row_offsets,
            kv_collection,
            freqs_cis,
            dummy_position_ids,
            layer_idx,
            output,
            context,
        )


@compiler.register("mo.fused_qk_rope.padded.paged")
struct Struct_fused_qk_rope_padded_paged[interleaved: Bool]:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=4, ...],
        q_proj: InputTensor[dtype=dtype, rank=4, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        freqs_cis: InputTensor[dtype=dtype, rank=2, ...],
        layer_idx: UInt32,
        valid_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_fused_qk_rope_bshd_paged[
            interleaved=Self.interleaved,
            target=target,
        ](
            q_proj.to_tile_tensor[DType.int64](),
            kv_collection,
            freqs_cis.to_tile_tensor[DType.int64](),
            layer_idx,
            valid_lengths.to_tile_tensor[DType.int64](),
            output.to_tile_tensor[DType.int64](),
            context,
        )


@compiler.register("mo.mha.padded.paged")
struct Struct_mha_padded_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[dtype=dtype, rank=4, ...],
        q: InputTensor[dtype=dtype, rank=4, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        valid_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        scale: Float32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        var valid_lengths_lt = valid_lengths.to_layout_tensor()
        generic_flash_attention_kv_cache_padded[
            target=target,
            mask_str=mask_str,
            local_window_size=local_window_size,
        ](
            q.to_layout_tensor(),
            kv_collection,
            layer_idx,
            LayoutTensor[
                DType.uint32, Layout.row_major(UNKNOWN_VALUE), ImmutAnyOrigin
            ](
                valid_lengths_lt.ptr,
                RuntimeLayout[Layout.row_major(UNKNOWN_VALUE)].row_major(
                    valid_lengths_lt.runtime_layout.shape.value.canonicalize()
                ),
            ),
            scale,
            output.to_layout_tensor(),
            context,
        )


@compiler.register("mo.mha.decode.get_num_partitions")
struct Struct_mha_decode_num_partitions:
    @always_inline
    @staticmethod
    def execute[
        *, n_kv_heads: Int
    ](
        num_partitions: OutputTensor[dtype=DType.int64, rank=1, ...],
        decode_num_partitions_request: InputTensor[
            dtype=DType.int64, rank=1, ...
        ],
        context: DeviceContext,
    ) raises:
        if decode_num_partitions_request.dim_size[0]() != 2:
            raise Error(
                "Expected decode_num_partitions_request to have shape [2]."
            )

        var request_ptr = decode_num_partitions_request.unsafe_ptr()
        var batch_size = Int(request_ptr[0])
        var max_cache_valid_length = Int(request_ptr[1])

        if batch_size < 1:
            raise Error(
                "decode_num_partitions_request[0] (batch size) must be "
                "positive."
            )

        if max_cache_valid_length < 0:
            raise Error(
                "decode_num_partitions_request[1] (max cache length) must be "
                "non-negative."
            )

        num_partitions[0] = Int64(
            mha_decoding_num_partitions(
                batch_size,
                max_cache_valid_length,
                n_kv_heads,
                context,
            )
        )


@compiler.register("mo.mha.ragged.paged")
struct Struct_mha_ragged_paged_scalar_args:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        mha_decode_dispatch_metadata: InputTensor[
            dtype=DType.int64, rank=1, ...
        ],
        context: DeviceContext,
    ) raises:
        _execute_mha_ragged_paged_scalar_args[
            target=target,
            mask_str=mask_str,
            local_window_size=local_window_size,
        ](
            output,
            q,
            input_row_offsets,
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
            layer_idx,
            scale,
            mha_decode_dispatch_metadata,
            context,
        )


@compiler.register("mo.mha.ragged.paged.sink_weights")
struct Struct_mha_ragged_paged_sink_weights_scalar_args:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        sink_weights: InputTensor[dtype=dtype, rank=1, ...],
        mha_decode_dispatch_metadata: InputTensor[
            dtype=DType.int64, rank=1, ...
        ],
        context: DeviceContext,
    ) raises:
        var sink_weights_lt = sink_weights.to_layout_tensor()
        var sink_weights_rebound = as_dynamic_row_major_1d(sink_weights_lt)
        _execute_mha_ragged_paged_scalar_args[
            target=target,
            mask_str=mask_str,
            sink=True,
            local_window_size=local_window_size,
        ](
            output,
            q,
            input_row_offsets,
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
            layer_idx,
            scale,
            mha_decode_dispatch_metadata,
            context,
            OptionalReg[
                LayoutTensor[
                    dtype, Layout.row_major(UNKNOWN_VALUE), ImmutAnyOrigin
                ]
            ](sink_weights_rebound),
        )


@compiler.register("mo.mha.ragged.paged.fp8_kv")
struct Struct_mha_ragged_paged_fp8_kv:
    """MHA with bf16 Q and fp8_e4m3fn paged KV cache (dequant-staging path).

    Dequantizes the fp8 KV blocks to a bf16 staging buffer using per-block
    float32 scales, then calls the standard bf16 flash attention kernel on
    the staging buffer.
    """

    @always_inline
    @staticmethod
    def execute[
        scale_dtype: DType,
        //,
        quantization_granularity: Int,
        target: StaticString,
        mask_str: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[dtype=DType.bfloat16, rank=3, ...],
        q: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=DType.float8_e4m3fn, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        kv_scales: MutableInputTensor[dtype=scale_dtype, rank=6, ...],
        layer_idx: UInt32,
        scale: Float32,
        mha_decode_dispatch_metadata: InputTensor[
            dtype=DType.int64, rank=1, ...
        ],
        ctx: DeviceContext,
    ) raises:
        comptime assert (
            scale_dtype == DType.float32
        ), "mo.mha.ragged.paged.fp8_kv: scale_dtype must be float32"
        comptime page_size = Int(kv_blocks.static_spec.shape_tuple[3])
        comptime head_dim = Int(kv_blocks.static_spec.shape_tuple[5])
        comptime num_heads = Int(kv_blocks.static_spec.shape_tuple[4])
        comptime is_mla = Int(kv_blocks.static_spec.shape_tuple[1]) == 1
        comptime kv_params = KVCacheStaticParams(num_heads, head_dim, is_mla)

        var kv_shape = kv_blocks.to_layout_tensor().runtime_layout.shape.value
        var num_blocks = Int(kv_shape[0])
        var num_layers = Int(kv_shape[2])

        var lut_shape = (
            kv_lookup_table.to_layout_tensor().runtime_layout.shape.value
        )
        var lut_extent = Int(lut_shape[0]) * Int(lut_shape[1])
        var batch_size_val = Int(lut_shape[0])
        var max_blocks_per_seq_val = Int(lut_shape[1])
        var kv_lookup_table_ptr = kv_lookup_table.to_layout_tensor().ptr

        var compact_buf = ctx.enqueue_create_buffer[DType.uint32](num_blocks)
        var compact_count = ctx.enqueue_create_buffer[DType.uint32](1)
        comptime DEQUANT_GRID_Z_CAP = 128
        var kv_staging = ctx.enqueue_create_buffer[DType.bfloat16](
            num_blocks * 2 * 1 * page_size * num_heads * head_dim
        )

        var fp32_scales_ptr = rebind[
            UnsafePointer[Scalar[DType.float32], MutAnyOrigin]
        ](kv_scales.to_layout_tensor().ptr)
        var lut_ptr_mut = rebind[
            UnsafePointer[Scalar[DType.uint32], MutAnyOrigin]
        ](kv_lookup_table_ptr)
        dequant_paged_fp8_kv_to_bf16[
            kv_params,
            page_size,
            quantization_granularity,
        ](
            kv_blocks.to_layout_tensor().ptr,
            fp32_scales_ptr,
            kv_staging.unsafe_ptr(),
            num_blocks,
            num_layers,
            Int(layer_idx),
            ctx,
            dst_num_layers=1,
            dst_layer_idx=0,
            kv_lookup_table_ptr=lut_ptr_mut,
            lut_extent=lut_extent,
            compact_buf_ptr=compact_buf.unsafe_ptr(),
            compact_count_ptr=compact_count.unsafe_ptr(),
            batch_size=batch_size_val,
            max_blocks_per_seq=max_blocks_per_seq_val,
            dequant_grid_z_cap=DEQUANT_GRID_Z_CAP,
        )

        var staging_shape = IndexList[6](
            num_blocks,
            2,
            1,
            page_size,
            num_heads,
            head_dim,
        )
        var staging_lt = LayoutTensor[
            DType.bfloat16, Layout.row_major[6](), MutAnyOrigin
        ](
            kv_staging.unsafe_ptr(),
            RuntimeLayout[Layout.row_major[6]()].row_major(staging_shape),
        )
        var kv_collection = generic_get_paged_cache[
            DType.bfloat16, kv_params, page_size
        ](
            staging_lt,
            LayoutTensor[DType.uint32, Layout(UNKNOWN_VALUE), ImmutAnyOrigin](
                cache_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout(UNKNOWN_VALUE)](
                    cache_lengths.to_layout_tensor().runtime_layout.shape.value,
                    cache_lengths.to_layout_tensor().runtime_layout.stride.value,
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                kv_lookup_table.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    kv_lookup_table.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                max_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    max_lengths.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
        )

        var decode_dispatch_metadata = _unmarshal_mha_decode_dispatch_metadata(
            mha_decode_dispatch_metadata
        )
        var input_row_offsets_lt = as_dynamic_row_major_1d(
            input_row_offsets.to_layout_tensor().get_immutable()
        )

        # Staging buffer has num_layers=1, so layer_idx=0 indexes its single
        # valid slot.  The real layer_idx was used for the fp8 read above.
        generic_flash_attention_kv_cache_ragged[
            target=target,
            mask_str=mask_str,
            local_window_size=local_window_size,
        ](
            q.to_layout_tensor(),
            input_row_offsets_lt,
            kv_collection,
            UInt32(0),
            scale,
            output.to_layout_tensor(),
            ctx,
            decode_dispatch_metadata,
        )


@compiler.register("mo.mla.decode.ragged.paged")
struct Struct_mla_decode_ragged_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        q_dtype: DType,
        kv_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=q_dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        comptime assert (
            Int(kv_blocks.static_spec.shape_tuple[1]) == 1
        ), "Only support only_k=True for MLA decompress"
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_flare_mla_decode_kv_cache_ragged[
            target=target,
            mask_str=mask_str,
        ](
            q.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            kv_collection,
            layer_idx,
            scale,
            output.to_tile_tensor[DType.int64](),
            scalar_args.to_tile_tensor[DType.int64](),
            context,
        )


@compiler.register("mo.mla.decode.ragged.paged.scaled")
struct Struct_mla_decode_ragged_paged_scaled:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        q_dtype: DType,
        kv_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
        per_token_scale_rope_aware: Int = 0,
        quantization_granularity: Int = 640,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=q_dtype, rank=3, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        kv_scales: MutableInputTensor[dtype=DType.float32, rank=6, ...],
        q_scales: InputTensor[dtype=DType.float32, rank=1, ...],
        layer_idx: UInt32,
        scale: Float32,
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        comptime assert (
            Int(kv_blocks.static_spec.shape_tuple[1]) == 1
        ), "Only support only_k=True for MLA decompress"

        comptime page_size = Int(kv_blocks.static_spec.shape_tuple[3])
        comptime head_dim = Int(kv_blocks.static_spec.shape_tuple[5])
        comptime kv_num_heads = Int(kv_blocks.static_spec.shape_tuple[4])
        comptime kv_params = KVCacheStaticParams(kv_num_heads, head_dim, True)

        var kv_collection = generic_get_paged_cache_with_scales[
            kv_dtype,
            DType.float32,
            kv_params,
            page_size,
            quantization_granularity,
        ](
            LayoutTensor[kv_dtype, Layout.row_major[6](), MutAnyOrigin](
                kv_blocks.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[6]()].row_major(
                    kv_blocks.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout(UNKNOWN_VALUE), ImmutAnyOrigin](
                cache_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout(UNKNOWN_VALUE)].row_major(
                    cache_lengths.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                kv_lookup_table.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    kv_lookup_table.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.uint32, Layout.row_major[2](), ImmutAnyOrigin](
                max_lengths.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[2]()].row_major(
                    max_lengths.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
            LayoutTensor[DType.float32, Layout.row_major[6](), MutAnyOrigin](
                kv_scales.to_layout_tensor().ptr,
                RuntimeLayout[Layout.row_major[6]()].row_major(
                    kv_scales.to_layout_tensor().runtime_layout.shape.value
                ),
            ),
        )

        # Get the q_scales raw pointer for per-token Q scaling.
        var q_scale_ptr = UnsafePointer[
            Scalar[DType.float32], origin=MutAnyOrigin
        ](q_scales.to_layout_tensor().ptr)

        generic_flare_mla_decode_kv_cache_ragged[
            target=target,
            mask_str=mask_str,
            per_token_scale_rope_aware=per_token_scale_rope_aware != 0,
        ](
            q.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            kv_collection,
            layer_idx,
            scale,
            output.to_tile_tensor[DType.int64](),
            scalar_args.to_tile_tensor[DType.int64](),
            context,
            q_scale_ptr,
        )


@compiler.register("mo.mla.prefill.ragged.paged")
struct Struct_mla_prefill_ragged_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
        mask_str: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        k: InputTensor[dtype=dtype, rank=3, ...],
        v: InputTensor[dtype=dtype, rank=3, ...],
        buffer_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_flare_mla_prefill_kv_cache_ragged[
            target=target,
            mask_str=mask_str,
        ](
            q.to_tile_tensor[DType.int64](),
            k.to_tile_tensor[DType.int64](),
            v.to_tile_tensor[DType.int64](),
            buffer_row_offsets.to_tile_tensor[DType.int64](),
            cache_offsets.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            kv_collection,
            layer_idx,
            scale,
            output.to_tile_tensor[DType.int64](),
            context,
        )


@compiler.register("mo.mla.prefill.ragged.plan")
struct Struct_mla_prefill_ragged_plan:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        buffer_row_offsets: OutputTensor[dtype=DType.uint32, rank=2, ...],
        cache_offsets: OutputTensor[dtype=DType.uint32, rank=2, ...],
        buffer_lengths: OutputTensor[dtype=DType.int32, rank=1, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        buffer_tok_size: UInt32,
        context: DeviceContext,
    ) raises:
        comptime assert Int(kv_blocks.static_spec.shape_tuple[1]) == 1, (
            "Expected is_mla=True for MLA decompress, but found both k and"
            " v dimensions."
        )
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_flare_mla_prefill_ragged_paged_plan[target=target](
            input_row_offsets.to_layout_tensor(),
            kv_collection,
            layer_idx,
            buffer_tok_size,
            buffer_row_offsets.to_layout_tensor(),
            cache_offsets.to_layout_tensor(),
            buffer_lengths.to_layout_tensor(),
            context,
        )


@compiler.register("mo.mla.decompress.k.cache.ragged.paged")
struct Struct_mla_decompress_k_cache_ragged_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        target: StaticString,
    ](
        k_latent_buffer: OutputTensor[dtype=dtype, rank=2, ...],
        k_buffer: OutputTensor[dtype=dtype, rank=2, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        weight: InputTensor[dtype=dtype, rank=2, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_flare_mla_decompress_k_cache_ragged_paged[target=target](
            buffer_row_offsets_1d.to_layout_tensor(),
            cache_offsets_1d.to_layout_tensor(),
            buffer_length,
            weight.to_layout_tensor(),
            kv_collection,
            layer_idx,
            k_latent_buffer.to_layout_tensor(),
            k_buffer.to_layout_tensor(),
            context,
        )


@compiler.register("mo.mla.graph.prefill.paged.fp8")
struct Struct_mla_prefill_graph_paged:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        fp8_dtype: DType,
        fp8_scale_dtype: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=fp8_dtype, rank=2, ...],
        w_uv: InputTensor[dtype=fp8_dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        w_k_scale: InputTensor[dtype=fp8_scale_dtype, rank=2, ...],
        w_uv_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.prefill.paged.fp8 is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        mla_prefill_branch_fp8[
            m_scale_granularity=m_scale_granularity,
            n_scale_granularity=n_scale_granularity,
            k_scale_granularity=k_scale_granularity,
            mask_str=mask_str,
            kv_input_fn=kv_input_fn,
            target=target,
        ](
            output.to_tile_tensor[DType.int64](),
            q.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            freqs_cis.to_tile_tensor[DType.int64](),
            kv_norm_gamma.to_tile_tensor[DType.int64](),
            kv_collection,
            layer_idx,
            scale,
            epsilon,
            buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
            cache_offsets_1d.to_tile_tensor[DType.int64](),
            Int(buffer_length),
            w_k.to_tile_tensor[DType.int64](),
            w_k_scale.to_tile_tensor[DType.int64](),
            w_uv.to_tile_tensor[DType.int64](),
            w_uv_scale.to_tile_tensor[DType.int64](),
            context,
        )


@compiler.register("mo.mla.compute_dispatch_args.scalar")
struct Struct_mla_compute_dispatch_args_scalar:
    @always_inline
    @staticmethod
    def execute[
        num_heads: Int,
        is_fp8_kv: Bool,
        target: StaticString,
    ](
        output: OutputTensor[dtype=DType.int64, rank=1, ...],
        batch_size_tensor: InputTensor[dtype=DType.int64, rank=1, ...],
        max_cache_valid_length_tensor: InputTensor[
            dtype=DType.int64, rank=1, ...
        ],
        q_max_seq_len_tensor: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        comptime assert is_gpu[
            target
        ](), "mo.mla.compute_dispatch_args.scalar is only supported on GPU"

        var ctx = context
        var batch_size = Int(batch_size_tensor.unsafe_ptr()[0])
        var max_cache_valid_length = Int(
            max_cache_valid_length_tensor.unsafe_ptr()[0]
        )
        var q_max_seq_len = Int(q_max_seq_len_tensor.unsafe_ptr()[0])

        if batch_size < 0:
            raise Error("batch_size must be non-negative.")
        if batch_size == 0:
            output[0] = Int64(0)
            output[1] = Int64(q_max_seq_len)
            output[2] = Int64(1)
            return

        comptime sm_count = ctx.default_device_info.sm_count
        comptime _half_sms = sm_count // 2
        var scalars = compute_mla_dispatch_scalars[
            num_heads=num_heads,
            is_fp8_kv=is_fp8_kv,
            half_sms=_half_sms,
        ](
            batch_size,
            max_cache_valid_length,
            q_max_seq_len,
            sm_count,
        )

        output[0] = Int64(scalars[0])
        output[1] = Int64(scalars[1])
        output[2] = Int64(scalars[2])


@compiler.register("mo.mla.graph.decode.paged.fp8")
struct Struct_mla_decode_graph_paged_fp8:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        fp8_dtype: DType,
        fp8_scale_dtype: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        w_uk: InputTensor[dtype=fp8_dtype, rank=3, ...],
        w_uv: InputTensor[dtype=fp8_dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        w_uk_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        w_uv_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.decode.paged.fp8 is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
        var effective_split_len_proj = Int(
            effective_split_len_scalar.unsafe_ptr()[0]
        )

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.decode.paged.fp8",
            task_id=get_safe_task_id(context),
        ):
            mla_decode_branch_fp8[
                m_scale_granularity=m_scale_granularity,
                n_scale_granularity=n_scale_granularity,
                k_scale_granularity=k_scale_granularity,
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                w_uk.to_tile_tensor[DType.int64](),
                w_uk_scale.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                w_uv_scale.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.graph.decode.paged.fp8.sparse")
struct Struct_mla_decode_graph_paged_fp8_sparse:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        fp8_dtype: DType,
        fp8_scale_dtype: DType,
        cache_dtype: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        mask_str: StaticString,
        target: StaticString,
        indices_stride: Int,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        w_uk: InputTensor[dtype=fp8_dtype, rank=3, ...],
        w_uv: InputTensor[dtype=fp8_dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        w_uk_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        w_uv_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        sparse_indices: InputTensor[dtype=DType.int32, rank=2, ...],
        topk_lengths: InputTensor[dtype=DType.int32, rank=1, ...],
        attn_sink: InputTensor[dtype=DType.float32, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.decode.paged.fp8.sparse is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        comptime mla_page_size = Int(kv_blocks.static_spec.shape_tuple[3])
        var dev_ctx = context
        var num_indices_sparse = sparse_indices.size()

        var topk_lengths_ptr = UnsafePointer[Int32, MutAnyOrigin](
            topk_lengths.to_layout_tensor().ptr
        )
        var attn_sink_ptr = UnsafePointer[
            Scalar[DType.float32], origin=MutAnyOrigin
        ](attn_sink.to_layout_tensor().ptr)

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.decode.paged.fp8.sparse",
            task_id=get_safe_task_id(context),
        ):
            var scratch_sparse_indices = dev_ctx.enqueue_create_buffer[
                DType.int32
            ](num_indices_sparse)
            paged_sparse_kv_index_remap[
                target, mla_page_size, indices_stride, cache_dtype
            ](
                scratch_sparse_indices.unsafe_ptr(),
                sparse_indices,
                input_row_offsets,
                kv_lookup_table,
                kv_blocks,
                context,
            )
            var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
            var effective_split_len_proj = Int(
                effective_split_len_scalar.unsafe_ptr()[0]
            )
            mla_decode_branch_fp8[
                m_scale_granularity=m_scale_granularity,
                n_scale_granularity=n_scale_granularity,
                k_scale_granularity=k_scale_granularity,
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
                sparse_mla=True,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                w_uk.to_tile_tensor[DType.int64](),
                w_uk_scale.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                w_uv_scale.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                scratch_sparse_indices.unsafe_ptr().unsafe_origin_cast[
                    MutAnyOrigin
                ](),
                indices_stride,
                topk_lengths_ptr,
                attn_sink_ptr,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.graph.prefill.paged")
struct Struct_mla_prefill_graph_bf16_paged:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        kv_dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=DType.bfloat16, rank=3, ...],
        q: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=DType.bfloat16, rank=2, ...],
        w_uv: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.prefill.paged is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        mla_prefill_branch_bf16[
            mask_str=mask_str,
            kv_input_fn=kv_input_fn,
            target=target,
        ](
            output.to_tile_tensor[DType.int64](),
            q.to_tile_tensor[DType.int64](),
            input_row_offsets.to_tile_tensor[DType.int64](),
            freqs_cis.to_tile_tensor[DType.int64](),
            kv_norm_gamma.to_tile_tensor[DType.int64](),
            kv_collection,
            layer_idx,
            scale,
            epsilon,
            buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
            cache_offsets_1d.to_tile_tensor[DType.int64](),
            Int(buffer_length),
            w_k.to_tile_tensor[DType.int64](),
            w_uv.to_tile_tensor[DType.int64](),
            context,
        )


@compiler.register("mo.mla.graph.decode.paged")
struct Struct_mla_decode_graph_bf16_paged:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        kv_dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=DType.bfloat16, rank=3, ...],
        q: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        w_uk: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        w_uv: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.decode.paged is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
        var effective_split_len_proj = Int(
            effective_split_len_scalar.unsafe_ptr()[0]
        )

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.decode.paged",
            task_id=get_safe_task_id(context),
        ):
            mla_decode_branch_bf16[
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                w_uk.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.graph.prefill.decode.paged.fp8")
struct Struct_mla_prefill_graph_decode_paged_fp8:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        fp8_dtype: DType,
        fp8_scale_dtype: DType,
        cache_dtype: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=fp8_dtype, rank=2, ...],
        w_uk: InputTensor[dtype=fp8_dtype, rank=3, ...],
        w_uv: InputTensor[dtype=fp8_dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        w_k_scale: InputTensor[dtype=fp8_scale_dtype, rank=2, ...],
        w_uk_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        w_uv_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.prefill.decode.paged.fp8 is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
        var effective_split_len_proj = Int(
            effective_split_len_scalar.unsafe_ptr()[0]
        )

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.prefill.decode.paged.fp8",
            task_id=get_safe_task_id(context),
        ):
            mla_prefill_decode_graph_fp8[
                m_scale_granularity=m_scale_granularity,
                n_scale_granularity=n_scale_granularity,
                k_scale_granularity=k_scale_granularity,
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
                cache_offsets_1d.to_tile_tensor[DType.int64](),
                Int(buffer_length),
                Int(kv_collection.max_seq_length),
                w_k.to_tile_tensor[DType.int64](),
                w_k_scale.to_tile_tensor[DType.int64](),
                w_uk.to_tile_tensor[DType.int64](),
                w_uk_scale.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                w_uv_scale.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.graph.prefill.decode.paged.fp8.sparse")
struct Struct_mla_prefill_graph_decode_paged_fp8_sparse:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        fp8_dtype: DType,
        fp8_scale_dtype: DType,
        cache_dtype: DType,
        //,
        m_scale_granularity: Int,
        n_scale_granularity: Int,
        k_scale_granularity: Int,
        mask_str: StaticString,
        target: StaticString,
        indices_stride: Int,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=fp8_dtype, rank=2, ...],
        w_uk: InputTensor[dtype=fp8_dtype, rank=3, ...],
        w_uv: InputTensor[dtype=fp8_dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        w_k_scale: InputTensor[dtype=fp8_scale_dtype, rank=2, ...],
        w_uk_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        w_uv_scale: InputTensor[dtype=fp8_scale_dtype, rank=3, ...],
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        sparse_indices: InputTensor[dtype=DType.int32, rank=2, ...],
        topk_lengths: InputTensor[dtype=DType.int32, rank=1, ...],
        attn_sink: InputTensor[dtype=DType.float32, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[target](), (
            "mo.mla.graph.prefill.decode.paged.fp8.sparse is only supported"
            " on GPU"
        )

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        comptime mla_page_size = Int(kv_blocks.static_spec.shape_tuple[3])
        var dev_ctx = context
        var num_indices_sparse = sparse_indices.size()

        var topk_lengths_ptr = UnsafePointer[Int32, MutAnyOrigin](
            topk_lengths.to_layout_tensor().ptr
        )
        var attn_sink_ptr = UnsafePointer[
            Scalar[DType.float32], origin=MutAnyOrigin
        ](attn_sink.to_layout_tensor().ptr)

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.prefill.decode.paged.fp8.sparse",
            task_id=get_safe_task_id(context),
        ):
            var scratch_sparse_indices = dev_ctx.enqueue_create_buffer[
                DType.int32
            ](num_indices_sparse)
            paged_sparse_kv_index_remap[
                target, mla_page_size, indices_stride, cache_dtype
            ](
                scratch_sparse_indices.unsafe_ptr(),
                sparse_indices,
                input_row_offsets,
                kv_lookup_table,
                kv_blocks,
                context,
            )
            var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
            var effective_split_len_proj = Int(
                effective_split_len_scalar.unsafe_ptr()[0]
            )
            mla_prefill_decode_graph_fp8[
                m_scale_granularity=m_scale_granularity,
                n_scale_granularity=n_scale_granularity,
                k_scale_granularity=k_scale_granularity,
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
                sparse_mla=True,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
                cache_offsets_1d.to_tile_tensor[DType.int64](),
                Int(buffer_length),
                Int(kv_collection.max_seq_length),
                w_k.to_tile_tensor[DType.int64](),
                w_k_scale.to_tile_tensor[DType.int64](),
                w_uk.to_tile_tensor[DType.int64](),
                w_uk_scale.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                w_uv_scale.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                scratch_sparse_indices.unsafe_ptr().unsafe_origin_cast[
                    MutAnyOrigin
                ](),
                indices_stride,
                topk_lengths_ptr,
                attn_sink_ptr,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.prefill.sparse.paged")
struct Struct_mla_prefill_sparse_paged:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        dtype: DType,
        cache_dtype: DType,
        //,
        target: StaticString,
        indices_stride: Int,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=cache_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        sparse_indices: InputTensor[dtype=DType.int32, rank=2, ...],
        topk_lengths: InputTensor[dtype=DType.int32, rank=1, ...],
        attn_sink: InputTensor[dtype=DType.float32, rank=1, ...],
        scale: Float32,
        context: DeviceContext,
    ) raises:
        comptime assert is_gpu[
            target
        ](), "mo.mla.prefill.sparse.paged is only supported on GPU"

        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        # The underlying kernel asserts qk_depth == 576, num_q_heads == 128,
        # num_kv_heads == 1; pull those from the input static shapes.
        comptime num_q_heads = Int(q.static_spec.shape_tuple[1])
        comptime qk_depth = Int(q.static_spec.shape_tuple[2])
        comptime v_depth = Int(output.static_spec.shape_tuple[2])
        comptime mla_page_size = Int(kv_blocks.static_spec.shape_tuple[3])

        var dev_ctx = context
        var num_indices_sparse = sparse_indices.size()

        var attn_sink_ptr = UnsafePointer[
            Scalar[DType.float32], origin=ImmutAnyOrigin
        ](attn_sink.to_layout_tensor().ptr)

        var k_cache = kv_collection.get_key_cache(Int(layer_idx))

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.prefill.sparse.paged",
            task_id=get_safe_task_id(context),
        ):
            # Logical → physical sparse index remap. The kernel expects
            # each selected key as `Int32(physical_block_id * page_size +
            # token_offset_within_page)`; the indexer emits logical
            # `[0, cache_length)` positions, so we remap into a scratch
            # buffer here.
            var scratch_sparse_indices = dev_ctx.enqueue_create_buffer[
                DType.int32
            ](num_indices_sparse)
            paged_sparse_kv_index_remap[
                target, mla_page_size, indices_stride, cache_dtype
            ](
                scratch_sparse_indices.unsafe_ptr(),
                sparse_indices,
                input_row_offsets,
                kv_lookup_table,
                kv_blocks,
                context,
            )

            # The kernel's `indices` / `topk_lengths` tile tensors are
            # `DType.uint32`. Invalid sparse slots are encoded as `Int32(-1)`
            # which has the same bit pattern as `UInt32(0xFFFFFFFF)`; the
            # producer in the kernel reads them as int32 and rejects the
            # negative ones (cf. the `idx >= 0` check in the gather4 path),
            # so reinterpreting the bits via `bitcast` is sound.
            var indices_tt = TileTensor(
                scratch_sparse_indices.unsafe_ptr().bitcast[
                    Scalar[DType.uint32]
                ](),
                row_major(num_indices_sparse),
            )
            var topk_lengths_tt = TileTensor(
                topk_lengths.to_layout_tensor().ptr.bitcast[
                    Scalar[DType.uint32]
                ](),
                row_major(Int(topk_lengths.dim_size(0))),
            )

            mla_sm100_prefill_sparse[
                num_q_heads=num_q_heads,
                qk_depth=qk_depth,
                v_depth=v_depth,
                indices_stride=indices_stride,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                k_cache,
                indices_tt,
                topk_lengths_tt,
                attn_sink_ptr,
                scale,
                context,
            )


@compiler.register("mo.mla.graph.prefill.decode.paged")
struct Struct_mla_prefill_graph_decode_bf16_paged:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        kv_dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=DType.bfloat16, rank=3, ...],
        q: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=DType.bfloat16, rank=2, ...],
        w_uk: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        w_uv: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[
            target
        ](), "mo.mla.graph.prefill.decode.paged is only supported on GPU"

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
        var effective_split_len_proj = Int(
            effective_split_len_scalar.unsafe_ptr()[0]
        )

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.prefill.decode.paged",
            task_id=get_safe_task_id(context),
        ):
            mla_prefill_decode_graph_bf16[
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
                cache_offsets_1d.to_tile_tensor[DType.int64](),
                Int(buffer_length),
                Int(kv_collection.max_seq_length),
                w_k.to_tile_tensor[DType.int64](),
                w_uk.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.mla.graph.prefill.decode.paged.quantized")
struct Struct_mla_prefill_graph_decode_bf16_paged_quantized:
    @always_inline
    @staticmethod
    @parameter
    def execute[
        kv_dtype: DType,
        freq_dtype: DType,
        gamma_dtype: DType,
        scales_dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
    ](
        output: OutputTensor[dtype=DType.bfloat16, rank=3, ...],
        q: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv: FusedInputTensor[dtype=DType.bfloat16, rank=2, ...],
        input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        freqs_cis: InputTensor[dtype=freq_dtype, rank=2, ...],
        kv_norm_gamma: InputTensor[dtype=gamma_dtype, rank=1, ...],
        buffer_row_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        cache_offsets_1d: InputTensor[dtype=DType.uint32, rank=1, ...],
        buffer_length: Int32,
        w_k: InputTensor[dtype=DType.bfloat16, rank=2, ...],
        w_uk: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        w_uv: InputTensor[dtype=DType.bfloat16, rank=3, ...],
        kv_blocks: MutableInputTensor[dtype=kv_dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        kv_scales: MutableInputTensor[dtype=scales_dtype, rank=6, ...],
        layer_idx: UInt32,
        scale: Float32,
        epsilon: Float32,
        scalar_args: InputTensor[dtype=DType.int64, rank=1, ...],
        num_partitions_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        effective_split_len_scalar: InputTensor[dtype=DType.int64, rank=1, ...],
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )

        comptime assert is_gpu[target](), (
            "mo.mla.graph.prefill.decode.paged.quantized is only supported"
            " on GPU"
        )

        @parameter
        @always_inline
        def kv_input_fn[
            width: Int
        ](coords: IndexList[2]) -> SIMD[DType.bfloat16, width]:
            return kv._lambda_load[width=width, element_alignment=width](coords)

        var num_partitions_proj = Int(num_partitions_scalar.unsafe_ptr()[0])
        var effective_split_len_proj = Int(
            effective_split_len_scalar.unsafe_ptr()[0]
        )

        with Trace[TraceLevel.OP, target=target](
            "mo.mla.graph.prefill.decode.paged.quantized",
            task_id=get_safe_task_id(context),
        ):
            mla_prefill_decode_graph_bf16[
                mask_str=mask_str,
                kv_input_fn=kv_input_fn,
                target=target,
            ](
                output.to_tile_tensor[DType.int64](),
                q.to_tile_tensor[DType.int64](),
                input_row_offsets.to_tile_tensor[DType.int64](),
                freqs_cis.to_tile_tensor[DType.int64](),
                kv_norm_gamma.to_tile_tensor[DType.int64](),
                kv_collection,
                layer_idx,
                scale,
                epsilon,
                buffer_row_offsets_1d.to_tile_tensor[DType.int64](),
                cache_offsets_1d.to_tile_tensor[DType.int64](),
                Int(buffer_length),
                Int(kv_collection.max_seq_length),
                w_k.to_tile_tensor[DType.int64](),
                w_uk.to_tile_tensor[DType.int64](),
                w_uv.to_tile_tensor[DType.int64](),
                scalar_args.to_tile_tensor[DType.int64](),
                context,
                num_partitions_in=num_partitions_proj,
                effective_split_len_in=effective_split_len_proj,
            )


@compiler.register("mo.cross_attention.ragged.paged")
struct Struct_cross_attention_ragged_paged:
    @always_inline
    @staticmethod
    def execute[
        dtype: DType,
        //,
        mask_str: StaticString,
        target: StaticString,
        local_window_size: Int = -1,
    ](
        output: OutputTensor[dtype=dtype, rank=3, ...],
        q: InputTensor[dtype=dtype, rank=3, ...],
        q_input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        q_max_seq_len: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_input_row_offsets: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_blocks: MutableInputTensor[dtype=dtype, rank=6, ...],
        cache_lengths: InputTensor[dtype=DType.uint32, rank=1, ...],
        kv_lookup_table: InputTensor[dtype=DType.uint32, rank=2, ...],
        max_lengths: InputTensor[dtype=DType.uint32, rank=2, ...],
        layer_idx: UInt32,
        scale: Float32,
        context: DeviceContext,
    ) raises:
        var kv_collection = generic_get_paged_cache(
            kv_blocks,
            cache_lengths,
            kv_lookup_table,
            max_lengths,
        )
        generic_cross_attention_kv_cache[
            mask_str=mask_str,
            local_window_size=local_window_size,
            target=target,
        ](
            q.to_layout_tensor(),
            q_input_row_offsets.to_layout_tensor(),
            q_max_seq_len.to_layout_tensor(),
            kv_input_row_offsets.to_layout_tensor(),
            kv_collection,
            layer_idx,
            scale,
            output.to_layout_tensor(),
            context,
        )
