
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.03

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.15    1.17    1.44    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.17    0.00    1.64 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.40    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  1.24   slack (MET)


Startpoint: data_valid (input port clocked by core_clock)
Endpoint: crc_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    10    0.10    0.00    0.00    0.20 ^ data_valid (in)
                                         data_valid (net)
                  0.00    0.00    0.20 ^ _47_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.05    0.04    0.24 v _47_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _00_ (net)
                  0.05    0.00    0.24 v crc_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.15    1.17    1.44    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.17    0.00    1.64 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.12    0.45    0.45 ^ crc_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         crc_reflected[6] (net)
                  0.12    0.00    0.45 ^ _42_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.03    0.13    0.30    0.75 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.13    0.00    0.75 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.09    0.32    1.07 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.09    0.00    1.07 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    1.69 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    1.69 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.12    1.81 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.22    0.00    1.81 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    16    0.15    1.17    1.44    1.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.17    0.00    1.64 ^ crc_out[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_out[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.32    9.68   library recovery time
                                  9.68   data required time
-----------------------------------------------------------------------------
                                  9.68   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  8.04   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.12    0.45    0.45 ^ crc_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         crc_reflected[6] (net)
                  0.12    0.00    0.45 ^ _42_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     4    0.03    0.13    0.30    0.75 v _42_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _08_ (net)
                  0.13    0.00    0.75 v _44_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.09    0.32    1.07 ^ _44_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _10_ (net)
                  0.09    0.00    1.07 ^ _56_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
     1    0.01    0.09    0.62    1.69 v _56_/Z (gf180mcu_fd_sc_mcu9t5v0__xor3_2)
                                         _20_ (net)
                  0.09    0.00    1.69 v _58_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.22    0.12    1.81 ^ _58_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _02_ (net)
                  0.22    0.00    1.81 ^ crc_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.81   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ crc_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  8.03   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.28e-03   3.24e-04   9.24e-09   3.61e-03  40.3%
Combinational          4.46e-03   8.81e-04   1.13e-08   5.34e-03  59.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.74e-03   1.21e-03   2.05e-08   8.95e-03 100.0%
                          86.5%      13.5%       0.0%
