Analysis & Synthesis report for CPU
Sat May 06 20:16:57 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "MA2WBreg:MA2WB"
 14. Port Connectivity Checks: "EX2MAreg:EX2MA"
 15. Port Connectivity Checks: "OR2EXreg:OR2EX"
 16. Port Connectivity Checks: "ID2ORreg:ID2OR"
 17. Port Connectivity Checks: "mux_4_1:mux_adder_B"
 18. Port Connectivity Checks: "mux_4_1_1:mux_alu_carry"
 19. Port Connectivity Checks: "mux_4_1:mux_alu_a"
 20. Port Connectivity Checks: "prog_reg:reg_file|mux_2_1:reset_MUX"
 21. Port Connectivity Checks: "controller:decoder"
 22. Port Connectivity Checks: "ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:15:unit"
 23. Port Connectivity Checks: "ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:0:unit"
 24. Port Connectivity Checks: "ADDER:adder1"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 06 20:16:56 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,877                                       ;
;     Total combinational functions  ; 3,394                                       ;
;     Dedicated logic registers      ; 4,618                                       ;
; Total registers                    ; 4618                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M25SAE144C8G     ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; Gates.vhdl                       ; yes             ; User VHDL File  ; C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl      ;         ;
; Components.vhdl                  ; yes             ; User VHDL File  ; C:/Users/aryav/Desktop/lifeofpi/Components.vhdl ;         ;
; CPU_tb.vhd                       ; yes             ; User VHDL File  ; C:/Users/aryav/Desktop/lifeofpi/CPU_tb.vhd      ;         ;
; CPU.vhd                          ; yes             ; User VHDL File  ; C:/Users/aryav/Desktop/lifeofpi/CPU.vhd         ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,877     ;
;                                             ;           ;
; Total combinational functions               ; 3394      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3069      ;
;     -- 3 input functions                    ; 289       ;
;     -- <=2 input functions                  ; 36        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3394      ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 4618      ;
;     -- Dedicated logic registers            ; 4618      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4618      ;
; Total fan-out                               ; 26711     ;
; Average fan-out                             ; 3.31      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                           ; Entity Name     ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------+-----------------+--------------+
; |CPU                                                ; 3394 (10)           ; 4618 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |CPU                                                          ; CPU             ; work         ;
;    |ADDER:adder1|                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ADDER:adder1                                             ; ADDER           ; work         ;
;       |ADDER_unit_cell:\unit_cell_generate:10:unit| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:10:unit ; ADDER_unit_cell ; work         ;
;       |ADDER_unit_cell:\unit_cell_generate:13:unit| ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:13:unit ; ADDER_unit_cell ; work         ;
;       |ADDER_unit_cell:\unit_cell_generate:4:unit|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:4:unit  ; ADDER_unit_cell ; work         ;
;       |ADDER_unit_cell:\unit_cell_generate:7:unit|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:7:unit  ; ADDER_unit_cell ; work         ;
;    |ALU:alu_comp|                                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp                                             ; ALU             ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:0:unit|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:0:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:10:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:10:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:11:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:11:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:12:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:12:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:13:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:13:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:14:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:14:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:15:unit|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:15:unit   ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:1:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:1:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:2:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:2:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:3:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:3:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:4:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:4:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:5:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:5:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:6:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:6:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:7:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:7:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:8:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:8:unit    ; ALU_unit_cell   ; work         ;
;       |ALU_unit_cell:\unit_cell_generate:9:unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:9:unit    ; ALU_unit_cell   ; work         ;
;    |CZreg:CZFlags|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|CZreg:CZFlags                                            ; CZreg           ; work         ;
;    |EX2MAreg:EX2MA|                                 ; 0 (0)               ; 76 (76)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|EX2MAreg:EX2MA                                           ; EX2MAreg        ; work         ;
;    |ID2ORreg:ID2OR|                                 ; 1 (1)               ; 54 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ID2ORreg:ID2OR                                           ; ID2ORreg        ; work         ;
;       |alpha:reset_wr_latch|                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|ID2ORreg:ID2OR|alpha:reset_wr_latch                      ; alpha           ; work         ;
;    |IF2IDreg:IF2ID|                                 ; 0 (0)               ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|IF2IDreg:IF2ID                                           ; IF2IDreg        ; work         ;
;    |MA2WBreg:MA2WB|                                 ; 1 (1)               ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|MA2WBreg:MA2WB                                           ; MA2WBreg        ; work         ;
;    |Memory_Code:InstructionMemory|                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Memory_Code:InstructionMemory                            ; Memory_Code     ; work         ;
;    |Memory_Data:DataMemory|                         ; 317 (317)           ; 4096 (4096)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|Memory_Data:DataMemory                                   ; Memory_Data     ; work         ;
;    |OR2EXreg:OR2EX|                                 ; 2 (2)               ; 90 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OR2EXreg:OR2EX                                           ; OR2EXreg        ; work         ;
;       |alpha:reset_wr_latch|                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OR2EXreg:OR2EX|alpha:reset_wr_latch                      ; alpha           ; work         ;
;    |OR_2:ID2OR_reset_WR_OR|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|OR_2:ID2OR_reset_WR_OR                                   ; OR_2            ; work         ;
;    |alpha:alpha_0|                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|alpha:alpha_0                                            ; alpha           ; work         ;
;    |bbD1:D1BlackBox|                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|bbD1:D1BlackBox                                          ; bbD1            ; work         ;
;    |bbD2:D2BlackBox|                                ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|bbD2:D2BlackBox                                          ; bbD2            ; work         ;
;    |controller:decoder|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|controller:decoder                                       ; controller      ; work         ;
;    |custom_encoder:customencoder|                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|custom_encoder:customencoder                             ; custom_encoder  ; work         ;
;    |mux_2_1:Mem_out_MUX|                            ; 2736 (2736)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2_1:Mem_out_MUX                                      ; mux_2_1         ; work         ;
;    |mux_2_1:mux_alu_b|                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_2_1:mux_alu_b                                        ; mux_2_1         ; work         ;
;    |mux_4_1:RF_D1_Mux|                              ; 71 (71)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_4_1:RF_D1_Mux                                        ; mux_4_1         ; work         ;
;    |mux_4_1:RF_D2_Mux|                              ; 116 (116)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|mux_4_1:RF_D2_Mux                                        ; mux_4_1         ; work         ;
;    |prog_reg:reg_file|                              ; 29 (29)             ; 239 (15)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file                                        ; prog_reg        ; work         ;
;       |T_reg:reg1|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg1                             ; T_reg           ; work         ;
;       |T_reg:reg2|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg2                             ; T_reg           ; work         ;
;       |T_reg:reg3|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg3                             ; T_reg           ; work         ;
;       |T_reg:reg4|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg4                             ; T_reg           ; work         ;
;       |T_reg:reg5|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg5                             ; T_reg           ; work         ;
;       |T_reg:reg6|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg6                             ; T_reg           ; work         ;
;       |T_reg:reg7|                                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|prog_reg:reg_file|T_reg:reg7                             ; T_reg           ; work         ;
;    |subtractor:subtractor0|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CPU|subtractor:subtractor0                                   ; subtractor      ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+------------------------------------------------+--------------------------------------------+
; Register name                                  ; Reason for Removal                         ;
+------------------------------------------------+--------------------------------------------+
; OR2EXreg:OR2EX|E9_output_p[9..15]              ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|E9_output_s[9..15]              ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS9_p[0,10..15]                 ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS6_p[0,7..15]                  ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_p[9..15]              ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_s[9..15]              ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS9_s[0,10..15]                 ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS6_s[0,7..15]                  ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|E9_output_p[9..15]              ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|E9_output_s[9..15]              ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_p[0,10..15]                 ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS6_p[0,7..15]                  ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_s[0,10..15]                 ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS6_s[0,7..15]                  ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|SE6_output_p[6..15]             ; Merged with OR2EXreg:OR2EX|SE6_output_p[5] ;
; OR2EXreg:OR2EX|SE6_output_s[6..15]             ; Merged with OR2EXreg:OR2EX|SE6_output_s[5] ;
; ID2ORreg:ID2OR|EX_st_p[2]                      ; Merged with ID2ORreg:ID2OR|EX_st_p[0]      ;
; ID2ORreg:ID2OR|opcode_p[0]                     ; Merged with ID2ORreg:ID2OR|LS9_p[1]        ;
; ID2ORreg:ID2OR|instr_8_0_p[0]                  ; Merged with ID2ORreg:ID2OR|LS9_p[1]        ;
; ID2ORreg:ID2OR|instr_5_0_p[0]                  ; Merged with ID2ORreg:ID2OR|LS9_p[1]        ;
; ID2ORreg:ID2OR|LS6_p[1]                        ; Merged with ID2ORreg:ID2OR|LS9_p[1]        ;
; ID2ORreg:ID2OR|opcode_p[1]                     ; Merged with ID2ORreg:ID2OR|LS9_p[2]        ;
; ID2ORreg:ID2OR|instr_8_0_p[1]                  ; Merged with ID2ORreg:ID2OR|LS9_p[2]        ;
; ID2ORreg:ID2OR|instr_5_0_p[1]                  ; Merged with ID2ORreg:ID2OR|LS9_p[2]        ;
; ID2ORreg:ID2OR|LS6_p[2]                        ; Merged with ID2ORreg:ID2OR|LS9_p[2]        ;
; ID2ORreg:ID2OR|instr_8_0_p[2]                  ; Merged with ID2ORreg:ID2OR|LS9_p[3]        ;
; ID2ORreg:ID2OR|instr_5_0_p[2]                  ; Merged with ID2ORreg:ID2OR|LS9_p[3]        ;
; ID2ORreg:ID2OR|LS6_p[3]                        ; Merged with ID2ORreg:ID2OR|LS9_p[3]        ;
; ID2ORreg:ID2OR|instr_8_0_p[3]                  ; Merged with ID2ORreg:ID2OR|LS9_p[4]        ;
; ID2ORreg:ID2OR|instr_5_3_p[0]                  ; Merged with ID2ORreg:ID2OR|LS9_p[4]        ;
; ID2ORreg:ID2OR|instr_5_0_p[3]                  ; Merged with ID2ORreg:ID2OR|LS9_p[4]        ;
; ID2ORreg:ID2OR|LS6_p[4]                        ; Merged with ID2ORreg:ID2OR|LS9_p[4]        ;
; ID2ORreg:ID2OR|instr_8_0_p[4]                  ; Merged with ID2ORreg:ID2OR|LS9_p[5]        ;
; ID2ORreg:ID2OR|instr_5_3_p[1]                  ; Merged with ID2ORreg:ID2OR|LS9_p[5]        ;
; ID2ORreg:ID2OR|instr_5_0_p[4]                  ; Merged with ID2ORreg:ID2OR|LS9_p[5]        ;
; ID2ORreg:ID2OR|LS6_p[5]                        ; Merged with ID2ORreg:ID2OR|LS9_p[5]        ;
; ID2ORreg:ID2OR|instr_8_0_p[5]                  ; Merged with ID2ORreg:ID2OR|LS9_p[6]        ;
; ID2ORreg:ID2OR|instr_5_3_p[2]                  ; Merged with ID2ORreg:ID2OR|LS9_p[6]        ;
; ID2ORreg:ID2OR|instr_5_0_p[5]                  ; Merged with ID2ORreg:ID2OR|LS9_p[6]        ;
; ID2ORreg:ID2OR|LS6_p[6]                        ; Merged with ID2ORreg:ID2OR|LS9_p[6]        ;
; ID2ORreg:ID2OR|instr_8_6_p[0]                  ; Merged with ID2ORreg:ID2OR|LS9_p[7]        ;
; ID2ORreg:ID2OR|instr_8_0_p[6]                  ; Merged with ID2ORreg:ID2OR|LS9_p[7]        ;
; ID2ORreg:ID2OR|instr_8_6_p[1]                  ; Merged with ID2ORreg:ID2OR|LS9_p[8]        ;
; ID2ORreg:ID2OR|instr_8_0_p[7]                  ; Merged with ID2ORreg:ID2OR|LS9_p[8]        ;
; ID2ORreg:ID2OR|instr_8_6_p[2]                  ; Merged with ID2ORreg:ID2OR|LS9_p[9]        ;
; ID2ORreg:ID2OR|instr_8_0_p[8]                  ; Merged with ID2ORreg:ID2OR|LS9_p[9]        ;
; IF2IDreg:IF2ID|pcp[0]                          ; Merged with IF2IDreg:IF2ID|pc2p[0]         ;
; IF2IDreg:IF2ID|pcs[0]                          ; Merged with IF2IDreg:IF2ID|pc2s[0]         ;
; ID2ORreg:ID2OR|EX_st_s[2]                      ; Merged with ID2ORreg:ID2OR|EX_st_s[0]      ;
; ID2ORreg:ID2OR|opcode_s[0]                     ; Merged with ID2ORreg:ID2OR|LS9_s[1]        ;
; ID2ORreg:ID2OR|instr_8_0_s[0]                  ; Merged with ID2ORreg:ID2OR|LS9_s[1]        ;
; ID2ORreg:ID2OR|instr_5_0_s[0]                  ; Merged with ID2ORreg:ID2OR|LS9_s[1]        ;
; ID2ORreg:ID2OR|LS6_s[1]                        ; Merged with ID2ORreg:ID2OR|LS9_s[1]        ;
; ID2ORreg:ID2OR|opcode_s[1]                     ; Merged with ID2ORreg:ID2OR|LS9_s[2]        ;
; ID2ORreg:ID2OR|instr_8_0_s[1]                  ; Merged with ID2ORreg:ID2OR|LS9_s[2]        ;
; ID2ORreg:ID2OR|instr_5_0_s[1]                  ; Merged with ID2ORreg:ID2OR|LS9_s[2]        ;
; ID2ORreg:ID2OR|LS6_s[2]                        ; Merged with ID2ORreg:ID2OR|LS9_s[2]        ;
; ID2ORreg:ID2OR|instr_8_0_s[2]                  ; Merged with ID2ORreg:ID2OR|LS9_s[3]        ;
; ID2ORreg:ID2OR|instr_5_0_s[2]                  ; Merged with ID2ORreg:ID2OR|LS9_s[3]        ;
; ID2ORreg:ID2OR|LS6_s[3]                        ; Merged with ID2ORreg:ID2OR|LS9_s[3]        ;
; ID2ORreg:ID2OR|instr_8_0_s[3]                  ; Merged with ID2ORreg:ID2OR|LS9_s[4]        ;
; ID2ORreg:ID2OR|instr_5_3_s[0]                  ; Merged with ID2ORreg:ID2OR|LS9_s[4]        ;
; ID2ORreg:ID2OR|instr_5_0_s[3]                  ; Merged with ID2ORreg:ID2OR|LS9_s[4]        ;
; ID2ORreg:ID2OR|LS6_s[4]                        ; Merged with ID2ORreg:ID2OR|LS9_s[4]        ;
; ID2ORreg:ID2OR|instr_8_0_s[4]                  ; Merged with ID2ORreg:ID2OR|LS9_s[5]        ;
; ID2ORreg:ID2OR|instr_5_3_s[1]                  ; Merged with ID2ORreg:ID2OR|LS9_s[5]        ;
; ID2ORreg:ID2OR|instr_5_0_s[4]                  ; Merged with ID2ORreg:ID2OR|LS9_s[5]        ;
; ID2ORreg:ID2OR|LS6_s[5]                        ; Merged with ID2ORreg:ID2OR|LS9_s[5]        ;
; ID2ORreg:ID2OR|instr_8_0_s[5]                  ; Merged with ID2ORreg:ID2OR|LS9_s[6]        ;
; ID2ORreg:ID2OR|instr_5_3_s[2]                  ; Merged with ID2ORreg:ID2OR|LS9_s[6]        ;
; ID2ORreg:ID2OR|instr_5_0_s[5]                  ; Merged with ID2ORreg:ID2OR|LS9_s[6]        ;
; ID2ORreg:ID2OR|LS6_s[6]                        ; Merged with ID2ORreg:ID2OR|LS9_s[6]        ;
; ID2ORreg:ID2OR|instr_8_6_s[0]                  ; Merged with ID2ORreg:ID2OR|LS9_s[7]        ;
; ID2ORreg:ID2OR|instr_8_0_s[6]                  ; Merged with ID2ORreg:ID2OR|LS9_s[7]        ;
; ID2ORreg:ID2OR|instr_8_6_s[1]                  ; Merged with ID2ORreg:ID2OR|LS9_s[8]        ;
; ID2ORreg:ID2OR|instr_8_0_s[7]                  ; Merged with ID2ORreg:ID2OR|LS9_s[8]        ;
; ID2ORreg:ID2OR|instr_8_6_s[2]                  ; Merged with ID2ORreg:ID2OR|LS9_s[9]        ;
; ID2ORreg:ID2OR|instr_8_0_s[8]                  ; Merged with ID2ORreg:ID2OR|LS9_s[9]        ;
; ID2ORreg:ID2OR|PC_p[0]                         ; Merged with ID2ORreg:ID2OR|PC2_p[0]        ;
; OR2EXreg:OR2EX|EX_st_p[2]                      ; Merged with OR2EXreg:OR2EX|EX_st_p[0]      ;
; OR2EXreg:OR2EX|opcode_p[0]                     ; Merged with OR2EXreg:OR2EX|LS9_p[1]        ;
; OR2EXreg:OR2EX|E9_output_p[0]                  ; Merged with OR2EXreg:OR2EX|LS9_p[1]        ;
; OR2EXreg:OR2EX|SE6_output_p[0]                 ; Merged with OR2EXreg:OR2EX|LS9_p[1]        ;
; OR2EXreg:OR2EX|LS6_p[1]                        ; Merged with OR2EXreg:OR2EX|LS9_p[1]        ;
; OR2EXreg:OR2EX|opcode_p[1]                     ; Merged with OR2EXreg:OR2EX|LS9_p[2]        ;
; OR2EXreg:OR2EX|E9_output_p[1]                  ; Merged with OR2EXreg:OR2EX|LS9_p[2]        ;
; OR2EXreg:OR2EX|SE6_output_p[1]                 ; Merged with OR2EXreg:OR2EX|LS9_p[2]        ;
; OR2EXreg:OR2EX|LS6_p[2]                        ; Merged with OR2EXreg:OR2EX|LS9_p[2]        ;
; OR2EXreg:OR2EX|E9_output_p[2]                  ; Merged with OR2EXreg:OR2EX|LS9_p[3]        ;
; OR2EXreg:OR2EX|SE6_output_p[2]                 ; Merged with OR2EXreg:OR2EX|LS9_p[3]        ;
; OR2EXreg:OR2EX|LS6_p[3]                        ; Merged with OR2EXreg:OR2EX|LS9_p[3]        ;
; OR2EXreg:OR2EX|E9_output_p[3]                  ; Merged with OR2EXreg:OR2EX|LS9_p[4]        ;
; OR2EXreg:OR2EX|SE6_output_p[3]                 ; Merged with OR2EXreg:OR2EX|LS9_p[4]        ;
; OR2EXreg:OR2EX|LS6_p[4]                        ; Merged with OR2EXreg:OR2EX|LS9_p[4]        ;
; OR2EXreg:OR2EX|E9_output_p[4]                  ; Merged with OR2EXreg:OR2EX|LS9_p[5]        ;
; OR2EXreg:OR2EX|SE6_output_p[4]                 ; Merged with OR2EXreg:OR2EX|LS9_p[5]        ;
; OR2EXreg:OR2EX|LS6_p[5]                        ; Merged with OR2EXreg:OR2EX|LS9_p[5]        ;
; OR2EXreg:OR2EX|E9_output_p[5]                  ; Merged with OR2EXreg:OR2EX|LS9_p[6]        ;
; OR2EXreg:OR2EX|SE6_output_p[5]                 ; Merged with OR2EXreg:OR2EX|LS9_p[6]        ;
; OR2EXreg:OR2EX|LS6_p[6]                        ; Merged with OR2EXreg:OR2EX|LS9_p[6]        ;
; OR2EXreg:OR2EX|E9_output_p[6]                  ; Merged with OR2EXreg:OR2EX|LS9_p[7]        ;
; OR2EXreg:OR2EX|E9_output_p[7]                  ; Merged with OR2EXreg:OR2EX|LS9_p[8]        ;
; OR2EXreg:OR2EX|E9_output_p[8]                  ; Merged with OR2EXreg:OR2EX|LS9_p[9]        ;
; OR2EXreg:OR2EX|EX_st_s[2]                      ; Merged with OR2EXreg:OR2EX|EX_st_s[0]      ;
; OR2EXreg:OR2EX|opcode_s[0]                     ; Merged with OR2EXreg:OR2EX|LS9_s[1]        ;
; OR2EXreg:OR2EX|E9_output_s[0]                  ; Merged with OR2EXreg:OR2EX|LS9_s[1]        ;
; OR2EXreg:OR2EX|SE6_output_s[0]                 ; Merged with OR2EXreg:OR2EX|LS9_s[1]        ;
; OR2EXreg:OR2EX|LS6_s[1]                        ; Merged with OR2EXreg:OR2EX|LS9_s[1]        ;
; OR2EXreg:OR2EX|opcode_s[1]                     ; Merged with OR2EXreg:OR2EX|LS9_s[2]        ;
; OR2EXreg:OR2EX|E9_output_s[1]                  ; Merged with OR2EXreg:OR2EX|LS9_s[2]        ;
; OR2EXreg:OR2EX|SE6_output_s[1]                 ; Merged with OR2EXreg:OR2EX|LS9_s[2]        ;
; OR2EXreg:OR2EX|LS6_s[2]                        ; Merged with OR2EXreg:OR2EX|LS9_s[2]        ;
; OR2EXreg:OR2EX|E9_output_s[2]                  ; Merged with OR2EXreg:OR2EX|LS9_s[3]        ;
; OR2EXreg:OR2EX|SE6_output_s[2]                 ; Merged with OR2EXreg:OR2EX|LS9_s[3]        ;
; OR2EXreg:OR2EX|LS6_s[3]                        ; Merged with OR2EXreg:OR2EX|LS9_s[3]        ;
; OR2EXreg:OR2EX|E9_output_s[3]                  ; Merged with OR2EXreg:OR2EX|LS9_s[4]        ;
; OR2EXreg:OR2EX|SE6_output_s[3]                 ; Merged with OR2EXreg:OR2EX|LS9_s[4]        ;
; OR2EXreg:OR2EX|LS6_s[4]                        ; Merged with OR2EXreg:OR2EX|LS9_s[4]        ;
; OR2EXreg:OR2EX|E9_output_s[4]                  ; Merged with OR2EXreg:OR2EX|LS9_s[5]        ;
; OR2EXreg:OR2EX|SE6_output_s[4]                 ; Merged with OR2EXreg:OR2EX|LS9_s[5]        ;
; OR2EXreg:OR2EX|LS6_s[5]                        ; Merged with OR2EXreg:OR2EX|LS9_s[5]        ;
; OR2EXreg:OR2EX|E9_output_s[5]                  ; Merged with OR2EXreg:OR2EX|LS9_s[6]        ;
; OR2EXreg:OR2EX|SE6_output_s[5]                 ; Merged with OR2EXreg:OR2EX|LS9_s[6]        ;
; OR2EXreg:OR2EX|LS6_s[6]                        ; Merged with OR2EXreg:OR2EX|LS9_s[6]        ;
; OR2EXreg:OR2EX|E9_output_s[6]                  ; Merged with OR2EXreg:OR2EX|LS9_s[7]        ;
; OR2EXreg:OR2EX|E9_output_s[7]                  ; Merged with OR2EXreg:OR2EX|LS9_s[8]        ;
; OR2EXreg:OR2EX|E9_output_s[8]                  ; Merged with OR2EXreg:OR2EX|LS9_s[9]        ;
; ID2ORreg:ID2OR|PC_s[0]                         ; Merged with ID2ORreg:ID2OR|PC2_s[0]        ;
; OR2EXreg:OR2EX|PC_p[0]                         ; Merged with OR2EXreg:OR2EX|PC2_p[0]        ;
; OR2EXreg:OR2EX|PC_s[0]                         ; Merged with OR2EXreg:OR2EX|PC2_s[0]        ;
; EX2MAreg:EX2MA|MA_st_s[1]                      ; Merged with EX2MAreg:EX2MA|MA_st_s[0]      ;
; EX2MAreg:EX2MA|MA_st_p[1]                      ; Merged with EX2MAreg:EX2MA|MA_st_p[0]      ;
; OR2EXreg:OR2EX|MA_st_s[1]                      ; Merged with OR2EXreg:OR2EX|MA_st_s[0]      ;
; OR2EXreg:OR2EX|MA_st_p[1]                      ; Merged with OR2EXreg:OR2EX|MA_st_p[0]      ;
; ID2ORreg:ID2OR|MA_st_s[1]                      ; Merged with ID2ORreg:ID2OR|MA_st_s[0]      ;
; ID2ORreg:ID2OR|MA_st_p[1]                      ; Merged with ID2ORreg:ID2OR|MA_st_p[0]      ;
; IF2IDreg:IF2ID|IMdatap[5,8,13,15]              ; Stuck at GND due to stuck port data_in     ;
; IF2IDreg:IF2ID|IMdatas[5,13,15]                ; Stuck at GND due to stuck port data_in     ;
; prog_reg:reg_file|T_reg:reg0|storage[0]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[0]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[7]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[7]  ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_p[8]                      ; Stuck at GND due to stuck port data_in     ;
; prog_reg:reg_file|T_reg:reg0|storage[1]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[1]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[2]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[2]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[3]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[3]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[4]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[4]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[5]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[5]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[6]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[6]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[8]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[8]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[9]        ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[9]  ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[10]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[10] ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[11]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[11] ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[12]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[12] ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[13]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[13] ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[14]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[14] ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|storage[15]       ; Lost fanout                                ;
; prog_reg:reg_file|T_reg:reg0|input_storage[15] ; Lost fanout                                ;
; IF2IDreg:IF2ID|IMdatas[8]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|opcode_p[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|EX_st_s[8]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS9_p[6,9]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|OR_st_p[1]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|EX_st_p[4,9]                    ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|opcode_s[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|WB_st_p[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_p[8]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|LS9_s[6,9]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|OR_st_s[1]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|EX_st_s[4,9]                    ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|opcode_p[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_p[9]                        ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|WB_st_s[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_s[8]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_p[9]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_p[6]                        ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_p[4]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|opcode_s[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_s[9]                        ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_s[0]                      ; Lost fanout                                ;
; OR2EXreg:OR2EX|EX_st_p[0]                      ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_s[0]                      ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_p[0]                      ; Lost fanout                                ;
; OR2EXreg:OR2EX|EX_st_s[1]                      ; Lost fanout                                ;
; OR2EXreg:OR2EX|EX_st_p[1]                      ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_s[1]                      ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_p[1]                      ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_p[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_p[8]                  ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|WB_st_p[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_s[9]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|LS9_s[6]                        ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_s[4]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|PC_s[15]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[15]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[15]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[15]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[15]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[15]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[14]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[14]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[14]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[14]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[14]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[14]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[13]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[13]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[13]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[13]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[13]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[13]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[12]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[12]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[12]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[12]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[12]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[12]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[11]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[11]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[11]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[11]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[11]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[11]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[10]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[10]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[10]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[10]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[10]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[10]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[9]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[9]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[9]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[9]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[9]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[9]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[8]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[8]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[8]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[8]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[8]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[8]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[7]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[7]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[7]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[7]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[7]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[7]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[6]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[6]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[6]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[6]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[6]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[6]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[5]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[5]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[5]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[5]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[5]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[5]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[4]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[4]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[4]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[4]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[4]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[4]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[3]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[3]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[3]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[3]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[3]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[3]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[2]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[2]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[2]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[2]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[2]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[2]                          ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_s[1]                         ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC_p[1]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_s[1]                         ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC_p[1]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcs[1]                          ; Lost fanout                                ;
; IF2IDreg:IF2ID|pcp[1]                          ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_s[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_s[8]                  ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_p[5]                  ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|WB_st_s[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|opcode_p[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|E9_output_p[8]                  ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|E9_output_s[5]                  ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|WB_st_p[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|opcode_s[3,5]                   ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|opcode_s[2]                     ; Lost fanout                                ;
; MA2WBreg:MA2WB|opcode_p[2]                     ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_s[2]                     ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_p[2]                     ; Lost fanout                                ;
; MA2WBreg:MA2WB|opcode_s[4]                     ; Lost fanout                                ;
; MA2WBreg:MA2WB|opcode_p[4]                     ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_s[4]                     ; Lost fanout                                ;
; EX2MAreg:EX2MA|opcode_p[4]                     ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_s[0]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_p[0]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_s[0]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_p[0]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_s[0]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_p[0]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_s[1]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_p[1]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_s[1]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_p[1]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_s[1]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_p[1]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_s[2]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|enc_addr_p[2]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_s[2]                   ; Lost fanout                                ;
; EX2MAreg:EX2MA|enc_addr_p[2]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_s[2]                   ; Lost fanout                                ;
; OR2EXreg:OR2EX|enc_addr_p[2]                   ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[8]                  ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|E9_output_p[5]                  ; Stuck at GND due to stuck port data_in     ;
; EX2MAreg:EX2MA|WB_st_s[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|E9_output_s[5]                  ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|WB_st_p[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|WB_st_s[0,1]                    ; Stuck at GND due to stuck port data_in     ;
; MA2WBreg:MA2WB|PC2_s[0]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[0]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[0]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[0]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[0]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[0]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[0]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[0]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[0]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[0]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[0]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[0]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[0]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[0]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[7]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[7]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[7]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[7]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[7]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[7]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[7]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[7]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[7]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[7]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[7]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[7]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[7]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[7]                  ; Lost fanout                                ;
; OR2EXreg:OR2EX|LS9_s[8]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|LS9_p[8]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[1]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[1]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[1]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[1]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[1]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[1]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[1]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[1]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[1]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[1]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[1]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[1]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[1]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[1]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[2]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[2]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[2]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[2]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[2]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[2]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[2]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[2]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[2]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[2]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[2]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[2]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[2]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[2]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[3]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[3]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[3]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[3]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[3]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[3]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[3]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[3]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[3]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[3]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[3]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[3]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[3]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[3]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[4]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[4]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[4]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[4]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[4]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[4]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[4]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[4]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[4]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[4]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[4]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[4]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[4]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[4]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[5]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[5]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[5]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[5]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[5]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[5]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[5]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[5]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[5]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[5]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[6]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[6]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[6]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[6]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[6]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[6]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[6]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[6]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[6]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[6]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_s[6]                  ; Lost fanout                                ;
; MA2WBreg:MA2WB|E9_output_p[6]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_s[6]                  ; Lost fanout                                ;
; EX2MAreg:EX2MA|E9_output_p[6]                  ; Lost fanout                                ;
; OR2EXreg:OR2EX|LS9_s[7]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|LS9_p[7]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[8]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[8]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[8]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[8]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[8]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[8]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[8]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[8]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[8]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[8]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[9]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[9]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[9]                        ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[9]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[9]                        ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[9]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[9]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[9]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[9]                         ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[9]                         ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[10]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[10]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[10]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[10]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[10]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[10]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[10]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[10]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[10]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[10]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[11]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[11]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[11]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[11]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[11]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[11]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[11]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[11]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[11]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[11]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[12]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[12]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[12]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[12]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[12]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[12]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[12]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[12]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[12]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[12]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[13]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[13]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[13]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[13]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[13]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[13]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[13]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[13]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[13]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[13]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[14]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[14]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[14]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[14]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[14]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[14]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[14]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[14]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[14]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[14]                        ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_s[15]                       ; Lost fanout                                ;
; MA2WBreg:MA2WB|PC2_p[15]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_s[15]                       ; Lost fanout                                ;
; EX2MAreg:EX2MA|PC2_p[15]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_s[15]                       ; Lost fanout                                ;
; OR2EXreg:OR2EX|PC2_p[15]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_s[15]                       ; Lost fanout                                ;
; ID2ORreg:ID2OR|PC2_p[15]                       ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2s[15]                        ; Lost fanout                                ;
; IF2IDreg:IF2ID|pc2p[15]                        ; Lost fanout                                ;
; ID2ORreg:ID2OR|EX_st_p[5]                      ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|EX_st_s[5]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_p[5]                      ; Stuck at GND due to stuck port data_in     ;
; OR2EXreg:OR2EX|EX_st_s[5]                      ; Stuck at GND due to stuck port data_in     ;
; prog_reg:reg_file|r0[0]                        ; Stuck at GND due to stuck port data_in     ;
; ID2ORreg:ID2OR|opcode_p[4]                     ; Merged with ID2ORreg:ID2OR|OR_st_p[0]      ;
; ID2ORreg:ID2OR|OR_st_s[0]                      ; Merged with ID2ORreg:ID2OR|opcode_s[4]     ;
; IF2IDreg:IF2ID|IMdatap[0,1]                    ; Merged with IF2IDreg:IF2ID|IMdatap[2]      ;
; IF2IDreg:IF2ID|IMdatas[0,1]                    ; Merged with IF2IDreg:IF2ID|IMdatas[2]      ;
; ID2ORreg:ID2OR|LS9_p[2,3]                      ; Merged with ID2ORreg:ID2OR|LS9_p[1]        ;
; ID2ORreg:ID2OR|LS9_s[2,3]                      ; Merged with ID2ORreg:ID2OR|LS9_s[1]        ;
; OR2EXreg:OR2EX|LS9_p[2,3]                      ; Merged with OR2EXreg:OR2EX|LS9_p[1]        ;
; OR2EXreg:OR2EX|LS9_s[2,3]                      ; Merged with OR2EXreg:OR2EX|LS9_s[1]        ;
; EX2MAreg:EX2MA|c_s                             ; Lost fanout                                ;
; EX2MAreg:EX2MA|c_p                             ; Lost fanout                                ;
; EX2MAreg:EX2MA|z_s                             ; Lost fanout                                ;
; EX2MAreg:EX2MA|z_p                             ; Lost fanout                                ;
; CZreg:CZFlags|z                                ; Lost fanout                                ;
; OR2EXreg:OR2EX|opcode_s[2]                     ; Lost fanout                                ;
; OR2EXreg:OR2EX|opcode_p[2]                     ; Lost fanout                                ;
; ID2ORreg:ID2OR|opcode_s[2]                     ; Lost fanout                                ;
; ID2ORreg:ID2OR|opcode_p[2]                     ; Lost fanout                                ;
; Total Number of Removed Registers = 696        ;                                            ;
+------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; ID2ORreg:ID2OR|LS9_p[0]                 ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[0], OR2EXreg:OR2EX|LS9_p[0], OR2EXreg:OR2EX|LS9_s[0],            ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[0],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[0],                                        ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|storage[1],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[1],                                        ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|storage[2],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[2],                                        ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|storage[3],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[3], OR2EXreg:OR2EX|EX_st_s[0],             ;
;                                         ;                           ; OR2EXreg:OR2EX|EX_st_p[0], ID2ORreg:ID2OR|EX_st_s[0], ID2ORreg:ID2OR|EX_st_p[0],      ;
;                                         ;                           ; OR2EXreg:OR2EX|EX_st_s[1], OR2EXreg:OR2EX|EX_st_p[1], ID2ORreg:ID2OR|EX_st_s[1],      ;
;                                         ;                           ; ID2ORreg:ID2OR|EX_st_p[1], OR2EXreg:OR2EX|PC_s[2], OR2EXreg:OR2EX|PC_p[2],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[2], ID2ORreg:ID2OR|PC_p[2], IF2IDreg:IF2ID|pcs[2],                ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[2], OR2EXreg:OR2EX|PC_s[1], OR2EXreg:OR2EX|PC_p[1],                ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[1], ID2ORreg:ID2OR|PC_p[1], IF2IDreg:IF2ID|pcs[1],                ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[1], MA2WBreg:MA2WB|opcode_s[2], MA2WBreg:MA2WB|opcode_p[2],        ;
;                                         ;                           ; EX2MAreg:EX2MA|opcode_s[2], EX2MAreg:EX2MA|opcode_p[2], MA2WBreg:MA2WB|enc_addr_s[0], ;
;                                         ;                           ; MA2WBreg:MA2WB|enc_addr_p[0], EX2MAreg:EX2MA|enc_addr_s[0],                           ;
;                                         ;                           ; EX2MAreg:EX2MA|enc_addr_p[0], OR2EXreg:OR2EX|enc_addr_s[0],                           ;
;                                         ;                           ; OR2EXreg:OR2EX|enc_addr_p[0], MA2WBreg:MA2WB|enc_addr_s[1],                           ;
;                                         ;                           ; MA2WBreg:MA2WB|enc_addr_p[1], EX2MAreg:EX2MA|enc_addr_s[1],                           ;
;                                         ;                           ; EX2MAreg:EX2MA|enc_addr_p[1], OR2EXreg:OR2EX|enc_addr_s[1],                           ;
;                                         ;                           ; OR2EXreg:OR2EX|enc_addr_p[1], MA2WBreg:MA2WB|enc_addr_s[2],                           ;
;                                         ;                           ; MA2WBreg:MA2WB|enc_addr_p[2], EX2MAreg:EX2MA|enc_addr_s[2],                           ;
;                                         ;                           ; EX2MAreg:EX2MA|enc_addr_p[2], OR2EXreg:OR2EX|enc_addr_s[2],                           ;
;                                         ;                           ; OR2EXreg:OR2EX|enc_addr_p[2], MA2WBreg:MA2WB|PC2_s[0], MA2WBreg:MA2WB|PC2_p[0],       ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[0], EX2MAreg:EX2MA|PC2_p[0], OR2EXreg:OR2EX|PC2_s[0],            ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[0], ID2ORreg:ID2OR|PC2_s[0], ID2ORreg:ID2OR|PC2_p[0],            ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[0], IF2IDreg:IF2ID|pc2p[0], MA2WBreg:MA2WB|E9_output_s[0],        ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_p[0], EX2MAreg:EX2MA|E9_output_s[0],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_p[0], MA2WBreg:MA2WB|PC2_s[1], MA2WBreg:MA2WB|PC2_p[1],      ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[1], EX2MAreg:EX2MA|PC2_p[1], OR2EXreg:OR2EX|PC2_s[1],            ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[1], ID2ORreg:ID2OR|PC2_s[1], ID2ORreg:ID2OR|PC2_p[1],            ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[1], IF2IDreg:IF2ID|pc2p[1], MA2WBreg:MA2WB|E9_output_s[1],        ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_p[1], EX2MAreg:EX2MA|E9_output_s[1],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_p[1], MA2WBreg:MA2WB|PC2_s[2], MA2WBreg:MA2WB|PC2_p[2],      ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[2], EX2MAreg:EX2MA|PC2_p[2], OR2EXreg:OR2EX|PC2_s[2],            ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[2], ID2ORreg:ID2OR|PC2_s[2], ID2ORreg:ID2OR|PC2_p[2],            ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[2], IF2IDreg:IF2ID|pc2p[2], MA2WBreg:MA2WB|E9_output_s[2],        ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_p[2], EX2MAreg:EX2MA|E9_output_s[2],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_p[2], MA2WBreg:MA2WB|PC2_s[3], MA2WBreg:MA2WB|PC2_p[3],      ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[3], EX2MAreg:EX2MA|PC2_p[3], OR2EXreg:OR2EX|PC2_s[3],            ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[3], ID2ORreg:ID2OR|PC2_s[3], ID2ORreg:ID2OR|PC2_p[3],            ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[3], IF2IDreg:IF2ID|pc2p[3], MA2WBreg:MA2WB|E9_output_s[3],        ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_p[3], EX2MAreg:EX2MA|E9_output_s[3],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_p[3], prog_reg:reg_file|r0[0]                                ;
; IF2IDreg:IF2ID|IMdatap[15]              ; Stuck at GND              ; IF2IDreg:IF2ID|IMdatas[15], ID2ORreg:ID2OR|opcode_p[5], ID2ORreg:ID2OR|opcode_s[5],   ;
;                                         ; due to stuck port data_in ; OR2EXreg:OR2EX|opcode_p[5], OR2EXreg:OR2EX|opcode_s[5], EX2MAreg:EX2MA|opcode_p[5],   ;
;                                         ;                           ; OR2EXreg:OR2EX|PC_s[5], OR2EXreg:OR2EX|PC_p[5], ID2ORreg:ID2OR|PC_s[5],               ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_p[5], IF2IDreg:IF2ID|pcs[5], IF2IDreg:IF2ID|pcp[5],                 ;
;                                         ;                           ; OR2EXreg:OR2EX|PC_s[4], OR2EXreg:OR2EX|PC_p[4], ID2ORreg:ID2OR|PC_s[4],               ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_p[4], IF2IDreg:IF2ID|pcs[4], IF2IDreg:IF2ID|pcp[4],                 ;
;                                         ;                           ; OR2EXreg:OR2EX|PC_s[3], OR2EXreg:OR2EX|PC_p[3], ID2ORreg:ID2OR|PC_s[3],               ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_p[3], IF2IDreg:IF2ID|pcs[3], IF2IDreg:IF2ID|pcp[3],                 ;
;                                         ;                           ; EX2MAreg:EX2MA|opcode_s[5], MA2WBreg:MA2WB|opcode_p[5], MA2WBreg:MA2WB|opcode_s[5],   ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_s[7], OR2EXreg:OR2EX|PC2_p[7], ID2ORreg:ID2OR|PC2_s[7],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_p[7], IF2IDreg:IF2ID|pc2s[7], IF2IDreg:IF2ID|pc2p[7],              ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_s[4], OR2EXreg:OR2EX|PC2_p[4], ID2ORreg:ID2OR|PC2_s[4],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_p[4], IF2IDreg:IF2ID|pc2s[4], IF2IDreg:IF2ID|pc2p[4],              ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_s[5], OR2EXreg:OR2EX|PC2_p[5], ID2ORreg:ID2OR|PC2_s[5],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_p[5], IF2IDreg:IF2ID|pc2s[5], IF2IDreg:IF2ID|pc2p[5],              ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_s[6], OR2EXreg:OR2EX|PC2_p[6], ID2ORreg:ID2OR|PC2_s[6],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_p[6], IF2IDreg:IF2ID|pc2s[6], IF2IDreg:IF2ID|pc2p[6]               ;
; ID2ORreg:ID2OR|LS6_p[7]                 ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[7], OR2EXreg:OR2EX|LS6_p[7], OR2EXreg:OR2EX|LS6_s[7],            ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[8],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[8],                                        ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|storage[9],                                              ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[9], OR2EXreg:OR2EX|PC_s[7],                ;
;                                         ;                           ; OR2EXreg:OR2EX|PC_p[7], ID2ORreg:ID2OR|PC_s[7], ID2ORreg:ID2OR|PC_p[7],               ;
;                                         ;                           ; IF2IDreg:IF2ID|pcs[7], IF2IDreg:IF2ID|pcp[7], OR2EXreg:OR2EX|PC_s[6],                 ;
;                                         ;                           ; OR2EXreg:OR2EX|PC_p[6], ID2ORreg:ID2OR|PC_s[6], ID2ORreg:ID2OR|PC_p[6],               ;
;                                         ;                           ; IF2IDreg:IF2ID|pcs[6], IF2IDreg:IF2ID|pcp[6], OR2EXreg:OR2EX|LS9_s[8],                ;
;                                         ;                           ; OR2EXreg:OR2EX|LS9_p[8], OR2EXreg:OR2EX|LS9_s[7], OR2EXreg:OR2EX|LS9_p[7],            ;
;                                         ;                           ; MA2WBreg:MA2WB|PC2_s[8], MA2WBreg:MA2WB|PC2_p[8], EX2MAreg:EX2MA|PC2_s[8],            ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_p[8], OR2EXreg:OR2EX|PC2_s[8], OR2EXreg:OR2EX|PC2_p[8],            ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_s[8], ID2ORreg:ID2OR|PC2_p[8], IF2IDreg:IF2ID|pc2s[8],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2p[8], OR2EXreg:OR2EX|PC2_s[9], OR2EXreg:OR2EX|PC2_p[9],             ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_s[9], ID2ORreg:ID2OR|PC2_p[9], IF2IDreg:IF2ID|pc2s[9],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2p[9], OR2EXreg:OR2EX|PC2_s[10], OR2EXreg:OR2EX|PC2_p[10],           ;
;                                         ;                           ; ID2ORreg:ID2OR|PC2_s[10], ID2ORreg:ID2OR|PC2_p[10], IF2IDreg:IF2ID|pc2s[10],          ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2p[10]                                                               ;
; IF2IDreg:IF2ID|IMdatap[13]              ; Stuck at GND              ; IF2IDreg:IF2ID|IMdatas[13], ID2ORreg:ID2OR|opcode_p[3], ID2ORreg:ID2OR|EX_st_p[4],    ;
;                                         ; due to stuck port data_in ; ID2ORreg:ID2OR|opcode_s[3], ID2ORreg:ID2OR|WB_st_p[1], ID2ORreg:ID2OR|WB_st_p[0],     ;
;                                         ;                           ; ID2ORreg:ID2OR|EX_st_s[4], OR2EXreg:OR2EX|opcode_p[3], ID2ORreg:ID2OR|WB_st_s[1],     ;
;                                         ;                           ; ID2ORreg:ID2OR|WB_st_s[0], OR2EXreg:OR2EX|EX_st_p[4], OR2EXreg:OR2EX|opcode_s[3],     ;
;                                         ;                           ; EX2MAreg:EX2MA|opcode_p[3], OR2EXreg:OR2EX|WB_st_p[1], OR2EXreg:OR2EX|WB_st_p[0],     ;
;                                         ;                           ; OR2EXreg:OR2EX|EX_st_s[4], EX2MAreg:EX2MA|opcode_s[3], OR2EXreg:OR2EX|WB_st_s[1],     ;
;                                         ;                           ; OR2EXreg:OR2EX|WB_st_s[0], MA2WBreg:MA2WB|opcode_p[3], EX2MAreg:EX2MA|WB_st_p[1],     ;
;                                         ;                           ; EX2MAreg:EX2MA|WB_st_p[0], MA2WBreg:MA2WB|opcode_s[3], EX2MAreg:EX2MA|WB_st_s[1],     ;
;                                         ;                           ; EX2MAreg:EX2MA|WB_st_s[0], MA2WBreg:MA2WB|WB_st_p[1], MA2WBreg:MA2WB|WB_st_p[0],      ;
;                                         ;                           ; MA2WBreg:MA2WB|WB_st_s[1], MA2WBreg:MA2WB|WB_st_s[0], ID2ORreg:ID2OR|EX_st_p[5],      ;
;                                         ;                           ; ID2ORreg:ID2OR|EX_st_s[5], OR2EXreg:OR2EX|EX_st_p[5], OR2EXreg:OR2EX|EX_st_s[5]       ;
; OR2EXreg:OR2EX|E9_output_p[9]           ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[9], EX2MAreg:EX2MA|E9_output_p[9],                         ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[9], MA2WBreg:MA2WB|E9_output_p[9],                         ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[9], OR2EXreg:OR2EX|PC_s[9], OR2EXreg:OR2EX|PC_p[9],        ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[9], ID2ORreg:ID2OR|PC_p[9], IF2IDreg:IF2ID|pcs[9],                ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[9], OR2EXreg:OR2EX|PC_s[8], OR2EXreg:OR2EX|PC_p[8],                ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[8], ID2ORreg:ID2OR|PC_p[8], IF2IDreg:IF2ID|pcs[8],                ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[8], MA2WBreg:MA2WB|PC2_s[9], MA2WBreg:MA2WB|PC2_p[9],              ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[9], EX2MAreg:EX2MA|PC2_p[9], OR2EXreg:OR2EX|opcode_s[2],         ;
;                                         ;                           ; OR2EXreg:OR2EX|opcode_p[2], ID2ORreg:ID2OR|opcode_s[2], ID2ORreg:ID2OR|opcode_p[2]    ;
; ID2ORreg:ID2OR|LS9_p[10]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[10], OR2EXreg:OR2EX|LS9_p[10], OR2EXreg:OR2EX|LS9_s[10],         ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[11],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[11],                                       ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|storage[12],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[12], OR2EXreg:OR2EX|PC2_s[11],             ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[11], ID2ORreg:ID2OR|PC2_s[11], ID2ORreg:ID2OR|PC2_p[11],         ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[11], IF2IDreg:IF2ID|pc2p[11], OR2EXreg:OR2EX|PC2_s[12],           ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[12], ID2ORreg:ID2OR|PC2_s[12], ID2ORreg:ID2OR|PC2_p[12],         ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[12], IF2IDreg:IF2ID|pc2p[12], OR2EXreg:OR2EX|PC2_s[13],           ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[13], ID2ORreg:ID2OR|PC2_s[13], ID2ORreg:ID2OR|PC2_p[13],         ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[13], IF2IDreg:IF2ID|pc2p[13]                                      ;
; IF2IDreg:IF2ID|IMdatap[5]               ; Stuck at GND              ; IF2IDreg:IF2ID|IMdatas[5], ID2ORreg:ID2OR|LS9_p[6], ID2ORreg:ID2OR|LS9_s[6],          ;
;                                         ; due to stuck port data_in ; OR2EXreg:OR2EX|LS9_p[6], OR2EXreg:OR2EX|LS9_s[6], EX2MAreg:EX2MA|E9_output_p[5],      ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_s[5], MA2WBreg:MA2WB|opcode_s[4],                            ;
;                                         ;                           ; MA2WBreg:MA2WB|opcode_p[4], EX2MAreg:EX2MA|opcode_s[4], EX2MAreg:EX2MA|opcode_p[4],   ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_p[5], MA2WBreg:MA2WB|E9_output_s[5], EX2MAreg:EX2MA|c_s,     ;
;                                         ;                           ; EX2MAreg:EX2MA|c_p, EX2MAreg:EX2MA|z_s, EX2MAreg:EX2MA|z_p, CZreg:CZFlags|z           ;
; OR2EXreg:OR2EX|E9_output_p[10]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[10], EX2MAreg:EX2MA|E9_output_p[10],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[10], MA2WBreg:MA2WB|E9_output_p[10],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[10], OR2EXreg:OR2EX|PC_s[10], OR2EXreg:OR2EX|PC_p[10],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[10], ID2ORreg:ID2OR|PC_p[10], IF2IDreg:IF2ID|pcs[10],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[10], MA2WBreg:MA2WB|PC2_s[10], MA2WBreg:MA2WB|PC2_p[10],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[10], EX2MAreg:EX2MA|PC2_p[10]                                    ;
; OR2EXreg:OR2EX|E9_output_p[11]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[11], EX2MAreg:EX2MA|E9_output_p[11],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[11], MA2WBreg:MA2WB|E9_output_p[11],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[11], OR2EXreg:OR2EX|PC_s[11], OR2EXreg:OR2EX|PC_p[11],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[11], ID2ORreg:ID2OR|PC_p[11], IF2IDreg:IF2ID|pcs[11],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[11], MA2WBreg:MA2WB|PC2_s[11], MA2WBreg:MA2WB|PC2_p[11],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[11], EX2MAreg:EX2MA|PC2_p[11]                                    ;
; OR2EXreg:OR2EX|E9_output_p[12]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[12], EX2MAreg:EX2MA|E9_output_p[12],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[12], MA2WBreg:MA2WB|E9_output_p[12],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[12], OR2EXreg:OR2EX|PC_s[12], OR2EXreg:OR2EX|PC_p[12],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[12], ID2ORreg:ID2OR|PC_p[12], IF2IDreg:IF2ID|pcs[12],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[12], MA2WBreg:MA2WB|PC2_s[12], MA2WBreg:MA2WB|PC2_p[12],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[12], EX2MAreg:EX2MA|PC2_p[12]                                    ;
; OR2EXreg:OR2EX|E9_output_p[13]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[13], EX2MAreg:EX2MA|E9_output_p[13],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[13], MA2WBreg:MA2WB|E9_output_p[13],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[13], OR2EXreg:OR2EX|PC_s[13], OR2EXreg:OR2EX|PC_p[13],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[13], ID2ORreg:ID2OR|PC_p[13], IF2IDreg:IF2ID|pcs[13],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[13], MA2WBreg:MA2WB|PC2_s[13], MA2WBreg:MA2WB|PC2_p[13],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[13], EX2MAreg:EX2MA|PC2_p[13]                                    ;
; OR2EXreg:OR2EX|E9_output_p[14]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[14], EX2MAreg:EX2MA|E9_output_p[14],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[14], MA2WBreg:MA2WB|E9_output_p[14],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[14], OR2EXreg:OR2EX|PC_s[14], OR2EXreg:OR2EX|PC_p[14],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[14], ID2ORreg:ID2OR|PC_p[14], IF2IDreg:IF2ID|pcs[14],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[14], MA2WBreg:MA2WB|PC2_s[14], MA2WBreg:MA2WB|PC2_p[14],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[14], EX2MAreg:EX2MA|PC2_p[14]                                    ;
; OR2EXreg:OR2EX|E9_output_p[15]          ; Stuck at GND              ; OR2EXreg:OR2EX|E9_output_s[15], EX2MAreg:EX2MA|E9_output_p[15],                       ;
;                                         ; due to stuck port data_in ; EX2MAreg:EX2MA|E9_output_s[15], MA2WBreg:MA2WB|E9_output_p[15],                       ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[15], OR2EXreg:OR2EX|PC_s[15], OR2EXreg:OR2EX|PC_p[15],     ;
;                                         ;                           ; ID2ORreg:ID2OR|PC_s[15], ID2ORreg:ID2OR|PC_p[15], IF2IDreg:IF2ID|pcs[15],             ;
;                                         ;                           ; IF2IDreg:IF2ID|pcp[15], MA2WBreg:MA2WB|PC2_s[15], MA2WBreg:MA2WB|PC2_p[15],           ;
;                                         ;                           ; EX2MAreg:EX2MA|PC2_s[15], EX2MAreg:EX2MA|PC2_p[15]                                    ;
; ID2ORreg:ID2OR|LS9_p[11]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[11], OR2EXreg:OR2EX|LS9_p[11], OR2EXreg:OR2EX|LS9_s[11],         ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[13],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[13], OR2EXreg:OR2EX|PC2_s[14],             ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[14], ID2ORreg:ID2OR|PC2_s[14], ID2ORreg:ID2OR|PC2_p[14],         ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[14], IF2IDreg:IF2ID|pc2p[14]                                      ;
; ID2ORreg:ID2OR|LS9_p[12]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[12], OR2EXreg:OR2EX|LS9_p[12], OR2EXreg:OR2EX|LS9_s[12],         ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[14],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[14], OR2EXreg:OR2EX|PC2_s[15],             ;
;                                         ;                           ; OR2EXreg:OR2EX|PC2_p[15], ID2ORreg:ID2OR|PC2_s[15], ID2ORreg:ID2OR|PC2_p[15],         ;
;                                         ;                           ; IF2IDreg:IF2ID|pc2s[15], IF2IDreg:IF2ID|pc2p[15]                                      ;
; IF2IDreg:IF2ID|IMdatap[8]               ; Stuck at GND              ; IF2IDreg:IF2ID|IMdatas[8], ID2ORreg:ID2OR|LS9_p[9], ID2ORreg:ID2OR|LS9_s[9],          ;
;                                         ; due to stuck port data_in ; OR2EXreg:OR2EX|LS9_p[9], OR2EXreg:OR2EX|LS9_s[9], EX2MAreg:EX2MA|E9_output_p[8],      ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_s[8], MA2WBreg:MA2WB|E9_output_p[8],                         ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[8]                                                         ;
; prog_reg:reg_file|T_reg:reg0|storage[7] ; Lost Fanouts              ; prog_reg:reg_file|T_reg:reg0|input_storage[7], MA2WBreg:MA2WB|PC2_s[7],               ;
;                                         ;                           ; MA2WBreg:MA2WB|PC2_p[7], EX2MAreg:EX2MA|PC2_s[7], EX2MAreg:EX2MA|PC2_p[7],            ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[7], MA2WBreg:MA2WB|E9_output_p[7],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_s[7], EX2MAreg:EX2MA|E9_output_p[7]                          ;
; prog_reg:reg_file|T_reg:reg0|storage[4] ; Lost Fanouts              ; prog_reg:reg_file|T_reg:reg0|input_storage[4], MA2WBreg:MA2WB|PC2_s[4],               ;
;                                         ;                           ; MA2WBreg:MA2WB|PC2_p[4], EX2MAreg:EX2MA|PC2_s[4], EX2MAreg:EX2MA|PC2_p[4],            ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[4], MA2WBreg:MA2WB|E9_output_p[4],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_s[4], EX2MAreg:EX2MA|E9_output_p[4]                          ;
; prog_reg:reg_file|T_reg:reg0|storage[6] ; Lost Fanouts              ; prog_reg:reg_file|T_reg:reg0|input_storage[6], MA2WBreg:MA2WB|PC2_s[6],               ;
;                                         ;                           ; MA2WBreg:MA2WB|PC2_p[6], EX2MAreg:EX2MA|PC2_s[6], EX2MAreg:EX2MA|PC2_p[6],            ;
;                                         ;                           ; MA2WBreg:MA2WB|E9_output_s[6], MA2WBreg:MA2WB|E9_output_p[6],                         ;
;                                         ;                           ; EX2MAreg:EX2MA|E9_output_s[6], EX2MAreg:EX2MA|E9_output_p[6]                          ;
; ID2ORreg:ID2OR|LS9_p[13]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[13], OR2EXreg:OR2EX|LS9_p[13], OR2EXreg:OR2EX|LS9_s[13],         ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[15],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[15]                                        ;
; ID2ORreg:ID2OR|LS6_p[8]                 ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[8], OR2EXreg:OR2EX|LS6_p[8], OR2EXreg:OR2EX|LS6_s[8],            ;
;                                         ; due to stuck port data_in ; prog_reg:reg_file|T_reg:reg0|storage[10],                                             ;
;                                         ;                           ; prog_reg:reg_file|T_reg:reg0|input_storage[10]                                        ;
; prog_reg:reg_file|T_reg:reg0|storage[5] ; Lost Fanouts              ; prog_reg:reg_file|T_reg:reg0|input_storage[5], MA2WBreg:MA2WB|PC2_s[5],               ;
;                                         ;                           ; MA2WBreg:MA2WB|PC2_p[5], EX2MAreg:EX2MA|PC2_s[5], EX2MAreg:EX2MA|PC2_p[5]             ;
; ID2ORreg:ID2OR|LS6_p[14]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[14], OR2EXreg:OR2EX|LS6_p[14], OR2EXreg:OR2EX|LS6_s[14]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[15]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[15], OR2EXreg:OR2EX|LS6_p[15], OR2EXreg:OR2EX|LS6_s[15]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS9_p[14]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[14], OR2EXreg:OR2EX|LS9_p[14], OR2EXreg:OR2EX|LS9_s[14]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS9_p[15]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS9_s[15], OR2EXreg:OR2EX|LS9_p[15], OR2EXreg:OR2EX|LS9_s[15]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[0]                 ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[0], OR2EXreg:OR2EX|LS6_p[0], OR2EXreg:OR2EX|LS6_s[0]             ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[9]                 ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[9], OR2EXreg:OR2EX|LS6_p[9], OR2EXreg:OR2EX|LS6_s[9]             ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[10]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[10], OR2EXreg:OR2EX|LS6_p[10], OR2EXreg:OR2EX|LS6_s[10]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|EX_st_p[8]               ; Stuck at GND              ; ID2ORreg:ID2OR|EX_st_s[8], OR2EXreg:OR2EX|EX_st_p[8], OR2EXreg:OR2EX|EX_st_s[8]       ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[11]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[11], OR2EXreg:OR2EX|LS6_p[11], OR2EXreg:OR2EX|LS6_s[11]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[12]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[12], OR2EXreg:OR2EX|LS6_p[12], OR2EXreg:OR2EX|LS6_s[12]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|LS6_p[13]                ; Stuck at GND              ; ID2ORreg:ID2OR|LS6_s[13], OR2EXreg:OR2EX|LS6_p[13], OR2EXreg:OR2EX|LS6_s[13]          ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|EX_st_p[9]               ; Stuck at GND              ; ID2ORreg:ID2OR|EX_st_s[9], OR2EXreg:OR2EX|EX_st_p[9], OR2EXreg:OR2EX|EX_st_s[9]       ;
;                                         ; due to stuck port data_in ;                                                                                       ;
; ID2ORreg:ID2OR|OR_st_p[1]               ; Stuck at GND              ; ID2ORreg:ID2OR|OR_st_s[1]                                                             ;
;                                         ; due to stuck port data_in ;                                                                                       ;
+-----------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4618  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4219  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; Memory_Data:DataMemory|memorykagyaan[24][0]  ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][4]  ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][2]  ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][6]  ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][8]  ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][10] ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][11] ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][12] ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][13] ; 1       ;
; Memory_Data:DataMemory|memorykagyaan[24][14] ; 1       ;
; Total number of inverted registers = 10      ;         ;
+----------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[255][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[254][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[253][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[252][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[251][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[250][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[249][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[248][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[247][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[246][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[245][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[244][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[243][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[242][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[241][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[240][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[239][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[238][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[237][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[236][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[235][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[234][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[233][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[232][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[231][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[230][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[229][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[228][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[227][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[226][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[225][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[224][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[223][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[222][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[221][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[220][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[219][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[218][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[217][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[216][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[215][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[214][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[213][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[212][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[211][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[210][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[209][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[208][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[207][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[206][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[205][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[204][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[203][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[202][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[201][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[200][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[199][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[198][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[197][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[196][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[195][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[194][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[193][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[192][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[191][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[190][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[189][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[188][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[187][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[186][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[185][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[184][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[183][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[182][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[181][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[180][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[179][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[178][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[177][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[176][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[175][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[174][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[173][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[172][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[171][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[170][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[169][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[168][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[167][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[166][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[165][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[164][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[163][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[162][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[161][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[160][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[159][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[158][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[157][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[156][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[155][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[154][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[153][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[152][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[151][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[150][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[149][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[148][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[147][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[146][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[145][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[144][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[143][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[142][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[141][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[140][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[139][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[138][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[137][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[136][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[135][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[134][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[133][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[132][1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[131][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[130][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[129][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[128][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[127][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[126][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[125][4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[124][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[123][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[122][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[121][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[120][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[119][13] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[118][12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[117][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[116][10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[115][3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[114][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[113][11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[112][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[111][15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[110][9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[109][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[108][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[107][5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[106][6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[105][8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[104][14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[103][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[102][2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[101][7]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[100][0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[99][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[98][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[97][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[96][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[95][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[94][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[93][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[92][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[91][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[90][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[89][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[88][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[87][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[86][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[85][2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[84][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[83][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[82][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[81][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[80][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[79][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[78][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[77][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[76][11]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[75][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[74][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[73][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[72][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[71][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[70][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[69][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[68][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[67][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[66][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[65][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[64][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[63][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[62][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[61][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[60][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[59][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[58][13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[57][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[56][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[55][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[54][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[53][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[52][6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[51][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[50][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[49][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[48][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[47][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[46][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[45][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[44][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[43][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[42][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[41][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[40][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[39][8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[38][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[37][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[36][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[35][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[34][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[33][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[32][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[31][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[30][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[29][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[28][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[27][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[26][10]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[25][2]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[24][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[23][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[22][9]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[21][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[20][0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[19][3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[18][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[17][5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[16][15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[15][7]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[14][1]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[13][14]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[12][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[11][12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[10][4]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[9][11]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[8][0]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[7][14]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[6][11]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[5][5]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[4][1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[3][1]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[2][11]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[1][2]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[0][8]    ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |CPU|OR2EXreg:OR2EX|D1_output_p[1]                 ;
; 11:1               ; 15 bits   ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; Yes        ; |CPU|OR2EXreg:OR2EX|D2_output_p[1]                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |CPU|Memory_Data:DataMemory|memorykagyaan[24][2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|bbD2:D2BlackBox|mux_rf_d2_0                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|bbD1:D1BlackBox|mux_rf_d1_1                   ;
; 258:1              ; 16 bits   ; 2752 LEs      ; 2752 LEs             ; 0 LEs                  ; No         ; |CPU|mux_2_1:Mem_out_MUX|mux_out[0]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MA2WBreg:MA2WB"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ma2wb_wr         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; opcode_out[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX2MAreg:EX2MA"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ex2ma_wr     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ma_st_out[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OR2EXreg:OR2EX"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; or2ex_wr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ex_st_out[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID2ORreg:ID2OR"                                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; id2or_wr      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rf_wr_in      ; Input  ; Info     ; Stuck at GND                                                                        ;
; instr_2_0_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; or_st_out[2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux_4_1:mux_adder_B" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; i0   ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux_4_1_1:mux_alu_carry" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; i0   ; Input ; Info     ; Stuck at GND              ;
; i3   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux_4_1:mux_alu_a" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; i1        ; Input ; Info     ; Stuck at GND   ;
; i2[15..2] ; Input ; Info     ; Stuck at GND   ;
; i2[1]     ; Input ; Info     ; Stuck at VCC   ;
; i2[0]     ; Input ; Info     ; Stuck at GND   ;
; i3[15..2] ; Input ; Info     ; Stuck at GND   ;
; i3[1]     ; Input ; Info     ; Stuck at VCC   ;
; i3[0]     ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "prog_reg:reg_file|mux_2_1:reset_MUX" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; i1   ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:decoder"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; id_st ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:15:unit"                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; out_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:0:unit" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ADDER:adder1"         ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; adder_b[15..2] ; Input ; Info     ; Stuck at GND ;
; adder_b[1]     ; Input ; Info     ; Stuck at VCC ;
; adder_b[0]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 4618                        ;
;     CLR               ; 4                           ;
;     ENA               ; 4219                        ;
;     plain             ; 395                         ;
; cycloneiii_lcell_comb ; 3394                        ;
;     normal            ; 3394                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 289                         ;
;         4 data inputs ; 3069                        ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 8.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 06 20:16:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 50
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 62
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 73
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 84
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 95
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 107
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 118
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 129
    Info (12023): Found entity 1: INVERTER File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 46
    Info (12023): Found entity 2: AND_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 58
    Info (12023): Found entity 3: NAND_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 69
    Info (12023): Found entity 4: OR_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 80
    Info (12023): Found entity 5: NOR_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 91
    Info (12023): Found entity 6: XOR_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 103
    Info (12023): Found entity 7: XNOR_2 File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 114
    Info (12023): Found entity 8: HALF_ADDER File: C:/Users/aryav/Desktop/lifeofpi/Gates.vhdl Line: 125
Info (12021): Found 69 design units, including 34 entities, in source file components.vhdl
    Info (12022): Found design unit 1: Components File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 9
    Info (12022): Found design unit 2: reverse_decoder_3to8-dec File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 436
    Info (12022): Found design unit 3: custom_encoder-enc File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 457
    Info (12022): Found design unit 4: subtractor-sub File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 488
    Info (12022): Found design unit 5: T_reg-bhv File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 523
    Info (12022): Found design unit 6: extender_nine-major_extending File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 549
    Info (12022): Found design unit 7: Lshifter6-multiply_by_two File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 574
    Info (12022): Found design unit 8: Lshifter9-multiply_by_two File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 598
    Info (12022): Found design unit 9: bbD1-blackboxed File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 624
    Info (12022): Found design unit 10: bbD2-blackboxed2 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 666
    Info (12022): Found design unit 11: bb_cwr_zwr-blackboxed3 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 707
    Info (12022): Found design unit 12: bb_branching-blackboxed4 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 769
    Info (12022): Found design unit 13: pc_mux-blackboxed5 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 805
    Info (12022): Found design unit 14: ALU_unit_cell-unit File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 840
    Info (12022): Found design unit 15: ALU-addnand File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 875
    Info (12022): Found design unit 16: ADDER_unit_cell-unit File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 911
    Info (12022): Found design unit 17: ADDER-add File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 952
    Info (12022): Found design unit 18: alpha-update File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 994
    Info (12022): Found design unit 19: CZreg-bhv File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1027
    Info (12022): Found design unit 20: mux_2_1-Structer File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1066
    Info (12022): Found design unit 21: mux_2_1_3-Structer File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1099
    Info (12022): Found design unit 22: mux_4_1-Structer4 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1132
    Info (12022): Found design unit 23: mux_4_1_1-Structer4 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1172
    Info (12022): Found design unit 24: mux51-Structer5 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1207
    Info (12022): Found design unit 25: Memory_Code-memorykakaam File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1244
    Info (12022): Found design unit 26: Memory_Data-memorykakaam File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1273
    Info (12022): Found design unit 27: IF2IDreg-bhv1 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1316
    Info (12022): Found design unit 28: branch_predictor-predict File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1373
    Info (12022): Found design unit 29: controller-dictator File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1541
    Info (12022): Found design unit 30: prog_reg-pr File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1641
    Info (12022): Found design unit 31: signed_extender-ext File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1739
    Info (12022): Found design unit 32: EX2MAreg-bhv4 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1789
    Info (12022): Found design unit 33: ID2ORreg-bhv2 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1909
    Info (12022): Found design unit 34: MA2WBreg-bhv5 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 2047
    Info (12022): Found design unit 35: OR2EXreg-bhv3 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 2159
    Info (12023): Found entity 1: reverse_decoder_3to8 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 431
    Info (12023): Found entity 2: custom_encoder File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 451
    Info (12023): Found entity 3: subtractor File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 482
    Info (12023): Found entity 4: T_reg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 517
    Info (12023): Found entity 5: extender_nine File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 544
    Info (12023): Found entity 6: Lshifter6 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 569
    Info (12023): Found entity 7: Lshifter9 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 593
    Info (12023): Found entity 8: bbD1 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 616
    Info (12023): Found entity 9: bbD2 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 658
    Info (12023): Found entity 10: bb_cwr_zwr File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 700
    Info (12023): Found entity 11: bb_branching File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 763
    Info (12023): Found entity 12: pc_mux File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 796
    Info (12023): Found entity 13: ALU_unit_cell File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 833
    Info (12023): Found entity 14: ALU File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 866
    Info (12023): Found entity 15: ADDER_unit_cell File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 905
    Info (12023): Found entity 16: ADDER File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 943
    Info (12023): Found entity 17: alpha File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 988
    Info (12023): Found entity 18: CZreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1021
    Info (12023): Found entity 19: mux_2_1 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1060
    Info (12023): Found entity 20: mux_2_1_3 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1093
    Info (12023): Found entity 21: mux_4_1 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1126
    Info (12023): Found entity 22: mux_4_1_1 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1166
    Info (12023): Found entity 23: mux51 File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1201
    Info (12023): Found entity 24: Memory_Code File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1236
    Info (12023): Found entity 25: Memory_Data File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1265
    Info (12023): Found entity 26: IF2IDreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1309
    Info (12023): Found entity 27: branch_predictor File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1360
    Info (12023): Found entity 28: controller File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1522
    Info (12023): Found entity 29: prog_reg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1629
    Info (12023): Found entity 30: signed_extender File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1734
    Info (12023): Found entity 31: EX2MAreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1758
    Info (12023): Found entity 32: ID2ORreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1864
    Info (12023): Found entity 33: MA2WBreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 2020
    Info (12023): Found entity 34: OR2EXreg File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 2118
Info (12021): Found 2 design units, including 1 entities, in source file cpu_tb.vhd
    Info (12022): Found design unit 1: CPU_tb-bhv File: C:/Users/aryav/Desktop/lifeofpi/CPU_tb.vhd Line: 7
    Info (12023): Found entity 1: CPU_tb File: C:/Users/aryav/Desktop/lifeofpi/CPU_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-trivial File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 15
    Info (12023): Found entity 1: CPU File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 9
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(120): object "OR_2_0" assigned a value but never read File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 120
Warning (10540): VHDL Signal Declaration warning at CPU.vhd(124): used explicit default value for signal "bb_PC_wr_suggestion" because signal was never assigned a value File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(127): object "lol_ignore_this_signal" assigned a value but never read File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 127
Warning (10540): VHDL Signal Declaration warning at CPU.vhd(129): used explicit default value for signal "ID_RF_WR" because signal was never assigned a value File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 129
Info (12129): Elaborating entity "Memory_Code" using architecture "A:memorykakaam" for hierarchy "Memory_Code:InstructionMemory" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 150
Warning (10492): VHDL Process Statement warning at Components.vhdl(1252): signal "memorykagyaan" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1252
Warning (10492): VHDL Process Statement warning at Components.vhdl(1252): signal "mem_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1252
Info (12129): Elaborating entity "pc_mux" using architecture "A:blackboxed5" for hierarchy "pc_mux:next_PC_blackbox" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 153
Info (12128): Elaborating entity "branch_predictor" for hierarchy "branch_predictor:BranchPredictor" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 156
Warning (10631): VHDL Process Statement warning at Components.vhdl(1386): inferring latch(es) for signal or variable "historyBit", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1386
Warning (10631): VHDL Process Statement warning at Components.vhdl(1386): inferring latch(es) for signal or variable "inputTable", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1386
Warning (10631): VHDL Process Statement warning at Components.vhdl(1386): inferring latch(es) for signal or variable "predTable", which holds its previous value in one or more paths through the process File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1386
Info (10041): Inferred latch for "predTable[0]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[1]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[2]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[3]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[4]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[5]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[6]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[7]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[8]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[9]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[10]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[11]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[12]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[13]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[14]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "predTable[15]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[0]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[1]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[2]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[3]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[4]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[5]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[6]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[7]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[8]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[9]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[10]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[11]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[12]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[13]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[14]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "inputTable[15]" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (10041): Inferred latch for "historyBit" at Components.vhdl(1431) File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (12129): Elaborating entity "ADDER" using architecture "A:add" for hierarchy "ADDER:adder1" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 159
Info (12128): Elaborating entity "ADDER_unit_cell" for hierarchy "ADDER:adder1|ADDER_unit_cell:\unit_cell_generate:0:unit" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 968
Info (12129): Elaborating entity "IF2IDreg" using architecture "A:bhv1" for hierarchy "IF2IDreg:IF2ID" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 163
Warning (10492): VHDL Process Statement warning at Components.vhdl(1343): signal "IMdatas" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1343
Warning (10492): VHDL Process Statement warning at Components.vhdl(1344): signal "pcs" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1344
Warning (10492): VHDL Process Statement warning at Components.vhdl(1345): signal "pc2s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1345
Info (12129): Elaborating entity "alpha" using architecture "A:update" for hierarchy "alpha:alpha_0" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 166
Info (12128): Elaborating entity "XOR_2" for hierarchy "XOR_2:alpha_XOR" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 169
Info (12129): Elaborating entity "custom_encoder" using architecture "A:enc" for hierarchy "custom_encoder:customencoder" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 176
Info (12129): Elaborating entity "controller" using architecture "A:dictator" for hierarchy "controller:decoder" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 179
Info (12129): Elaborating entity "Lshifter6" using architecture "A:multiply_by_two" for hierarchy "Lshifter6:lshift6" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 197
Info (12129): Elaborating entity "Lshifter9" using architecture "A:multiply_by_two" for hierarchy "Lshifter9:lshift9" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 201
Info (12129): Elaborating entity "prog_reg" using architecture "A:pr" for hierarchy "prog_reg:reg_file" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 218
Info (12128): Elaborating entity "mux_2_1" for hierarchy "prog_reg:reg_file|mux_2_1:PC_input_MUX" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1672
Info (12128): Elaborating entity "T_reg" for hierarchy "prog_reg:reg_file|T_reg:reg0" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1685
Warning (10492): VHDL Process Statement warning at Components.vhdl(532): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 532
Info (12129): Elaborating entity "subtractor" using architecture "A:sub" for hierarchy "subtractor:subtractor0" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 221
Info (12128): Elaborating entity "reverse_decoder_3to8" for hierarchy "subtractor:subtractor0|reverse_decoder_3to8:dec" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 499
Info (12129): Elaborating entity "bbD1" using architecture "A:blackboxed" for hierarchy "bbD1:D1BlackBox" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 224
Info (12129): Elaborating entity "bbD2" using architecture "A:blackboxed2" for hierarchy "bbD2:D2BlackBox" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 227
Info (12129): Elaborating entity "mux_4_1" using architecture "A:structer4" for hierarchy "mux_4_1:RF_D1_Mux" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 230
Info (12129): Elaborating entity "extender_nine" using architecture "A:major_extending" for hierarchy "extender_nine:extender9" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 236
Info (12129): Elaborating entity "signed_extender" using architecture "A:ext" for hierarchy "signed_extender:sextender6" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 239
Info (12129): Elaborating entity "Memory_Data" using architecture "A:memorykakaam" for hierarchy "Memory_Data:DataMemory" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 242
Warning (10492): VHDL Process Statement warning at Components.vhdl(1282): signal "m_rd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1282
Warning (10492): VHDL Process Statement warning at Components.vhdl(1283): signal "memorykagyaan" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1283
Warning (10492): VHDL Process Statement warning at Components.vhdl(1283): signal "mem_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1283
Info (12129): Elaborating entity "mux_2_1" using architecture "A:structer" for hierarchy "mux_2_1:mux_alu_b" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 248
Info (12129): Elaborating entity "mux_4_1_1" using architecture "A:structer4" for hierarchy "mux_4_1_1:mux_alu_carry" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 251
Info (12129): Elaborating entity "ALU" using architecture "A:addnand" for hierarchy "ALU:alu_comp" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 254
Info (12128): Elaborating entity "ALU_unit_cell" for hierarchy "ALU:alu_comp|ALU_unit_cell:\unit_cell_generate:0:unit" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 891
Info (12129): Elaborating entity "CZreg" using architecture "A:bhv" for hierarchy "CZreg:CZFlags" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 257
Warning (10492): VHDL Process Statement warning at Components.vhdl(1041): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1041
Warning (10492): VHDL Process Statement warning at Components.vhdl(1042): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1042
Info (12129): Elaborating entity "bb_cwr_zwr" using architecture "A:blackboxed3" for hierarchy "bb_cwr_zwr:CZBlackBox" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 269
Info (12129): Elaborating entity "bb_branching" using architecture "A:blackboxed4" for hierarchy "bb_branching:BranchingBlackBox" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 272
Info (12128): Elaborating entity "OR_2" for hierarchy "OR_2:ID2OR_reset_WR_OR" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 286
Info (12129): Elaborating entity "ID2ORreg" using architecture "A:bhv2" for hierarchy "ID2ORreg:ID2OR" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 298
Info (12128): Elaborating entity "alpha" for hierarchy "ID2ORreg:ID2OR|alpha:reset_wr_latch" File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1940
Info (12129): Elaborating entity "OR2EXreg" using architecture "A:bhv3" for hierarchy "OR2EXreg:OR2EX" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 340
Info (12129): Elaborating entity "EX2MAreg" using architecture "A:bhv4" for hierarchy "EX2MAreg:EX2MA" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 345
Info (12129): Elaborating entity "MA2WBreg" using architecture "A:bhv5" for hierarchy "MA2WBreg:MA2WB" File: C:/Users/aryav/Desktop/lifeofpi/CPU.vhd Line: 373
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Memory_Code:InstructionMemory|memorykagyaan" is uninferred because MIF is not supported for the selected family File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1246
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|historyBit" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1381
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[0]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[7]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[1]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[2]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[3]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[4]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[5]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[6]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[8]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[9]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[10]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[11]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[12]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[13]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[14]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|predTable[15]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[15]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[14]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[13]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[12]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[11]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[10]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[9]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[8]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[7]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[6]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[5]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[4]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[3]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[2]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[1]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Warning (14025): LATCH primitive "branch_predictor:BranchPredictor|inputTable[0]" is permanently disabled File: C:/Users/aryav/Desktop/lifeofpi/Components.vhdl Line: 1431
Info (286030): Timing-Driven Synthesis is running
Info (17049): 357 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7953 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 7919 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Sat May 06 20:16:57 2023
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:27


