{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_mcode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/modules/cz80/cz80_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/src/ram/ip_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/src/rom/ip_hello_world_rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/src/tangnano20k_step1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/src/uart/ip_uart.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/src/uart/ip_uart_inst.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_step1/tangnano20k_step1/impl/temp/rtl_parser.result",
 "Top" : "tangnano20k_step1",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}