
*** Running vivado
    with args -log design1_memory_reader_IP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_memory_reader_IP_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design1_memory_reader_IP_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/rubik/ip_catalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design1_memory_reader_IP_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design1_memory_reader_IP_0_1' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 714.953 ; gain = 177.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design1_memory_reader_IP_0_1' [c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_memory_reader_IP_0_1/synth/design1_memory_reader_IP_0_1.vhd:74]
INFO: [Synth 8-3491] module 'memory_reader_IP' declared at 'C:/workspace/rubik/ip_catalog/memory_reader.vhd:7' bound to instance 'U0' of component 'memory_reader_IP' [c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_memory_reader_IP_0_1/synth/design1_memory_reader_IP_0_1.vhd:113]
INFO: [Synth 8-638] synthesizing module 'memory_reader_IP' [C:/workspace/rubik/ip_catalog/memory_reader.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'memory_reader_IP' (1#1) [C:/workspace/rubik/ip_catalog/memory_reader.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design1_memory_reader_IP_0_1' (2#1) [c:/workspace/rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_memory_reader_IP_0_1/synth/design1_memory_reader_IP_0_1.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.688 ; gain = 246.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.688 ; gain = 246.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.688 ; gain = 246.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 869.777 ; gain = 1.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 869.777 ; gain = 332.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 869.777 ; gain = 332.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 869.777 ; gain = 332.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'memory_reader_IP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               wait_read |                               01 |                               01
                 reading |                               10 |                               10
                 sending |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'send_state_reg' using encoding 'sequential' in module 'memory_reader_IP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 869.777 ; gain = 332.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_reader_IP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[31] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[30] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[29] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[28] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[27] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[26] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[25] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[24] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[23] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[22] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[21] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[20] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[19] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[18] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[17] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[16] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[15] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[14] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[13] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[12] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[11] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[10] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[9] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[8] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[7] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[6] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[5] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[4] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[3] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[2] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[1] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_dout[0] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_en driven by constant 1
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_rst driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_we[3] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_we[2] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_we[1] driven by constant 0
INFO: [Synth 8-3917] design design1_memory_reader_IP_0_1 has port bram_we[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 869.777 ; gain = 332.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 875.926 ; gain = 338.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 875.926 ; gain = 338.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 895.492 ; gain = 357.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |    31|
|4     |LUT4   |    12|
|5     |LUT5   |     5|
|6     |LUT6   |     6|
|7     |FDRE   |    38|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   103|
|2     |  U0     |memory_reader_IP |   103|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 901.309 ; gain = 363.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 901.309 ; gain = 277.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 901.309 ; gain = 363.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 916.090 ; gain = 617.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/workspace/rubik/project_rubik/project_rubik.runs/design1_memory_reader_IP_0_1_synth_1/design1_memory_reader_IP_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 916.090 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/workspace/rubik/project_rubik/project_rubik.runs/design1_memory_reader_IP_0_1_synth_1/design1_memory_reader_IP_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design1_memory_reader_IP_0_1_utilization_synth.rpt -pb design1_memory_reader_IP_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 18 18:29:30 2025...
