/Users/jacky/RustroverProjects/rustv1/my-redis/target/debug/deps/libstrsim-93cab5880c00da20.rmeta: /Users/jacky/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.8.0/src/lib.rs

/Users/jacky/RustroverProjects/rustv1/my-redis/target/debug/deps/libstrsim-93cab5880c00da20.rlib: /Users/jacky/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.8.0/src/lib.rs

/Users/jacky/RustroverProjects/rustv1/my-redis/target/debug/deps/strsim-93cab5880c00da20.d: /Users/jacky/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.8.0/src/lib.rs

/Users/jacky/.cargo/registry/src/mirrors.ustc.edu.cn-61ef6e0cd06fb9b8/strsim-0.8.0/src/lib.rs:
