From 8dca9b88c9f0086cd9e0d58584d34c5306f9c609 Mon Sep 17 00:00:00 2001
From: OrelEKratos <orel_e@eyal-emi.co.il>
Date: Tue, 29 Oct 2024 01:42:25 -0700
Subject: [PATCH] add GPT1 support

---
 arch/arm64/boot/dts/freescale/imx8mp-evk.dts | 60 +++++++++++++++-----
 oe-logs                                      |  1 +
 oe-workdir                                   |  1 +
 3 files changed, 47 insertions(+), 15 deletions(-)
 create mode 120000 oe-logs
 create mode 120000 oe-workdir

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index 7bbf29e0a13e..44e7191b1450 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -17,6 +17,13 @@ / {
 	chosen {
 		stdout-path = &uart2;
 	};
+	
+	fpga-region0 {
+		compatible = "fpga-region";
+		fpga-mgr = <&fpga_mgr_spi>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+	};
 
 	gpio-leds {
 		compatible = "gpio-leds";
@@ -35,6 +42,18 @@ memory@40000000 {
 		reg = <0x0 0x40000000 0 0xc0000000>,
 		      <0x1 0x00000000 0 0xc0000000>;
 	};
+	
+	gpt1: timer@302d0000 {
+	    compatible = "fsl,imx8mp-gpt", "fsl,imx7d-gpt";
+	    reg = <0x302d0000 0x10000>;
+	    interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
+	    clocks = <&clk IMX8MP_CLK_GPT1>;
+	    clock-names = "ipg";
+	    pinctrl-names = "default";
+	    pinctrl-0 = <&pinctrl_gpt1>;
+	    status = "okay";
+	};
+
 
 	reg_can1_stby: regulator-can1-stby {
 		compatible = "regulator-fixed";
@@ -270,20 +289,26 @@ &aud2htx {
 	status = "okay";
 };
 
-&ecspi2 {
-	#address-cells = <1>;
-	#size-cells = <0>;
-	fsl,spi-num-chipselects = <1>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
-	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
-	status = "okay";
 
-	spidev1: spi@0 {
-		reg = <0>;
-		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <500000>;
-	};
+	
+&ecspi2 {
+    #address-cells = <1>;
+    #size-cells = <0>;
+    fsl,spi-num-chipselects = <1>;
+    pinctrl-names = "default";
+    pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+    cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+    status = "okay";
+
+    // SPI device representing the FPGA manager
+    fpga_mgr_spi:fpga-mgr@0 {
+        compatible = "xlnx,fpga-slave-serial";   // Xilinx FPGA slave serial
+        reg = <0>;                              // Chip select 0 for SPI device
+        spi-max-frequency = <1000000>;         // SPI max frequency (adjust as needed)
+        prog_b-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;   // Program_B GPIO pin
+        init-b-gpios = <&gpio3 21 GPIO_ACTIVE_LOW>;    // Init_B GPIO pin (optional)
+        done-gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;     // Done GPIO pin
+    };
 };
 
 &eqos {
@@ -1117,15 +1142,20 @@ MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
 			MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00	0xd6
 		>;
 	};
+	
+        pinctrl_gpt1: gpt1grp {
+        	fsl,pins = <
+         	   MX8MP_IOMUXC_SAI3_RXC__GPT1_CLK            0x00000106
+          	  MX8MP_IOMUXC_SAI3_TXD__GPT1_CAPTURE2       0x00000106
+        	>;
+    	};
 
 	pinctrl_sai3: sai3grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
 			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
-			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
 			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
 			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
-			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
 		>;
 	};
 
diff --git a/oe-logs b/oe-logs
new file mode 120000
index 000000000000..6c08ea361da6
--- /dev/null
+++ b/oe-logs
@@ -0,0 +1 @@
+/home/orel/Downloads/Petalinux20231/Projects/DLP-AR/yocto140824/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0/temp
\ No newline at end of file
diff --git a/oe-workdir b/oe-workdir
new file mode 120000
index 000000000000..a49f7219afab
--- /dev/null
+++ b/oe-workdir
@@ -0,0 +1 @@
+/home/orel/Downloads/Petalinux20231/Projects/DLP-AR/yocto140824/build/tmp/work/imx8mpevk-poky-linux/linux-imx/5.15.71+git999-r0
\ No newline at end of file
