#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 26 21:18:41 2019
# Process ID: 26400
# Current directory: C:/Users/sinow/Documents/ELC363-Lab/test4/test4.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: C:/Users/sinow/Documents/ELC363-Lab/test4/test4.runs/synth_1/Processor.vds
# Journal file: C:/Users/sinow/Documents/ELC363-Lab/test4/test4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25784 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 470.730 ; gain = 171.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:2]
	Parameter S00 bound to: 5'b00000 
	Parameter S01 bound to: 5'b00001 
	Parameter S02 bound to: 5'b00010 
	Parameter S03 bound to: 5'b00011 
	Parameter S04 bound to: 5'b00100 
	Parameter S05 bound to: 5'b00101 
	Parameter S06 bound to: 5'b00110 
	Parameter S07 bound to: 5'b00111 
	Parameter S08 bound to: 5'b01000 
	Parameter S09 bound to: 5'b01001 
	Parameter S10 bound to: 5'b01010 
	Parameter S11 bound to: 5'b01011 
	Parameter S12 bound to: 5'b01100 
	Parameter S13 bound to: 5'b01101 
	Parameter S14 bound to: 5'b01110 
	Parameter S15 bound to: 5'b01111 
	Parameter S16 bound to: 5'b10000 
	Parameter NOT bound to: 3'b000 
	Parameter ADC bound to: 3'b001 
	Parameter JPA bound to: 3'b010 
	Parameter INCA bound to: 3'b011 
	Parameter STA bound to: 3'b100 
	Parameter LDA bound to: 3'b101 
	Parameter zero bound to: 16'b0000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:236]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (1#1) [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 533.539 ; gain = 234.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 533.539 ; gain = 234.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 533.539 ; gain = 234.020
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'ALU_C_reg' [C:/Users/sinow/Documents/ELC363-Lab/test4/test4.srcs/sources_1/new/Processor.v:165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 533.539 ; gain = 234.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   6 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 5     
	   6 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'A_reg_rep[0]' (FDR) to 'A_reg[0]'
INFO: [Synth 8-3886] merging instance 'A_reg_rep[1]' (FDR) to 'A_reg[1]'
INFO: [Synth 8-3886] merging instance 'A_reg_rep[2]' (FDR) to 'A_reg[2]'
INFO: [Synth 8-3886] merging instance 'A_reg_rep[3]' (FDR) to 'A_reg[3]'
INFO: [Synth 8-3886] merging instance 'T1_reg[0]' (FD) to 'AC_reg[0]'
INFO: [Synth 8-3886] merging instance 'T1_reg[1]' (FD) to 'AC_reg[1]'
INFO: [Synth 8-3886] merging instance 'T1_reg[2]' (FD) to 'AC_reg[2]'
INFO: [Synth 8-3886] merging instance 'T1_reg[3]' (FD) to 'AC_reg[3]'
INFO: [Synth 8-3886] merging instance 'T1_reg[4]' (FD) to 'AC_reg[4]'
INFO: [Synth 8-3886] merging instance 'T1_reg[5]' (FD) to 'AC_reg[5]'
INFO: [Synth 8-3886] merging instance 'T1_reg[6]' (FD) to 'AC_reg[6]'
INFO: [Synth 8-3886] merging instance 'T1_reg[7]' (FD) to 'AC_reg[7]'
INFO: [Synth 8-3886] merging instance 'T1_reg[8]' (FD) to 'AC_reg[8]'
INFO: [Synth 8-3886] merging instance 'T1_reg[9]' (FD) to 'AC_reg[9]'
INFO: [Synth 8-3886] merging instance 'T1_reg[10]' (FD) to 'AC_reg[10]'
INFO: [Synth 8-3886] merging instance 'T1_reg[11]' (FD) to 'AC_reg[11]'
INFO: [Synth 8-3886] merging instance 'T1_reg[12]' (FD) to 'AC_reg[12]'
INFO: [Synth 8-3886] merging instance 'T1_reg[13]' (FD) to 'AC_reg[13]'
INFO: [Synth 8-3886] merging instance 'T1_reg[14]' (FD) to 'AC_reg[14]'
INFO: [Synth 8-3886] merging instance 'T1_reg[15]' (FD) to 'AC_reg[15]'
INFO: [Synth 8-3886] merging instance 'T1_reg[16]' (FD) to 'C_reg'
INFO: [Synth 8-3886] merging instance 'AM_BIT_reg' (FD) to 'IR_reg[12]'
INFO: [Synth 8-3886] merging instance 'IR_reg[13]' (FD) to 'OP_CODE_reg[0]'
INFO: [Synth 8-3886] merging instance 'IR_reg[14]' (FD) to 'OP_CODE_reg[1]'
INFO: [Synth 8-3886] merging instance 'IR_reg[15]' (FD) to 'OP_CODE_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 696.492 ; gain = 396.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Processor   | memory_reg | Implied   | 16 x 16              | RAM32M x 3   | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 703.496 ; gain = 403.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|Processor   | memory_reg | Implied   | 16 x 16              | RAM32M x 3   | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT2   |     4|
|4     |LUT3   |    32|
|5     |LUT4   |    41|
|6     |LUT5   |    18|
|7     |LUT6   |    82|
|8     |RAM32M |     3|
|9     |FDRE   |    95|
|10    |LD     |     3|
|11    |IBUF   |     2|
|12    |OBUF   |   134|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   427|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 703.680 ; gain = 404.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 810.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 810.617 ; gain = 511.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.617 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sinow/Documents/ELC363-Lab/test4/test4.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 21:19:51 2019...
