#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1e444a0 .scope module, "testALU" "testALU" 2 5;
 .timescale -9 -12;
v0x1ef0260_0 .net "carryout", 0 0, L_0x1f4c9d0;  1 drivers
v0x1ef0320_0 .var "command", 2 0;
v0x1ef03f0_0 .var "operandA", 31 0;
v0x1ef04f0_0 .var "operandB", 31 0;
v0x1ef05c0_0 .net "overflow", 0 0, L_0x1f4e4d0;  1 drivers
RS_0x7fc866165778 .resolv tri, L_0x1f49050, L_0x1f4e7e0;
v0x1ef06b0_0 .net8 "result", 31 0, RS_0x7fc866165778;  2 drivers
v0x1ef07a0_0 .net "zero", 0 0, L_0x1f4eb80;  1 drivers
S_0x1e440c0 .scope module, "alu" "alu" 2 14, 3 145 0, S_0x1e444a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1f49cb0/d .functor OR 1, L_0x1f4c4b0, L_0x1f4c610, C4<0>, C4<0>;
L_0x1f49cb0 .delay 1 (40000,40000,40000) L_0x1f49cb0/d;
L_0x1f4c8c0/d .functor OR 1, L_0x1f49cb0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f4c8c0 .delay 1 (40000,40000,40000) L_0x1f4c8c0/d;
L_0x1f4c9d0/d .functor OR 1, L_0x1f4d770, L_0x1f4d040, C4<0>, C4<0>;
L_0x1f4c9d0 .delay 1 (40000,40000,40000) L_0x1f4c9d0/d;
L_0x1f4e720/d .functor NOT 1, L_0x1f4dab0, C4<0>, C4<0>, C4<0>;
L_0x1f4e720 .delay 1 (10000,10000,10000) L_0x1f4e720/d;
L_0x1f4dc10/d .functor NOT 1, L_0x1f4e4d0, C4<0>, C4<0>, C4<0>;
L_0x1f4dc10 .delay 1 (10000,10000,10000) L_0x1f4dc10/d;
L_0x1f4dd10/d .functor AND 1, L_0x1f4e720, L_0x1f4de70, L_0x1f4ef50, C4<1>;
L_0x1f4dd10 .delay 1 (60000,60000,60000) L_0x1f4dd10/d;
L_0x1f4f040/d .functor NOT 1, L_0x1f4dd10, C4<0>, C4<0>, C4<0>;
L_0x1f4f040 .delay 1 (10000,10000,10000) L_0x1f4f040/d;
L_0x1f4f150/d .functor AND 1, L_0x1f4f300, L_0x1f4dc10, L_0x1f4dd10, C4<1>;
L_0x1f4f150 .delay 1 (60000,60000,60000) L_0x1f4f150/d;
L_0x1f4e910/d .functor OR 1, L_0x1f4ea20, L_0x1f4f150, C4<0>, C4<0>;
L_0x1f4e910 .delay 1 (40000,40000,40000) L_0x1f4e910/d;
v0x1eecdf0_0 .net "SLTval", 0 0, L_0x1f4f150;  1 drivers
v0x1eeceb0_0 .net *"_s321", 0 0, L_0x1f45ce0;  1 drivers
v0x1eecf90_0 .net *"_s324", 0 0, L_0x1f44250;  1 drivers
v0x1eed050_0 .net *"_s327", 0 0, L_0x1f47120;  1 drivers
v0x1eed130_0 .net *"_s330", 0 0, L_0x1f47380;  1 drivers
v0x1eed210_0 .net *"_s333", 0 0, L_0x1f47570;  1 drivers
v0x1eed2f0_0 .net *"_s336", 0 0, L_0x1f47ad0;  1 drivers
v0x1eed3d0_0 .net *"_s339", 0 0, L_0x1f47cf0;  1 drivers
v0x1eed4b0_0 .net *"_s342", 0 0, L_0x1f472f0;  1 drivers
v0x1eed620_0 .net *"_s345", 0 0, L_0x1f489f0;  1 drivers
v0x1eed700_0 .net *"_s348", 0 0, L_0x1f481f0;  1 drivers
v0x1eed7e0_0 .net *"_s351", 0 0, L_0x1f48410;  1 drivers
v0x1eed8c0_0 .net *"_s354", 0 0, L_0x1f48630;  1 drivers
v0x1eed9a0_0 .net *"_s357", 0 0, L_0x1f492d0;  1 drivers
v0x1eeda80_0 .net *"_s360", 0 0, L_0x1f48c10;  1 drivers
v0x1eedb60_0 .net *"_s363", 0 0, L_0x1f48e30;  1 drivers
v0x1eedc40_0 .net *"_s366", 0 0, L_0x1f47f10;  1 drivers
v0x1eeddf0_0 .net *"_s369", 0 0, L_0x1f49d40;  1 drivers
v0x1eede90_0 .net *"_s372", 0 0, L_0x1f494a0;  1 drivers
v0x1eedf70_0 .net *"_s375", 0 0, L_0x1f496c0;  1 drivers
v0x1eee050_0 .net *"_s378", 0 0, L_0x1f498e0;  1 drivers
v0x1eee130_0 .net *"_s381", 0 0, L_0x1f4a610;  1 drivers
v0x1eee210_0 .net *"_s384", 0 0, L_0x1f49f60;  1 drivers
v0x1eee2f0_0 .net *"_s387", 0 0, L_0x1f4a180;  1 drivers
v0x1eee3d0_0 .net *"_s390", 0 0, L_0x1f4a3a0;  1 drivers
v0x1eee4b0_0 .net *"_s393", 0 0, L_0x1f4a500;  1 drivers
v0x1eee590_0 .net *"_s396", 0 0, L_0x1f4a830;  1 drivers
v0x1eee670_0 .net *"_s399", 0 0, L_0x1f4aa50;  1 drivers
v0x1eee750_0 .net *"_s402", 0 0, L_0x1f4ac70;  1 drivers
v0x1eee830_0 .net *"_s405", 0 0, L_0x1f4add0;  1 drivers
v0x1eee910_0 .net *"_s408", 0 0, L_0x1f4b0b0;  1 drivers
v0x1eee9f0_0 .net *"_s411", 0 0, L_0x1f4b2d0;  1 drivers
v0x1eeead0_0 .net *"_s414", 0 0, L_0x1f4cb70;  1 drivers
v0x1eedd20_0 .net *"_s420", 0 0, L_0x1f4c4b0;  1 drivers
v0x1eeeda0_0 .net *"_s422", 0 0, L_0x1f4c610;  1 drivers
v0x1eeee80_0 .net *"_s424", 0 0, L_0x1f4c8c0;  1 drivers
v0x1eeef60_0 .net *"_s429", 0 0, L_0x1f4d770;  1 drivers
v0x1eef040_0 .net *"_s431", 0 0, L_0x1f4d040;  1 drivers
v0x1eef120_0 .net *"_s440", 0 0, L_0x1f4dab0;  1 drivers
v0x1eef200_0 .net *"_s444", 0 0, L_0x1f4de70;  1 drivers
v0x1eef2e0_0 .net *"_s446", 0 0, L_0x1f4ef50;  1 drivers
v0x1eef3c0_0 .net *"_s450", 0 0, L_0x1f4f300;  1 drivers
v0x1eef4a0_0 .net *"_s452", 0 0, L_0x1f4e910;  1 drivers
v0x1eef580_0 .net *"_s455", 0 0, L_0x1f4ea20;  1 drivers
v0x1eef660_0 .net "carryOut", 32 0, L_0x1f4c700;  1 drivers
v0x1eef740_0 .net "carryout", 0 0, L_0x1f4c9d0;  alias, 1 drivers
v0x1eef800_0 .net "command", 2 0, v0x1ef0320_0;  1 drivers
v0x1eef8e0_0 .net "initialResult", 31 0, L_0x1f46410;  1 drivers
v0x1eef9c0_0 .net "isSLT", 0 0, L_0x1f4dd10;  1 drivers
v0x1eefa80_0 .net "isSLTinv", 0 0, L_0x1f4f040;  1 drivers
v0x1eefb40_0 .net "isSubtract", 0 0, L_0x1f49cb0;  1 drivers
v0x1eefbe0_0 .net "operandA", 31 0, v0x1ef03f0_0;  1 drivers
v0x1eefcc0_0 .net "operandB", 31 0, v0x1ef04f0_0;  1 drivers
v0x1eefda0_0 .net "overflow", 0 0, L_0x1f4e4d0;  alias, 1 drivers
v0x1eefe40_0 .net "overflowInv", 0 0, L_0x1f4dc10;  1 drivers
v0x1eefee0_0 .net8 "result", 31 0, RS_0x7fc866165778;  alias, 2 drivers
v0x1eeffd0_0 .net "s2inv", 0 0, L_0x1f4e720;  1 drivers
v0x1ef0070_0 .net "zero", 0 0, L_0x1f4eb80;  alias, 1 drivers
L_0x1ef2ff0 .part v0x1ef03f0_0, 0, 1;
L_0x1ef3150 .part v0x1ef04f0_0, 0, 1;
L_0x1ef3300 .part L_0x1f4c700, 0, 1;
L_0x1ef3430 .part v0x1ef0320_0, 0, 1;
L_0x1ef34d0 .part v0x1ef0320_0, 1, 1;
L_0x1ef3570 .part v0x1ef0320_0, 2, 1;
L_0x1ef5b10 .part v0x1ef03f0_0, 1, 1;
L_0x1ef5c70 .part v0x1ef04f0_0, 1, 1;
L_0x1ef39d0 .part L_0x1f4c700, 1, 1;
L_0x1ef5eb0 .part v0x1ef0320_0, 0, 1;
L_0x1ef5f50 .part v0x1ef0320_0, 1, 1;
L_0x1ef5ff0 .part v0x1ef0320_0, 2, 1;
L_0x1ef8530 .part v0x1ef03f0_0, 2, 1;
L_0x1ef8720 .part v0x1ef04f0_0, 2, 1;
L_0x1ef88d0 .part L_0x1f4c700, 2, 1;
L_0x1ef8a00 .part v0x1ef0320_0, 0, 1;
L_0x1ef8bb0 .part v0x1ef0320_0, 1, 1;
L_0x1ef8c50 .part v0x1ef0320_0, 2, 1;
L_0x1efb0a0 .part v0x1ef03f0_0, 3, 1;
L_0x1efb200 .part v0x1ef04f0_0, 3, 1;
L_0x1ef8cf0 .part L_0x1f4c700, 3, 1;
L_0x1efb4f0 .part v0x1ef0320_0, 0, 1;
L_0x1efb3b0 .part v0x1ef0320_0, 1, 1;
L_0x1efb650 .part v0x1ef0320_0, 2, 1;
L_0x1efdb50 .part v0x1ef03f0_0, 4, 1;
L_0x1efdcb0 .part v0x1ef04f0_0, 4, 1;
L_0x1efb6f0 .part L_0x1f4c700, 4, 1;
L_0x1efdf40 .part v0x1ef0320_0, 0, 1;
L_0x1efde60 .part v0x1ef0320_0, 1, 1;
L_0x1efe0d0 .part v0x1ef0320_0, 2, 1;
L_0x1f00690 .part v0x1ef03f0_0, 5, 1;
L_0x1f007f0 .part v0x1ef04f0_0, 5, 1;
L_0x1f009a0 .part L_0x1f4c700, 5, 1;
L_0x1f00a40 .part v0x1ef0320_0, 0, 1;
L_0x1ef8aa0 .part v0x1ef0320_0, 1, 1;
L_0x1f00c00 .part v0x1ef0320_0, 2, 1;
L_0x1f030e0 .part v0x1ef03f0_0, 6, 1;
L_0x1f03350 .part v0x1ef04f0_0, 6, 1;
L_0x1f00ca0 .part L_0x1f4c700, 6, 1;
L_0x1f03750 .part v0x1ef0320_0, 0, 1;
L_0x1f03610 .part v0x1ef0320_0, 1, 1;
L_0x1f036b0 .part v0x1ef0320_0, 2, 1;
L_0x1f05d00 .part v0x1ef03f0_0, 7, 1;
L_0x1f05e60 .part v0x1ef04f0_0, 7, 1;
L_0x1f037f0 .part L_0x1f4c700, 7, 1;
L_0x1f03890 .part v0x1ef0320_0, 0, 1;
L_0x1f06010 .part v0x1ef0320_0, 1, 1;
L_0x1f060b0 .part v0x1ef0320_0, 2, 1;
L_0x1f08870 .part v0x1ef03f0_0, 8, 1;
L_0x1f089d0 .part v0x1ef04f0_0, 8, 1;
L_0x1f06290 .part L_0x1f4c700, 8, 1;
L_0x1f06330 .part v0x1ef0320_0, 0, 1;
L_0x1f08d30 .part v0x1ef0320_0, 1, 1;
L_0x1f08dd0 .part v0x1ef0320_0, 2, 1;
L_0x1f0b360 .part v0x1ef03f0_0, 9, 1;
L_0x1f0b4c0 .part v0x1ef04f0_0, 9, 1;
L_0x1f08e70 .part L_0x1f4c700, 9, 1;
L_0x1f08f10 .part v0x1ef0320_0, 0, 1;
L_0x1f0b850 .part v0x1ef0320_0, 1, 1;
L_0x1f0b8f0 .part v0x1ef0320_0, 2, 1;
L_0x1f0ddd0 .part v0x1ef03f0_0, 10, 1;
L_0x1f0df30 .part v0x1ef04f0_0, 10, 1;
L_0x1f0b990 .part L_0x1f4c700, 10, 1;
L_0x1f0ba30 .part v0x1ef0320_0, 0, 1;
L_0x1f0bad0 .part v0x1ef0320_0, 1, 1;
L_0x1f0e0e0 .part v0x1ef0320_0, 2, 1;
L_0x1f10a50 .part v0x1ef03f0_0, 11, 1;
L_0x1f10bb0 .part v0x1ef04f0_0, 11, 1;
L_0x1efe230 .part L_0x1f4c700, 11, 1;
L_0x1f0e780 .part v0x1ef0320_0, 0, 1;
L_0x1f0e820 .part v0x1ef0320_0, 1, 1;
L_0x1f10fa0 .part v0x1ef0320_0, 2, 1;
L_0x1f13470 .part v0x1ef03f0_0, 12, 1;
L_0x1f135d0 .part v0x1ef04f0_0, 12, 1;
L_0x1f112e0 .part L_0x1f4c700, 12, 1;
L_0x1f110d0 .part v0x1ef0320_0, 0, 1;
L_0x1f11170 .part v0x1ef0320_0, 1, 1;
L_0x1f139f0 .part v0x1ef0320_0, 2, 1;
L_0x1f15e50 .part v0x1ef03f0_0, 13, 1;
L_0x1f15fb0 .part v0x1ef04f0_0, 13, 1;
L_0x1f13a90 .part L_0x1f4c700, 13, 1;
L_0x1f13b30 .part v0x1ef0320_0, 0, 1;
L_0x1f13bd0 .part v0x1ef0320_0, 1, 1;
L_0x1f13c70 .part v0x1ef0320_0, 2, 1;
L_0x1f18840 .part v0x1ef03f0_0, 14, 1;
L_0x1f03240 .part v0x1ef04f0_0, 14, 1;
L_0x1f03500 .part L_0x1f4c700, 14, 1;
L_0x1f16160 .part v0x1ef0320_0, 0, 1;
L_0x1f16200 .part v0x1ef0320_0, 1, 1;
L_0x1f162a0 .part v0x1ef0320_0, 2, 1;
L_0x1f1b470 .part v0x1ef03f0_0, 15, 1;
L_0x1f1b5d0 .part v0x1ef04f0_0, 15, 1;
L_0x1f18ed0 .part L_0x1f4c700, 15, 1;
L_0x1f06180 .part v0x1ef0320_0, 0, 1;
L_0x1f1ba80 .part v0x1ef0320_0, 1, 1;
L_0x1f1bb20 .part v0x1ef0320_0, 2, 1;
L_0x1f1dfe0 .part v0x1ef03f0_0, 16, 1;
L_0x1f1e140 .part v0x1ef04f0_0, 16, 1;
L_0x1f1e2f0 .part L_0x1f4c700, 16, 1;
L_0x1f1e420 .part v0x1ef0320_0, 0, 1;
L_0x1f1bbc0 .part v0x1ef0320_0, 1, 1;
L_0x1f1bc60 .part v0x1ef0320_0, 2, 1;
L_0x1f20a20 .part v0x1ef03f0_0, 17, 1;
L_0x1f20b80 .part v0x1ef04f0_0, 17, 1;
L_0x1f1e4c0 .part L_0x1f4c700, 17, 1;
L_0x1f1e560 .part v0x1ef0320_0, 0, 1;
L_0x1f1e600 .part v0x1ef0320_0, 1, 1;
L_0x1f1e6a0 .part v0x1ef0320_0, 2, 1;
L_0x1f23480 .part v0x1ef03f0_0, 18, 1;
L_0x1f235e0 .part v0x1ef04f0_0, 18, 1;
L_0x1f20d30 .part L_0x1f4c700, 18, 1;
L_0x1f20dd0 .part v0x1ef0320_0, 0, 1;
L_0x1f20e70 .part v0x1ef0320_0, 1, 1;
L_0x1f20f10 .part v0x1ef0320_0, 2, 1;
L_0x1f25ee0 .part v0x1ef03f0_0, 19, 1;
L_0x1f26040 .part v0x1ef04f0_0, 19, 1;
L_0x1f23790 .part L_0x1f4c700, 19, 1;
L_0x1f23830 .part v0x1ef0320_0, 0, 1;
L_0x1f238d0 .part v0x1ef0320_0, 1, 1;
L_0x1f23970 .part v0x1ef0320_0, 2, 1;
L_0x1f289c0 .part v0x1ef03f0_0, 20, 1;
L_0x1f28b20 .part v0x1ef04f0_0, 20, 1;
L_0x1f261f0 .part L_0x1f4c700, 20, 1;
L_0x1f26290 .part v0x1ef0320_0, 0, 1;
L_0x1f26330 .part v0x1ef0320_0, 1, 1;
L_0x1f263d0 .part v0x1ef0320_0, 2, 1;
L_0x1f2b840 .part v0x1ef03f0_0, 21, 1;
L_0x1f2b9a0 .part v0x1ef04f0_0, 21, 1;
L_0x1f2bb50 .part L_0x1f4c700, 21, 1;
L_0x1f2bbf0 .part v0x1ef0320_0, 0, 1;
L_0x1f0e2e0 .part v0x1ef0320_0, 1, 1;
L_0x1f0e380 .part v0x1ef0320_0, 2, 1;
L_0x1f2e290 .part v0x1ef03f0_0, 22, 1;
L_0x1f2e3f0 .part v0x1ef04f0_0, 22, 1;
L_0x1f2e5a0 .part L_0x1f4c700, 22, 1;
L_0x1f2e6d0 .part v0x1ef0320_0, 0, 1;
L_0x1f2bc90 .part v0x1ef0320_0, 1, 1;
L_0x1f2bd30 .part v0x1ef0320_0, 2, 1;
L_0x1f30d40 .part v0x1ef03f0_0, 23, 1;
L_0x1f30ea0 .part v0x1ef04f0_0, 23, 1;
L_0x1f2e770 .part L_0x1f4c700, 23, 1;
L_0x1f2e810 .part v0x1ef0320_0, 0, 1;
L_0x1f2e8b0 .part v0x1ef0320_0, 1, 1;
L_0x1f2e950 .part v0x1ef0320_0, 2, 1;
L_0x1f337e0 .part v0x1ef03f0_0, 24, 1;
L_0x1f33940 .part v0x1ef04f0_0, 24, 1;
L_0x1f31530 .part L_0x1f4c700, 24, 1;
L_0x1f310e0 .part v0x1ef0320_0, 0, 1;
L_0x1f31180 .part v0x1ef0320_0, 1, 1;
L_0x1f31220 .part v0x1ef0320_0, 2, 1;
L_0x1f361d0 .part v0x1ef03f0_0, 25, 1;
L_0x1f36330 .part v0x1ef04f0_0, 25, 1;
L_0x1f33af0 .part L_0x1f4c700, 25, 1;
L_0x1f33b90 .part v0x1ef0320_0, 0, 1;
L_0x1f33c30 .part v0x1ef0320_0, 1, 1;
L_0x1f33cd0 .part v0x1ef0320_0, 2, 1;
L_0x1f38c30 .part v0x1ef03f0_0, 26, 1;
L_0x1f38d90 .part v0x1ef04f0_0, 26, 1;
L_0x1f364e0 .part L_0x1f4c700, 26, 1;
L_0x1f36580 .part v0x1ef0320_0, 0, 1;
L_0x1f36620 .part v0x1ef0320_0, 1, 1;
L_0x1f366c0 .part v0x1ef0320_0, 2, 1;
L_0x1f3b640 .part v0x1ef03f0_0, 27, 1;
L_0x1f3b7a0 .part v0x1ef04f0_0, 27, 1;
L_0x1f38f40 .part L_0x1f4c700, 27, 1;
L_0x1f38fe0 .part v0x1ef0320_0, 0, 1;
L_0x1f39080 .part v0x1ef0320_0, 1, 1;
L_0x1f39120 .part v0x1ef0320_0, 2, 1;
L_0x1f3e080 .part v0x1ef03f0_0, 28, 1;
L_0x1f3e1e0 .part v0x1ef04f0_0, 28, 1;
L_0x1f3e390 .part L_0x1f4c700, 28, 1;
L_0x1f3e4c0 .part v0x1ef0320_0, 0, 1;
L_0x1f3b950 .part v0x1ef0320_0, 1, 1;
L_0x1f3b9f0 .part v0x1ef0320_0, 2, 1;
L_0x1f40af0 .part v0x1ef03f0_0, 29, 1;
L_0x1f40c50 .part v0x1ef04f0_0, 29, 1;
L_0x1f3e560 .part L_0x1f4c700, 29, 1;
L_0x1f3e600 .part v0x1ef0320_0, 0, 1;
L_0x1f3e6a0 .part v0x1ef0320_0, 1, 1;
L_0x1f3e740 .part v0x1ef0320_0, 2, 1;
L_0x1f43540 .part v0x1ef03f0_0, 30, 1;
L_0x1f189a0 .part v0x1ef04f0_0, 30, 1;
L_0x1f18cc0 .part L_0x1f4c700, 30, 1;
L_0x1f18df0 .part v0x1ef0320_0, 0, 1;
L_0x1f40e00 .part v0x1ef0320_0, 1, 1;
L_0x1f40ea0 .part v0x1ef0320_0, 2, 1;
LS_0x1f46410_0_0 .concat8 [ 1 1 1 1], L_0x1ef2c00, L_0x1ef5720, L_0x1ef8140, L_0x1efacb0;
LS_0x1f46410_0_4 .concat8 [ 1 1 1 1], L_0x1efd760, L_0x1f002a0, L_0x1f02cf0, L_0x1f05910;
LS_0x1f46410_0_8 .concat8 [ 1 1 1 1], L_0x1f08480, L_0x1f0af70, L_0x1f0d9e0, L_0x1f10660;
LS_0x1f46410_0_12 .concat8 [ 1 1 1 1], L_0x1f13080, L_0x1f15a60, L_0x1f18450, L_0x1f1b080;
LS_0x1f46410_0_16 .concat8 [ 1 1 1 1], L_0x1f1dbf0, L_0x1f20630, L_0x1f23090, L_0x1f25af0;
LS_0x1f46410_0_20 .concat8 [ 1 1 1 1], L_0x1f285d0, L_0x1f2b450, L_0x1f2dea0, L_0x1f30950;
LS_0x1f46410_0_24 .concat8 [ 1 1 1 1], L_0x1f333f0, L_0x1f35de0, L_0x1f38840, L_0x1f3b250;
LS_0x1f46410_0_28 .concat8 [ 1 1 1 1], L_0x1f3dc90, L_0x1f40700, L_0x1f43150, L_0x1f46020;
LS_0x1f46410_1_0 .concat8 [ 4 4 4 4], LS_0x1f46410_0_0, LS_0x1f46410_0_4, LS_0x1f46410_0_8, LS_0x1f46410_0_12;
LS_0x1f46410_1_4 .concat8 [ 4 4 4 4], LS_0x1f46410_0_16, LS_0x1f46410_0_20, LS_0x1f46410_0_24, LS_0x1f46410_0_28;
L_0x1f46410 .concat8 [ 16 16 0 0], LS_0x1f46410_1_0, LS_0x1f46410_1_4;
L_0x1f47030 .part v0x1ef03f0_0, 31, 1;
L_0x1f43ec0 .part v0x1ef04f0_0, 31, 1;
L_0x1f44070 .part L_0x1f4c700, 31, 1;
L_0x1f18f70 .part v0x1ef0320_0, 0, 1;
L_0x1f19010 .part v0x1ef0320_0, 1, 1;
L_0x1f190b0 .part v0x1ef0320_0, 2, 1;
L_0x1f44110 .part L_0x1f46410, 0, 1;
L_0x1f44360 .part L_0x1f46410, 1, 1;
L_0x1f47190 .part L_0x1f46410, 2, 1;
L_0x1f47480 .part L_0x1f46410, 3, 1;
L_0x1f48100 .part L_0x1f46410, 4, 1;
L_0x1f47b90 .part L_0x1f46410, 5, 1;
L_0x1f47db0 .part L_0x1f46410, 6, 1;
L_0x1f48950 .part L_0x1f46410, 7, 1;
L_0x1f48ab0 .part L_0x1f46410, 8, 1;
L_0x1f482b0 .part L_0x1f46410, 9, 1;
L_0x1f484d0 .part L_0x1f46410, 10, 1;
L_0x1f486f0 .part L_0x1f46410, 11, 1;
L_0x1f49340 .part L_0x1f46410, 12, 1;
L_0x1f48cd0 .part L_0x1f46410, 13, 1;
L_0x1f48ef0 .part L_0x1f46410, 14, 1;
L_0x1f48840 .part L_0x1f46410, 15, 1;
L_0x1f49e00 .part L_0x1f46410, 16, 1;
L_0x1f49560 .part L_0x1f46410, 17, 1;
L_0x1f49780 .part L_0x1f46410, 18, 1;
L_0x1f499a0 .part L_0x1f46410, 19, 1;
L_0x1f4a6d0 .part L_0x1f46410, 20, 1;
L_0x1f4a020 .part L_0x1f46410, 21, 1;
L_0x1f4a240 .part L_0x1f46410, 22, 1;
L_0x1f4a460 .part L_0x1f46410, 23, 1;
L_0x1f4af50 .part L_0x1f46410, 24, 1;
L_0x1f4a8f0 .part L_0x1f46410, 25, 1;
L_0x1f4ab10 .part L_0x1f46410, 26, 1;
L_0x1f4ad30 .part L_0x1f46410, 27, 1;
L_0x1f4b7f0 .part L_0x1f46410, 28, 1;
L_0x1f4b170 .part L_0x1f46410, 29, 1;
L_0x1f4b390 .part L_0x1f46410, 30, 1;
LS_0x1f49050_0_0 .concat8 [ 1 1 1 1], L_0x1f45ce0, L_0x1f44250, L_0x1f47120, L_0x1f47380;
LS_0x1f49050_0_4 .concat8 [ 1 1 1 1], L_0x1f47570, L_0x1f47ad0, L_0x1f47cf0, L_0x1f472f0;
LS_0x1f49050_0_8 .concat8 [ 1 1 1 1], L_0x1f489f0, L_0x1f481f0, L_0x1f48410, L_0x1f48630;
LS_0x1f49050_0_12 .concat8 [ 1 1 1 1], L_0x1f492d0, L_0x1f48c10, L_0x1f48e30, L_0x1f47f10;
LS_0x1f49050_0_16 .concat8 [ 1 1 1 1], L_0x1f49d40, L_0x1f494a0, L_0x1f496c0, L_0x1f498e0;
LS_0x1f49050_0_20 .concat8 [ 1 1 1 1], L_0x1f4a610, L_0x1f49f60, L_0x1f4a180, L_0x1f4a3a0;
LS_0x1f49050_0_24 .concat8 [ 1 1 1 1], L_0x1f4a500, L_0x1f4a830, L_0x1f4aa50, L_0x1f4ac70;
LS_0x1f49050_0_28 .concat8 [ 1 1 1 1], L_0x1f4add0, L_0x1f4b0b0, L_0x1f4b2d0, L_0x1f4cb70;
LS_0x1f49050_1_0 .concat8 [ 4 4 4 4], LS_0x1f49050_0_0, LS_0x1f49050_0_4, LS_0x1f49050_0_8, LS_0x1f49050_0_12;
LS_0x1f49050_1_4 .concat8 [ 4 4 4 4], LS_0x1f49050_0_16, LS_0x1f49050_0_20, LS_0x1f49050_0_24, LS_0x1f49050_0_28;
L_0x1f49050 .concat8 [ 16 16 0 0], LS_0x1f49050_1_0, LS_0x1f49050_1_4;
L_0x1f49b50 .part L_0x1f46410, 31, 1;
L_0x1f4c4b0 .part v0x1ef0320_0, 0, 1;
L_0x1f4c610 .part v0x1ef0320_0, 0, 1;
LS_0x1f4c700_0_0 .concat8 [ 1 1 1 1], L_0x1f4c8c0, L_0x1ef1690, L_0x1ef43c0, L_0x1ef6cf0;
LS_0x1f4c700_0_4 .concat8 [ 1 1 1 1], L_0x1ef98d0, L_0x1efc350, L_0x1efeec0, L_0x1f01910;
LS_0x1f4c700_0_8 .concat8 [ 1 1 1 1], L_0x1f044e0, L_0x1f070d0, L_0x1f09b30, L_0x1f0c630;
LS_0x1f4c700_0_12 .concat8 [ 1 1 1 1], L_0x1f0f230, L_0x1f11cd0, L_0x1f146f0, L_0x1f17000;
LS_0x1f4c700_0_16 .concat8 [ 1 1 1 1], L_0x1f19ca0, L_0x1f1c810, L_0x1f1f1e0, L_0x1f21c40;
LS_0x1f4c700_0_20 .concat8 [ 1 1 1 1], L_0x1f246c0, L_0x1f271c0, L_0x1f2a020, L_0x1f2ca00;
LS_0x1f4c700_0_24 .concat8 [ 1 1 1 1], L_0x1f2f4b0, L_0x1f31f20, L_0x1f34940, L_0x1f373c0;
LS_0x1f4c700_0_28 .concat8 [ 1 1 1 1], L_0x1f39e40, L_0x1f3c880, L_0x1f3f2a0, L_0x1f41d40;
LS_0x1f4c700_0_32 .concat8 [ 1 0 0 0], L_0x1f44bd0;
LS_0x1f4c700_1_0 .concat8 [ 4 4 4 4], LS_0x1f4c700_0_0, LS_0x1f4c700_0_4, LS_0x1f4c700_0_8, LS_0x1f4c700_0_12;
LS_0x1f4c700_1_4 .concat8 [ 4 4 4 4], LS_0x1f4c700_0_16, LS_0x1f4c700_0_20, LS_0x1f4c700_0_24, LS_0x1f4c700_0_28;
LS_0x1f4c700_1_8 .concat8 [ 1 0 0 0], LS_0x1f4c700_0_32;
L_0x1f4c700 .concat8 [ 16 16 1 0], LS_0x1f4c700_1_0, LS_0x1f4c700_1_4, LS_0x1f4c700_1_8;
L_0x1f4d770 .part L_0x1f4c700, 32, 1;
L_0x1f4d040 .part L_0x1f4c700, 32, 1;
L_0x1f4e680 .part v0x1ef03f0_0, 31, 1;
L_0x1f4d8d0 .part v0x1ef04f0_0, 31, 1;
L_0x1f4d9c0 .part L_0x1f46410, 31, 1;
L_0x1f4dab0 .part v0x1ef0320_0, 2, 1;
L_0x1f4de70 .part v0x1ef0320_0, 0, 1;
L_0x1f4ef50 .part v0x1ef0320_0, 1, 1;
L_0x1f4f300 .part L_0x1f46410, 31, 1;
L_0x1f4e7e0 .part/pv L_0x1f4e910, 0, 1, 32;
L_0x1f4ea20 .part L_0x1f46410, 0, 1;
S_0x1e32b90 .scope generate, "genblk1[0]" "genblk1[0]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e37c90 .param/l "i" 0 3 165, +C4<00>;
S_0x1e327b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e32b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef0890/d .functor AND 1, L_0x1ef2ff0, L_0x1ef3150, C4<1>, C4<1>;
L_0x1ef0890 .delay 1 (40000,40000,40000) L_0x1ef0890/d;
L_0x1ef09f0/d .functor NAND 1, L_0x1ef2ff0, L_0x1ef3150, C4<1>, C4<1>;
L_0x1ef09f0 .delay 1 (20000,20000,20000) L_0x1ef09f0/d;
L_0x1ef0b50/d .functor OR 1, L_0x1ef2ff0, L_0x1ef3150, C4<0>, C4<0>;
L_0x1ef0b50 .delay 1 (40000,40000,40000) L_0x1ef0b50/d;
L_0x1ef0d40/d .functor NOR 1, L_0x1ef2ff0, L_0x1ef3150, C4<0>, C4<0>;
L_0x1ef0d40 .delay 1 (20000,20000,20000) L_0x1ef0d40/d;
L_0x1ef0e00/d .functor XOR 1, L_0x1ef2ff0, L_0x1ef3150, C4<0>, C4<0>;
L_0x1ef0e00 .delay 1 (40000,40000,40000) L_0x1ef0e00/d;
L_0x1ef1890/d .functor NOT 1, L_0x1ef3430, C4<0>, C4<0>, C4<0>;
L_0x1ef1890 .delay 1 (10000,10000,10000) L_0x1ef1890/d;
L_0x1ef1a30/d .functor NOT 1, L_0x1ef34d0, C4<0>, C4<0>, C4<0>;
L_0x1ef1a30 .delay 1 (10000,10000,10000) L_0x1ef1a30/d;
L_0x1ef1af0/d .functor NOT 1, L_0x1ef3570, C4<0>, C4<0>, C4<0>;
L_0x1ef1af0 .delay 1 (10000,10000,10000) L_0x1ef1af0/d;
L_0x1ef1ca0/d .functor AND 1, L_0x1ef11d0, L_0x1ef1890, L_0x1ef1a30, L_0x1ef1af0;
L_0x1ef1ca0 .delay 1 (80000,80000,80000) L_0x1ef1ca0/d;
L_0x1ef1e50/d .functor AND 1, L_0x1ef11d0, L_0x1ef3430, L_0x1ef1a30, L_0x1ef1af0;
L_0x1ef1e50 .delay 1 (80000,80000,80000) L_0x1ef1e50/d;
L_0x1ef2060/d .functor AND 1, L_0x1ef0e00, L_0x1ef1890, L_0x1ef34d0, L_0x1ef1af0;
L_0x1ef2060 .delay 1 (80000,80000,80000) L_0x1ef2060/d;
L_0x1ef2240/d .functor AND 1, L_0x1ef11d0, L_0x1ef3430, L_0x1ef34d0, L_0x1ef1af0;
L_0x1ef2240 .delay 1 (80000,80000,80000) L_0x1ef2240/d;
L_0x1ef2410/d .functor AND 1, L_0x1ef0890, L_0x1ef1890, L_0x1ef1a30, L_0x1ef3570;
L_0x1ef2410 .delay 1 (80000,80000,80000) L_0x1ef2410/d;
L_0x1ef2620/d .functor AND 1, L_0x1ef09f0, L_0x1ef3430, L_0x1ef1a30, L_0x1ef3570;
L_0x1ef2620 .delay 1 (80000,80000,80000) L_0x1ef2620/d;
L_0x1ef23a0/d .functor AND 1, L_0x1ef0d40, L_0x1ef1890, L_0x1ef34d0, L_0x1ef3570;
L_0x1ef23a0 .delay 1 (80000,80000,80000) L_0x1ef23a0/d;
L_0x1ef2a30/d .functor AND 1, L_0x1ef0b50, L_0x1ef3430, L_0x1ef34d0, L_0x1ef3570;
L_0x1ef2a30 .delay 1 (80000,80000,80000) L_0x1ef2a30/d;
L_0x1ef2c00/0/0 .functor OR 1, L_0x1ef1ca0, L_0x1ef1e50, L_0x1ef2060, L_0x1ef2410;
L_0x1ef2c00/0/4 .functor OR 1, L_0x1ef2620, L_0x1ef23a0, L_0x1ef2a30, L_0x1ef2240;
L_0x1ef2c00/d .functor OR 1, L_0x1ef2c00/0/0, L_0x1ef2c00/0/4, C4<0>, C4<0>;
L_0x1ef2c00 .delay 1 (160000,160000,160000) L_0x1ef2c00/d;
v0x1e95980_0 .net "a", 0 0, L_0x1ef2ff0;  1 drivers
v0x1e95a40_0 .net "addSub", 0 0, L_0x1ef11d0;  1 drivers
v0x1e95b10_0 .net "andRes", 0 0, L_0x1ef0890;  1 drivers
v0x1e95be0_0 .net "b", 0 0, L_0x1ef3150;  1 drivers
v0x1e95cb0_0 .net "carryIn", 0 0, L_0x1ef3300;  1 drivers
v0x1e95d50_0 .net "carryOut", 0 0, L_0x1ef1690;  1 drivers
v0x1e95e20_0 .net "initialResult", 0 0, L_0x1ef2c00;  1 drivers
v0x1e95ec0_0 .net "isAdd", 0 0, L_0x1ef1ca0;  1 drivers
v0x1e95f60_0 .net "isAnd", 0 0, L_0x1ef2410;  1 drivers
v0x1e96090_0 .net "isNand", 0 0, L_0x1ef2620;  1 drivers
v0x1e96130_0 .net "isNor", 0 0, L_0x1ef23a0;  1 drivers
v0x1e961d0_0 .net "isOr", 0 0, L_0x1ef2a30;  1 drivers
v0x1e96290_0 .net "isSLT", 0 0, L_0x1ef2240;  1 drivers
v0x1e96350_0 .net "isSub", 0 0, L_0x1ef1e50;  1 drivers
v0x1e96410_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e964e0_0 .net "isXor", 0 0, L_0x1ef2060;  1 drivers
v0x1e96580_0 .net "nandRes", 0 0, L_0x1ef09f0;  1 drivers
v0x1e96730_0 .net "norRes", 0 0, L_0x1ef0d40;  1 drivers
v0x1e967d0_0 .net "orRes", 0 0, L_0x1ef0b50;  1 drivers
v0x1e96870_0 .net "s0", 0 0, L_0x1ef3430;  1 drivers
v0x1e96910_0 .net "s0inv", 0 0, L_0x1ef1890;  1 drivers
v0x1e969d0_0 .net "s1", 0 0, L_0x1ef34d0;  1 drivers
v0x1e96a90_0 .net "s1inv", 0 0, L_0x1ef1a30;  1 drivers
v0x1e96b50_0 .net "s2", 0 0, L_0x1ef3570;  1 drivers
v0x1e96c10_0 .net "s2inv", 0 0, L_0x1ef1af0;  1 drivers
v0x1e96cd0_0 .net "xorRes", 0 0, L_0x1ef0e00;  1 drivers
S_0x1e2ce70 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e327b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef0f60/d .functor XOR 1, L_0x1ef3150, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1ef0f60 .delay 1 (40000,40000,40000) L_0x1ef0f60/d;
L_0x1ef1020/d .functor XOR 1, L_0x1ef2ff0, L_0x1ef0f60, C4<0>, C4<0>;
L_0x1ef1020 .delay 1 (40000,40000,40000) L_0x1ef1020/d;
L_0x1ef11d0/d .functor XOR 1, L_0x1ef1020, L_0x1ef3300, C4<0>, C4<0>;
L_0x1ef11d0 .delay 1 (40000,40000,40000) L_0x1ef11d0/d;
L_0x1ef13d0/d .functor AND 1, L_0x1ef2ff0, L_0x1ef0f60, C4<1>, C4<1>;
L_0x1ef13d0 .delay 1 (40000,40000,40000) L_0x1ef13d0/d;
L_0x1ef0bc0/d .functor AND 1, L_0x1ef1020, L_0x1ef3300, C4<1>, C4<1>;
L_0x1ef0bc0 .delay 1 (40000,40000,40000) L_0x1ef0bc0/d;
L_0x1ef1690/d .functor OR 1, L_0x1ef13d0, L_0x1ef0bc0, C4<0>, C4<0>;
L_0x1ef1690 .delay 1 (40000,40000,40000) L_0x1ef1690/d;
v0x1e02d10_0 .net "AandB", 0 0, L_0x1ef13d0;  1 drivers
v0x1e950d0_0 .net "BxorSub", 0 0, L_0x1ef0f60;  1 drivers
v0x1e95190_0 .net "a", 0 0, L_0x1ef2ff0;  alias, 1 drivers
v0x1e95260_0 .net "b", 0 0, L_0x1ef3150;  alias, 1 drivers
v0x1e95320_0 .net "carryin", 0 0, L_0x1ef3300;  alias, 1 drivers
v0x1e95430_0 .net "carryout", 0 0, L_0x1ef1690;  alias, 1 drivers
v0x1e954f0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e955b0_0 .net "res", 0 0, L_0x1ef11d0;  alias, 1 drivers
v0x1e95670_0 .net "xAorB", 0 0, L_0x1ef1020;  1 drivers
v0x1e957c0_0 .net "xAorBandCin", 0 0, L_0x1ef0bc0;  1 drivers
S_0x1e96eb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e97070 .param/l "i" 0 3 165, +C4<01>;
S_0x1e97130 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e96eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef36a0/d .functor AND 1, L_0x1ef5b10, L_0x1ef5c70, C4<1>, C4<1>;
L_0x1ef36a0 .delay 1 (40000,40000,40000) L_0x1ef36a0/d;
L_0x1ef37b0/d .functor NAND 1, L_0x1ef5b10, L_0x1ef5c70, C4<1>, C4<1>;
L_0x1ef37b0 .delay 1 (20000,20000,20000) L_0x1ef37b0/d;
L_0x1ef3910/d .functor OR 1, L_0x1ef5b10, L_0x1ef5c70, C4<0>, C4<0>;
L_0x1ef3910 .delay 1 (40000,40000,40000) L_0x1ef3910/d;
L_0x1ef3aa0/d .functor NOR 1, L_0x1ef5b10, L_0x1ef5c70, C4<0>, C4<0>;
L_0x1ef3aa0 .delay 1 (20000,20000,20000) L_0x1ef3aa0/d;
L_0x1ef3b60/d .functor XOR 1, L_0x1ef5b10, L_0x1ef5c70, C4<0>, C4<0>;
L_0x1ef3b60 .delay 1 (40000,40000,40000) L_0x1ef3b60/d;
L_0x1ef45c0/d .functor NOT 1, L_0x1ef5eb0, C4<0>, C4<0>, C4<0>;
L_0x1ef45c0 .delay 1 (10000,10000,10000) L_0x1ef45c0/d;
L_0x1ef4720/d .functor NOT 1, L_0x1ef5f50, C4<0>, C4<0>, C4<0>;
L_0x1ef4720 .delay 1 (10000,10000,10000) L_0x1ef4720/d;
L_0x1ef47e0/d .functor NOT 1, L_0x1ef5ff0, C4<0>, C4<0>, C4<0>;
L_0x1ef47e0 .delay 1 (10000,10000,10000) L_0x1ef47e0/d;
L_0x1ef4990/d .functor AND 1, L_0x1ef3ee0, L_0x1ef45c0, L_0x1ef4720, L_0x1ef47e0;
L_0x1ef4990 .delay 1 (80000,80000,80000) L_0x1ef4990/d;
L_0x1ef4b40/d .functor AND 1, L_0x1ef3ee0, L_0x1ef5eb0, L_0x1ef4720, L_0x1ef47e0;
L_0x1ef4b40 .delay 1 (80000,80000,80000) L_0x1ef4b40/d;
L_0x1ef4cf0/d .functor AND 1, L_0x1ef3b60, L_0x1ef45c0, L_0x1ef5f50, L_0x1ef47e0;
L_0x1ef4cf0 .delay 1 (80000,80000,80000) L_0x1ef4cf0/d;
L_0x1ef4ee0/d .functor AND 1, L_0x1ef3ee0, L_0x1ef5eb0, L_0x1ef5f50, L_0x1ef47e0;
L_0x1ef4ee0 .delay 1 (80000,80000,80000) L_0x1ef4ee0/d;
L_0x1ef5010/d .functor AND 1, L_0x1ef36a0, L_0x1ef45c0, L_0x1ef4720, L_0x1ef5ff0;
L_0x1ef5010 .delay 1 (80000,80000,80000) L_0x1ef5010/d;
L_0x1ef51f0/d .functor AND 1, L_0x1ef37b0, L_0x1ef5eb0, L_0x1ef4720, L_0x1ef5ff0;
L_0x1ef51f0 .delay 1 (80000,80000,80000) L_0x1ef51f0/d;
L_0x1ef4fa0/d .functor AND 1, L_0x1ef3aa0, L_0x1ef45c0, L_0x1ef5f50, L_0x1ef5ff0;
L_0x1ef4fa0 .delay 1 (80000,80000,80000) L_0x1ef4fa0/d;
L_0x1ef5580/d .functor AND 1, L_0x1ef3910, L_0x1ef5eb0, L_0x1ef5f50, L_0x1ef5ff0;
L_0x1ef5580 .delay 1 (80000,80000,80000) L_0x1ef5580/d;
L_0x1ef5720/0/0 .functor OR 1, L_0x1ef4990, L_0x1ef4b40, L_0x1ef4cf0, L_0x1ef5010;
L_0x1ef5720/0/4 .functor OR 1, L_0x1ef51f0, L_0x1ef4fa0, L_0x1ef5580, L_0x1ef4ee0;
L_0x1ef5720/d .functor OR 1, L_0x1ef5720/0/0, L_0x1ef5720/0/4, C4<0>, C4<0>;
L_0x1ef5720 .delay 1 (160000,160000,160000) L_0x1ef5720/d;
v0x1e98080_0 .net "a", 0 0, L_0x1ef5b10;  1 drivers
v0x1e98140_0 .net "addSub", 0 0, L_0x1ef3ee0;  1 drivers
v0x1e981e0_0 .net "andRes", 0 0, L_0x1ef36a0;  1 drivers
v0x1e982b0_0 .net "b", 0 0, L_0x1ef5c70;  1 drivers
v0x1e98380_0 .net "carryIn", 0 0, L_0x1ef39d0;  1 drivers
v0x1e98420_0 .net "carryOut", 0 0, L_0x1ef43c0;  1 drivers
v0x1e984f0_0 .net "initialResult", 0 0, L_0x1ef5720;  1 drivers
v0x1e98590_0 .net "isAdd", 0 0, L_0x1ef4990;  1 drivers
v0x1e98630_0 .net "isAnd", 0 0, L_0x1ef5010;  1 drivers
v0x1e98760_0 .net "isNand", 0 0, L_0x1ef51f0;  1 drivers
v0x1e98800_0 .net "isNor", 0 0, L_0x1ef4fa0;  1 drivers
v0x1e988a0_0 .net "isOr", 0 0, L_0x1ef5580;  1 drivers
v0x1e98960_0 .net "isSLT", 0 0, L_0x1ef4ee0;  1 drivers
v0x1e98a20_0 .net "isSub", 0 0, L_0x1ef4b40;  1 drivers
v0x1e98ae0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e98b80_0 .net "isXor", 0 0, L_0x1ef4cf0;  1 drivers
v0x1e98c40_0 .net "nandRes", 0 0, L_0x1ef37b0;  1 drivers
v0x1e98df0_0 .net "norRes", 0 0, L_0x1ef3aa0;  1 drivers
v0x1e98e90_0 .net "orRes", 0 0, L_0x1ef3910;  1 drivers
v0x1e98f30_0 .net "s0", 0 0, L_0x1ef5eb0;  1 drivers
v0x1e98fd0_0 .net "s0inv", 0 0, L_0x1ef45c0;  1 drivers
v0x1e99090_0 .net "s1", 0 0, L_0x1ef5f50;  1 drivers
v0x1e99150_0 .net "s1inv", 0 0, L_0x1ef4720;  1 drivers
v0x1e99210_0 .net "s2", 0 0, L_0x1ef5ff0;  1 drivers
v0x1e992d0_0 .net "s2inv", 0 0, L_0x1ef47e0;  1 drivers
v0x1e99390_0 .net "xorRes", 0 0, L_0x1ef3b60;  1 drivers
S_0x1e97430 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e97130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef3cc0/d .functor XOR 1, L_0x1ef5c70, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1ef3cc0 .delay 1 (40000,40000,40000) L_0x1ef3cc0/d;
L_0x1ef3d80/d .functor XOR 1, L_0x1ef5b10, L_0x1ef3cc0, C4<0>, C4<0>;
L_0x1ef3d80 .delay 1 (40000,40000,40000) L_0x1ef3d80/d;
L_0x1ef3ee0/d .functor XOR 1, L_0x1ef3d80, L_0x1ef39d0, C4<0>, C4<0>;
L_0x1ef3ee0 .delay 1 (40000,40000,40000) L_0x1ef3ee0/d;
L_0x1ef40e0/d .functor AND 1, L_0x1ef5b10, L_0x1ef3cc0, C4<1>, C4<1>;
L_0x1ef40e0 .delay 1 (40000,40000,40000) L_0x1ef40e0/d;
L_0x1ef4350/d .functor AND 1, L_0x1ef3d80, L_0x1ef39d0, C4<1>, C4<1>;
L_0x1ef4350 .delay 1 (40000,40000,40000) L_0x1ef4350/d;
L_0x1ef43c0/d .functor OR 1, L_0x1ef40e0, L_0x1ef4350, C4<0>, C4<0>;
L_0x1ef43c0 .delay 1 (40000,40000,40000) L_0x1ef43c0/d;
v0x1e976c0_0 .net "AandB", 0 0, L_0x1ef40e0;  1 drivers
v0x1e977a0_0 .net "BxorSub", 0 0, L_0x1ef3cc0;  1 drivers
v0x1e97860_0 .net "a", 0 0, L_0x1ef5b10;  alias, 1 drivers
v0x1e97930_0 .net "b", 0 0, L_0x1ef5c70;  alias, 1 drivers
v0x1e979f0_0 .net "carryin", 0 0, L_0x1ef39d0;  alias, 1 drivers
v0x1e97b00_0 .net "carryout", 0 0, L_0x1ef43c0;  alias, 1 drivers
v0x1e97bc0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e97cb0_0 .net "res", 0 0, L_0x1ef3ee0;  alias, 1 drivers
v0x1e97d70_0 .net "xAorB", 0 0, L_0x1ef3d80;  1 drivers
v0x1e97ec0_0 .net "xAorBandCin", 0 0, L_0x1ef4350;  1 drivers
S_0x1e99570 .scope generate, "genblk1[2]" "genblk1[2]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e99760 .param/l "i" 0 3 165, +C4<010>;
S_0x1e99800 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e99570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef6090/d .functor AND 1, L_0x1ef8530, L_0x1ef8720, C4<1>, C4<1>;
L_0x1ef6090 .delay 1 (40000,40000,40000) L_0x1ef6090/d;
L_0x1ef61f0/d .functor NAND 1, L_0x1ef8530, L_0x1ef8720, C4<1>, C4<1>;
L_0x1ef61f0 .delay 1 (20000,20000,20000) L_0x1ef61f0/d;
L_0x1ef53e0/d .functor OR 1, L_0x1ef8530, L_0x1ef8720, C4<0>, C4<0>;
L_0x1ef53e0 .delay 1 (40000,40000,40000) L_0x1ef53e0/d;
L_0x1ef6470/d .functor NOR 1, L_0x1ef8530, L_0x1ef8720, C4<0>, C4<0>;
L_0x1ef6470 .delay 1 (20000,20000,20000) L_0x1ef6470/d;
L_0x1ef64e0/d .functor XOR 1, L_0x1ef8530, L_0x1ef8720, C4<0>, C4<0>;
L_0x1ef64e0 .delay 1 (40000,40000,40000) L_0x1ef64e0/d;
L_0x1ef6ef0/d .functor NOT 1, L_0x1ef8a00, C4<0>, C4<0>, C4<0>;
L_0x1ef6ef0 .delay 1 (10000,10000,10000) L_0x1ef6ef0/d;
L_0x1ef7050/d .functor NOT 1, L_0x1ef8bb0, C4<0>, C4<0>, C4<0>;
L_0x1ef7050 .delay 1 (10000,10000,10000) L_0x1ef7050/d;
L_0x1ef7110/d .functor NOT 1, L_0x1ef8c50, C4<0>, C4<0>, C4<0>;
L_0x1ef7110 .delay 1 (10000,10000,10000) L_0x1ef7110/d;
L_0x1ef72c0/d .functor AND 1, L_0x1ef6810, L_0x1ef6ef0, L_0x1ef7050, L_0x1ef7110;
L_0x1ef72c0 .delay 1 (80000,80000,80000) L_0x1ef72c0/d;
L_0x1ef7470/d .functor AND 1, L_0x1ef6810, L_0x1ef8a00, L_0x1ef7050, L_0x1ef7110;
L_0x1ef7470 .delay 1 (80000,80000,80000) L_0x1ef7470/d;
L_0x1ef7680/d .functor AND 1, L_0x1ef64e0, L_0x1ef6ef0, L_0x1ef8bb0, L_0x1ef7110;
L_0x1ef7680 .delay 1 (80000,80000,80000) L_0x1ef7680/d;
L_0x1ef7860/d .functor AND 1, L_0x1ef6810, L_0x1ef8a00, L_0x1ef8bb0, L_0x1ef7110;
L_0x1ef7860 .delay 1 (80000,80000,80000) L_0x1ef7860/d;
L_0x1ef7a30/d .functor AND 1, L_0x1ef6090, L_0x1ef6ef0, L_0x1ef7050, L_0x1ef8c50;
L_0x1ef7a30 .delay 1 (80000,80000,80000) L_0x1ef7a30/d;
L_0x1ef7c10/d .functor AND 1, L_0x1ef61f0, L_0x1ef8a00, L_0x1ef7050, L_0x1ef8c50;
L_0x1ef7c10 .delay 1 (80000,80000,80000) L_0x1ef7c10/d;
L_0x1ef79c0/d .functor AND 1, L_0x1ef6470, L_0x1ef6ef0, L_0x1ef8bb0, L_0x1ef8c50;
L_0x1ef79c0 .delay 1 (80000,80000,80000) L_0x1ef79c0/d;
L_0x1ef7fa0/d .functor AND 1, L_0x1ef53e0, L_0x1ef8a00, L_0x1ef8bb0, L_0x1ef8c50;
L_0x1ef7fa0 .delay 1 (80000,80000,80000) L_0x1ef7fa0/d;
L_0x1ef8140/0/0 .functor OR 1, L_0x1ef72c0, L_0x1ef7470, L_0x1ef7680, L_0x1ef7a30;
L_0x1ef8140/0/4 .functor OR 1, L_0x1ef7c10, L_0x1ef79c0, L_0x1ef7fa0, L_0x1ef7860;
L_0x1ef8140/d .functor OR 1, L_0x1ef8140/0/0, L_0x1ef8140/0/4, C4<0>, C4<0>;
L_0x1ef8140 .delay 1 (160000,160000,160000) L_0x1ef8140/d;
v0x1e9a790_0 .net "a", 0 0, L_0x1ef8530;  1 drivers
v0x1e9a850_0 .net "addSub", 0 0, L_0x1ef6810;  1 drivers
v0x1e9a920_0 .net "andRes", 0 0, L_0x1ef6090;  1 drivers
v0x1e9a9f0_0 .net "b", 0 0, L_0x1ef8720;  1 drivers
v0x1e9aac0_0 .net "carryIn", 0 0, L_0x1ef88d0;  1 drivers
v0x1e9ab60_0 .net "carryOut", 0 0, L_0x1ef6cf0;  1 drivers
v0x1e9ac30_0 .net "initialResult", 0 0, L_0x1ef8140;  1 drivers
v0x1e9acd0_0 .net "isAdd", 0 0, L_0x1ef72c0;  1 drivers
v0x1e9ad70_0 .net "isAnd", 0 0, L_0x1ef7a30;  1 drivers
v0x1e9aea0_0 .net "isNand", 0 0, L_0x1ef7c10;  1 drivers
v0x1e9af40_0 .net "isNor", 0 0, L_0x1ef79c0;  1 drivers
v0x1e9afe0_0 .net "isOr", 0 0, L_0x1ef7fa0;  1 drivers
v0x1e9b0a0_0 .net "isSLT", 0 0, L_0x1ef7860;  1 drivers
v0x1e9b160_0 .net "isSub", 0 0, L_0x1ef7470;  1 drivers
v0x1e9b220_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9b2c0_0 .net "isXor", 0 0, L_0x1ef7680;  1 drivers
v0x1e9b380_0 .net "nandRes", 0 0, L_0x1ef61f0;  1 drivers
v0x1e9b530_0 .net "norRes", 0 0, L_0x1ef6470;  1 drivers
v0x1e9b5d0_0 .net "orRes", 0 0, L_0x1ef53e0;  1 drivers
v0x1e9b670_0 .net "s0", 0 0, L_0x1ef8a00;  1 drivers
v0x1e9b710_0 .net "s0inv", 0 0, L_0x1ef6ef0;  1 drivers
v0x1e9b7d0_0 .net "s1", 0 0, L_0x1ef8bb0;  1 drivers
v0x1e9b890_0 .net "s1inv", 0 0, L_0x1ef7050;  1 drivers
v0x1e9b950_0 .net "s2", 0 0, L_0x1ef8c50;  1 drivers
v0x1e9ba10_0 .net "s2inv", 0 0, L_0x1ef7110;  1 drivers
v0x1e9bad0_0 .net "xorRes", 0 0, L_0x1ef64e0;  1 drivers
S_0x1e99b00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e99800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef6640/d .functor XOR 1, L_0x1ef8720, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1ef6640 .delay 1 (40000,40000,40000) L_0x1ef6640/d;
L_0x1ef66b0/d .functor XOR 1, L_0x1ef8530, L_0x1ef6640, C4<0>, C4<0>;
L_0x1ef66b0 .delay 1 (40000,40000,40000) L_0x1ef66b0/d;
L_0x1ef6810/d .functor XOR 1, L_0x1ef66b0, L_0x1ef88d0, C4<0>, C4<0>;
L_0x1ef6810 .delay 1 (40000,40000,40000) L_0x1ef6810/d;
L_0x1ef6a10/d .functor AND 1, L_0x1ef8530, L_0x1ef6640, C4<1>, C4<1>;
L_0x1ef6a10 .delay 1 (40000,40000,40000) L_0x1ef6a10/d;
L_0x1ef6c80/d .functor AND 1, L_0x1ef66b0, L_0x1ef88d0, C4<1>, C4<1>;
L_0x1ef6c80 .delay 1 (40000,40000,40000) L_0x1ef6c80/d;
L_0x1ef6cf0/d .functor OR 1, L_0x1ef6a10, L_0x1ef6c80, C4<0>, C4<0>;
L_0x1ef6cf0 .delay 1 (40000,40000,40000) L_0x1ef6cf0/d;
v0x1e99d90_0 .net "AandB", 0 0, L_0x1ef6a10;  1 drivers
v0x1e99e70_0 .net "BxorSub", 0 0, L_0x1ef6640;  1 drivers
v0x1e99f30_0 .net "a", 0 0, L_0x1ef8530;  alias, 1 drivers
v0x1e9a000_0 .net "b", 0 0, L_0x1ef8720;  alias, 1 drivers
v0x1e9a0c0_0 .net "carryin", 0 0, L_0x1ef88d0;  alias, 1 drivers
v0x1e9a1d0_0 .net "carryout", 0 0, L_0x1ef6cf0;  alias, 1 drivers
v0x1e9a290_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9a3c0_0 .net "res", 0 0, L_0x1ef6810;  alias, 1 drivers
v0x1e9a480_0 .net "xAorB", 0 0, L_0x1ef66b0;  1 drivers
v0x1e9a5d0_0 .net "xAorBandCin", 0 0, L_0x1ef6c80;  1 drivers
S_0x1e9bcb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e97c60 .param/l "i" 0 3 165, +C4<011>;
S_0x1e9bee0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e9bcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1ef5bb0/d .functor AND 1, L_0x1efb0a0, L_0x1efb200, C4<1>, C4<1>;
L_0x1ef5bb0 .delay 1 (40000,40000,40000) L_0x1ef5bb0/d;
L_0x1ef7e00/d .functor NAND 1, L_0x1efb0a0, L_0x1efb200, C4<1>, C4<1>;
L_0x1ef7e00 .delay 1 (20000,20000,20000) L_0x1ef7e00/d;
L_0x1ef8d90/d .functor OR 1, L_0x1efb0a0, L_0x1efb200, C4<0>, C4<0>;
L_0x1ef8d90 .delay 1 (40000,40000,40000) L_0x1ef8d90/d;
L_0x1ef8f80/d .functor NOR 1, L_0x1efb0a0, L_0x1efb200, C4<0>, C4<0>;
L_0x1ef8f80 .delay 1 (20000,20000,20000) L_0x1ef8f80/d;
L_0x1ef9040/d .functor XOR 1, L_0x1efb0a0, L_0x1efb200, C4<0>, C4<0>;
L_0x1ef9040 .delay 1 (40000,40000,40000) L_0x1ef9040/d;
L_0x1ef9ad0/d .functor NOT 1, L_0x1efb4f0, C4<0>, C4<0>, C4<0>;
L_0x1ef9ad0 .delay 1 (10000,10000,10000) L_0x1ef9ad0/d;
L_0x1e9d480/d .functor NOT 1, L_0x1efb3b0, C4<0>, C4<0>, C4<0>;
L_0x1e9d480 .delay 1 (10000,10000,10000) L_0x1e9d480/d;
L_0x1ef9c80/d .functor NOT 1, L_0x1efb650, C4<0>, C4<0>, C4<0>;
L_0x1ef9c80 .delay 1 (10000,10000,10000) L_0x1ef9c80/d;
L_0x1ef9e30/d .functor AND 1, L_0x1ef9410, L_0x1ef9ad0, L_0x1e9d480, L_0x1ef9c80;
L_0x1ef9e30 .delay 1 (80000,80000,80000) L_0x1ef9e30/d;
L_0x1ef9fe0/d .functor AND 1, L_0x1ef9410, L_0x1efb4f0, L_0x1e9d480, L_0x1ef9c80;
L_0x1ef9fe0 .delay 1 (80000,80000,80000) L_0x1ef9fe0/d;
L_0x1efa1f0/d .functor AND 1, L_0x1ef9040, L_0x1ef9ad0, L_0x1efb3b0, L_0x1ef9c80;
L_0x1efa1f0 .delay 1 (80000,80000,80000) L_0x1efa1f0/d;
L_0x1efa3d0/d .functor AND 1, L_0x1ef9410, L_0x1efb4f0, L_0x1efb3b0, L_0x1ef9c80;
L_0x1efa3d0 .delay 1 (80000,80000,80000) L_0x1efa3d0/d;
L_0x1efa5a0/d .functor AND 1, L_0x1ef5bb0, L_0x1ef9ad0, L_0x1e9d480, L_0x1efb650;
L_0x1efa5a0 .delay 1 (80000,80000,80000) L_0x1efa5a0/d;
L_0x1efa780/d .functor AND 1, L_0x1ef7e00, L_0x1efb4f0, L_0x1e9d480, L_0x1efb650;
L_0x1efa780 .delay 1 (80000,80000,80000) L_0x1efa780/d;
L_0x1efa530/d .functor AND 1, L_0x1ef8f80, L_0x1ef9ad0, L_0x1efb3b0, L_0x1efb650;
L_0x1efa530 .delay 1 (80000,80000,80000) L_0x1efa530/d;
L_0x1efab10/d .functor AND 1, L_0x1ef8d90, L_0x1efb4f0, L_0x1efb3b0, L_0x1efb650;
L_0x1efab10 .delay 1 (80000,80000,80000) L_0x1efab10/d;
L_0x1efacb0/0/0 .functor OR 1, L_0x1ef9e30, L_0x1ef9fe0, L_0x1efa1f0, L_0x1efa5a0;
L_0x1efacb0/0/4 .functor OR 1, L_0x1efa780, L_0x1efa530, L_0x1efab10, L_0x1efa3d0;
L_0x1efacb0/d .functor OR 1, L_0x1efacb0/0/0, L_0x1efacb0/0/4, C4<0>, C4<0>;
L_0x1efacb0 .delay 1 (160000,160000,160000) L_0x1efacb0/d;
v0x1e9cde0_0 .net "a", 0 0, L_0x1efb0a0;  1 drivers
v0x1e9cea0_0 .net "addSub", 0 0, L_0x1ef9410;  1 drivers
v0x1e9cf70_0 .net "andRes", 0 0, L_0x1ef5bb0;  1 drivers
v0x1e9d040_0 .net "b", 0 0, L_0x1efb200;  1 drivers
v0x1e9d110_0 .net "carryIn", 0 0, L_0x1ef8cf0;  1 drivers
v0x1e9d1b0_0 .net "carryOut", 0 0, L_0x1ef98d0;  1 drivers
v0x1e9d280_0 .net "initialResult", 0 0, L_0x1efacb0;  1 drivers
v0x1e9d320_0 .net "isAdd", 0 0, L_0x1ef9e30;  1 drivers
v0x1e9d3c0_0 .net "isAnd", 0 0, L_0x1efa5a0;  1 drivers
v0x1e9d4f0_0 .net "isNand", 0 0, L_0x1efa780;  1 drivers
v0x1e9d590_0 .net "isNor", 0 0, L_0x1efa530;  1 drivers
v0x1e9d630_0 .net "isOr", 0 0, L_0x1efab10;  1 drivers
v0x1e9d6f0_0 .net "isSLT", 0 0, L_0x1efa3d0;  1 drivers
v0x1e9d7b0_0 .net "isSub", 0 0, L_0x1ef9fe0;  1 drivers
v0x1e9d870_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9d910_0 .net "isXor", 0 0, L_0x1efa1f0;  1 drivers
v0x1e9d9d0_0 .net "nandRes", 0 0, L_0x1ef7e00;  1 drivers
v0x1e9db80_0 .net "norRes", 0 0, L_0x1ef8f80;  1 drivers
v0x1e9dc20_0 .net "orRes", 0 0, L_0x1ef8d90;  1 drivers
v0x1e9dcc0_0 .net "s0", 0 0, L_0x1efb4f0;  1 drivers
v0x1e9dd60_0 .net "s0inv", 0 0, L_0x1ef9ad0;  1 drivers
v0x1e9de20_0 .net "s1", 0 0, L_0x1efb3b0;  1 drivers
v0x1e9dee0_0 .net "s1inv", 0 0, L_0x1e9d480;  1 drivers
v0x1e9dfa0_0 .net "s2", 0 0, L_0x1efb650;  1 drivers
v0x1e9e060_0 .net "s2inv", 0 0, L_0x1ef9c80;  1 drivers
v0x1e9e120_0 .net "xorRes", 0 0, L_0x1ef9040;  1 drivers
S_0x1e9c1e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e9bee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1ef91a0/d .functor XOR 1, L_0x1efb200, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1ef91a0 .delay 1 (40000,40000,40000) L_0x1ef91a0/d;
L_0x1ef9260/d .functor XOR 1, L_0x1efb0a0, L_0x1ef91a0, C4<0>, C4<0>;
L_0x1ef9260 .delay 1 (40000,40000,40000) L_0x1ef9260/d;
L_0x1ef9410/d .functor XOR 1, L_0x1ef9260, L_0x1ef8cf0, C4<0>, C4<0>;
L_0x1ef9410 .delay 1 (40000,40000,40000) L_0x1ef9410/d;
L_0x1ef9610/d .functor AND 1, L_0x1efb0a0, L_0x1ef91a0, C4<1>, C4<1>;
L_0x1ef9610 .delay 1 (40000,40000,40000) L_0x1ef9610/d;
L_0x1ef8e00/d .functor AND 1, L_0x1ef9260, L_0x1ef8cf0, C4<1>, C4<1>;
L_0x1ef8e00 .delay 1 (40000,40000,40000) L_0x1ef8e00/d;
L_0x1ef98d0/d .functor OR 1, L_0x1ef9610, L_0x1ef8e00, C4<0>, C4<0>;
L_0x1ef98d0 .delay 1 (40000,40000,40000) L_0x1ef98d0/d;
v0x1e9c470_0 .net "AandB", 0 0, L_0x1ef9610;  1 drivers
v0x1e9c550_0 .net "BxorSub", 0 0, L_0x1ef91a0;  1 drivers
v0x1e9c610_0 .net "a", 0 0, L_0x1efb0a0;  alias, 1 drivers
v0x1e9c6e0_0 .net "b", 0 0, L_0x1efb200;  alias, 1 drivers
v0x1e9c7a0_0 .net "carryin", 0 0, L_0x1ef8cf0;  alias, 1 drivers
v0x1e9c8b0_0 .net "carryout", 0 0, L_0x1ef98d0;  alias, 1 drivers
v0x1e9c970_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9ca10_0 .net "res", 0 0, L_0x1ef9410;  alias, 1 drivers
v0x1e9cad0_0 .net "xAorB", 0 0, L_0x1ef9260;  1 drivers
v0x1e9cc20_0 .net "xAorBandCin", 0 0, L_0x1ef8e00;  1 drivers
S_0x1e9e300 .scope generate, "genblk1[4]" "genblk1[4]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e9e510 .param/l "i" 0 3 165, +C4<0100>;
S_0x1e9e5d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1e9e300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1efb140/d .functor AND 1, L_0x1efdb50, L_0x1efdcb0, C4<1>, C4<1>;
L_0x1efb140 .delay 1 (40000,40000,40000) L_0x1efb140/d;
L_0x1efa970/d .functor NAND 1, L_0x1efdb50, L_0x1efdcb0, C4<1>, C4<1>;
L_0x1efa970 .delay 1 (20000,20000,20000) L_0x1efa970/d;
L_0x1efb810/d .functor OR 1, L_0x1efdb50, L_0x1efdcb0, C4<0>, C4<0>;
L_0x1efb810 .delay 1 (40000,40000,40000) L_0x1efb810/d;
L_0x1efba00/d .functor NOR 1, L_0x1efdb50, L_0x1efdcb0, C4<0>, C4<0>;
L_0x1efba00 .delay 1 (20000,20000,20000) L_0x1efba00/d;
L_0x1efbac0/d .functor XOR 1, L_0x1efdb50, L_0x1efdcb0, C4<0>, C4<0>;
L_0x1efbac0 .delay 1 (40000,40000,40000) L_0x1efbac0/d;
L_0x1efc550/d .functor NOT 1, L_0x1efdf40, C4<0>, C4<0>, C4<0>;
L_0x1efc550 .delay 1 (10000,10000,10000) L_0x1efc550/d;
L_0x1e9fbd0/d .functor NOT 1, L_0x1efde60, C4<0>, C4<0>, C4<0>;
L_0x1e9fbd0 .delay 1 (10000,10000,10000) L_0x1e9fbd0/d;
L_0x1efc700/d .functor NOT 1, L_0x1efe0d0, C4<0>, C4<0>, C4<0>;
L_0x1efc700 .delay 1 (10000,10000,10000) L_0x1efc700/d;
L_0x1efc8b0/d .functor AND 1, L_0x1efbe90, L_0x1efc550, L_0x1e9fbd0, L_0x1efc700;
L_0x1efc8b0 .delay 1 (80000,80000,80000) L_0x1efc8b0/d;
L_0x1efca60/d .functor AND 1, L_0x1efbe90, L_0x1efdf40, L_0x1e9fbd0, L_0x1efc700;
L_0x1efca60 .delay 1 (80000,80000,80000) L_0x1efca60/d;
L_0x1efcc70/d .functor AND 1, L_0x1efbac0, L_0x1efc550, L_0x1efde60, L_0x1efc700;
L_0x1efcc70 .delay 1 (80000,80000,80000) L_0x1efcc70/d;
L_0x1efce50/d .functor AND 1, L_0x1efbe90, L_0x1efdf40, L_0x1efde60, L_0x1efc700;
L_0x1efce50 .delay 1 (80000,80000,80000) L_0x1efce50/d;
L_0x1efd020/d .functor AND 1, L_0x1efb140, L_0x1efc550, L_0x1e9fbd0, L_0x1efe0d0;
L_0x1efd020 .delay 1 (80000,80000,80000) L_0x1efd020/d;
L_0x1efd200/d .functor AND 1, L_0x1efa970, L_0x1efdf40, L_0x1e9fbd0, L_0x1efe0d0;
L_0x1efd200 .delay 1 (80000,80000,80000) L_0x1efd200/d;
L_0x1efcfb0/d .functor AND 1, L_0x1efba00, L_0x1efc550, L_0x1efde60, L_0x1efe0d0;
L_0x1efcfb0 .delay 1 (80000,80000,80000) L_0x1efcfb0/d;
L_0x1efd590/d .functor AND 1, L_0x1efb810, L_0x1efdf40, L_0x1efde60, L_0x1efe0d0;
L_0x1efd590 .delay 1 (80000,80000,80000) L_0x1efd590/d;
L_0x1efd760/0/0 .functor OR 1, L_0x1efc8b0, L_0x1efca60, L_0x1efcc70, L_0x1efd020;
L_0x1efd760/0/4 .functor OR 1, L_0x1efd200, L_0x1efcfb0, L_0x1efd590, L_0x1efce50;
L_0x1efd760/d .functor OR 1, L_0x1efd760/0/0, L_0x1efd760/0/4, C4<0>, C4<0>;
L_0x1efd760 .delay 1 (160000,160000,160000) L_0x1efd760/d;
v0x1e9f530_0 .net "a", 0 0, L_0x1efdb50;  1 drivers
v0x1e9f5f0_0 .net "addSub", 0 0, L_0x1efbe90;  1 drivers
v0x1e9f6c0_0 .net "andRes", 0 0, L_0x1efb140;  1 drivers
v0x1e9f790_0 .net "b", 0 0, L_0x1efdcb0;  1 drivers
v0x1e9f860_0 .net "carryIn", 0 0, L_0x1efb6f0;  1 drivers
v0x1e9f900_0 .net "carryOut", 0 0, L_0x1efc350;  1 drivers
v0x1e9f9d0_0 .net "initialResult", 0 0, L_0x1efd760;  1 drivers
v0x1e9fa70_0 .net "isAdd", 0 0, L_0x1efc8b0;  1 drivers
v0x1e9fb10_0 .net "isAnd", 0 0, L_0x1efd020;  1 drivers
v0x1e9fc40_0 .net "isNand", 0 0, L_0x1efd200;  1 drivers
v0x1e9fce0_0 .net "isNor", 0 0, L_0x1efcfb0;  1 drivers
v0x1e9fd80_0 .net "isOr", 0 0, L_0x1efd590;  1 drivers
v0x1e9fe40_0 .net "isSLT", 0 0, L_0x1efce50;  1 drivers
v0x1e9ff00_0 .net "isSub", 0 0, L_0x1efca60;  1 drivers
v0x1e9ffc0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea0060_0 .net "isXor", 0 0, L_0x1efcc70;  1 drivers
v0x1ea0120_0 .net "nandRes", 0 0, L_0x1efa970;  1 drivers
v0x1ea02d0_0 .net "norRes", 0 0, L_0x1efba00;  1 drivers
v0x1ea0370_0 .net "orRes", 0 0, L_0x1efb810;  1 drivers
v0x1ea0410_0 .net "s0", 0 0, L_0x1efdf40;  1 drivers
v0x1ea04b0_0 .net "s0inv", 0 0, L_0x1efc550;  1 drivers
v0x1ea0570_0 .net "s1", 0 0, L_0x1efde60;  1 drivers
v0x1ea0630_0 .net "s1inv", 0 0, L_0x1e9fbd0;  1 drivers
v0x1ea06f0_0 .net "s2", 0 0, L_0x1efe0d0;  1 drivers
v0x1ea07b0_0 .net "s2inv", 0 0, L_0x1efc700;  1 drivers
v0x1ea0870_0 .net "xorRes", 0 0, L_0x1efbac0;  1 drivers
S_0x1e9e8d0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1e9e5d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1efbc20/d .functor XOR 1, L_0x1efdcb0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1efbc20 .delay 1 (40000,40000,40000) L_0x1efbc20/d;
L_0x1efbce0/d .functor XOR 1, L_0x1efdb50, L_0x1efbc20, C4<0>, C4<0>;
L_0x1efbce0 .delay 1 (40000,40000,40000) L_0x1efbce0/d;
L_0x1efbe90/d .functor XOR 1, L_0x1efbce0, L_0x1efb6f0, C4<0>, C4<0>;
L_0x1efbe90 .delay 1 (40000,40000,40000) L_0x1efbe90/d;
L_0x1efc090/d .functor AND 1, L_0x1efdb50, L_0x1efbc20, C4<1>, C4<1>;
L_0x1efc090 .delay 1 (40000,40000,40000) L_0x1efc090/d;
L_0x1efb880/d .functor AND 1, L_0x1efbce0, L_0x1efb6f0, C4<1>, C4<1>;
L_0x1efb880 .delay 1 (40000,40000,40000) L_0x1efb880/d;
L_0x1efc350/d .functor OR 1, L_0x1efc090, L_0x1efb880, C4<0>, C4<0>;
L_0x1efc350 .delay 1 (40000,40000,40000) L_0x1efc350/d;
v0x1e9eb60_0 .net "AandB", 0 0, L_0x1efc090;  1 drivers
v0x1e9ec40_0 .net "BxorSub", 0 0, L_0x1efbc20;  1 drivers
v0x1e9ed00_0 .net "a", 0 0, L_0x1efdb50;  alias, 1 drivers
v0x1e9eda0_0 .net "b", 0 0, L_0x1efdcb0;  alias, 1 drivers
v0x1e9ee60_0 .net "carryin", 0 0, L_0x1efb6f0;  alias, 1 drivers
v0x1e9ef70_0 .net "carryout", 0 0, L_0x1efc350;  alias, 1 drivers
v0x1e9f030_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9f1e0_0 .net "res", 0 0, L_0x1efbe90;  alias, 1 drivers
v0x1e9f280_0 .net "xAorB", 0 0, L_0x1efbce0;  1 drivers
v0x1e9f3b0_0 .net "xAorBandCin", 0 0, L_0x1efb880;  1 drivers
S_0x1ea0a50 .scope generate, "genblk1[5]" "genblk1[5]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ea0c10 .param/l "i" 0 3 165, +C4<0101>;
S_0x1ea0cd0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea0a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1efdbf0/d .functor AND 1, L_0x1f00690, L_0x1f007f0, C4<1>, C4<1>;
L_0x1efdbf0 .delay 1 (40000,40000,40000) L_0x1efdbf0/d;
L_0x1efd3f0/d .functor NAND 1, L_0x1f00690, L_0x1f007f0, C4<1>, C4<1>;
L_0x1efd3f0 .delay 1 (20000,20000,20000) L_0x1efd3f0/d;
L_0x1efe3d0/d .functor OR 1, L_0x1f00690, L_0x1f007f0, C4<0>, C4<0>;
L_0x1efe3d0 .delay 1 (40000,40000,40000) L_0x1efe3d0/d;
L_0x1efe5c0/d .functor NOR 1, L_0x1f00690, L_0x1f007f0, C4<0>, C4<0>;
L_0x1efe5c0 .delay 1 (20000,20000,20000) L_0x1efe5c0/d;
L_0x1efe680/d .functor XOR 1, L_0x1f00690, L_0x1f007f0, C4<0>, C4<0>;
L_0x1efe680 .delay 1 (40000,40000,40000) L_0x1efe680/d;
L_0x1eff0c0/d .functor NOT 1, L_0x1f00a40, C4<0>, C4<0>, C4<0>;
L_0x1eff0c0 .delay 1 (10000,10000,10000) L_0x1eff0c0/d;
L_0x1ea2270/d .functor NOT 1, L_0x1ef8aa0, C4<0>, C4<0>, C4<0>;
L_0x1ea2270 .delay 1 (10000,10000,10000) L_0x1ea2270/d;
L_0x1eff270/d .functor NOT 1, L_0x1f00c00, C4<0>, C4<0>, C4<0>;
L_0x1eff270 .delay 1 (10000,10000,10000) L_0x1eff270/d;
L_0x1eff420/d .functor AND 1, L_0x1efea00, L_0x1eff0c0, L_0x1ea2270, L_0x1eff270;
L_0x1eff420 .delay 1 (80000,80000,80000) L_0x1eff420/d;
L_0x1eff5d0/d .functor AND 1, L_0x1efea00, L_0x1f00a40, L_0x1ea2270, L_0x1eff270;
L_0x1eff5d0 .delay 1 (80000,80000,80000) L_0x1eff5d0/d;
L_0x1eff7e0/d .functor AND 1, L_0x1efe680, L_0x1eff0c0, L_0x1ef8aa0, L_0x1eff270;
L_0x1eff7e0 .delay 1 (80000,80000,80000) L_0x1eff7e0/d;
L_0x1eff9c0/d .functor AND 1, L_0x1efea00, L_0x1f00a40, L_0x1ef8aa0, L_0x1eff270;
L_0x1eff9c0 .delay 1 (80000,80000,80000) L_0x1eff9c0/d;
L_0x1effb90/d .functor AND 1, L_0x1efdbf0, L_0x1eff0c0, L_0x1ea2270, L_0x1f00c00;
L_0x1effb90 .delay 1 (80000,80000,80000) L_0x1effb90/d;
L_0x1effd70/d .functor AND 1, L_0x1efd3f0, L_0x1f00a40, L_0x1ea2270, L_0x1f00c00;
L_0x1effd70 .delay 1 (80000,80000,80000) L_0x1effd70/d;
L_0x1effb20/d .functor AND 1, L_0x1efe5c0, L_0x1eff0c0, L_0x1ef8aa0, L_0x1f00c00;
L_0x1effb20 .delay 1 (80000,80000,80000) L_0x1effb20/d;
L_0x1f00100/d .functor AND 1, L_0x1efe3d0, L_0x1f00a40, L_0x1ef8aa0, L_0x1f00c00;
L_0x1f00100 .delay 1 (80000,80000,80000) L_0x1f00100/d;
L_0x1f002a0/0/0 .functor OR 1, L_0x1eff420, L_0x1eff5d0, L_0x1eff7e0, L_0x1effb90;
L_0x1f002a0/0/4 .functor OR 1, L_0x1effd70, L_0x1effb20, L_0x1f00100, L_0x1eff9c0;
L_0x1f002a0/d .functor OR 1, L_0x1f002a0/0/0, L_0x1f002a0/0/4, C4<0>, C4<0>;
L_0x1f002a0 .delay 1 (160000,160000,160000) L_0x1f002a0/d;
v0x1ea1bd0_0 .net "a", 0 0, L_0x1f00690;  1 drivers
v0x1ea1c90_0 .net "addSub", 0 0, L_0x1efea00;  1 drivers
v0x1ea1d60_0 .net "andRes", 0 0, L_0x1efdbf0;  1 drivers
v0x1ea1e30_0 .net "b", 0 0, L_0x1f007f0;  1 drivers
v0x1ea1f00_0 .net "carryIn", 0 0, L_0x1f009a0;  1 drivers
v0x1ea1fa0_0 .net "carryOut", 0 0, L_0x1efeec0;  1 drivers
v0x1ea2070_0 .net "initialResult", 0 0, L_0x1f002a0;  1 drivers
v0x1ea2110_0 .net "isAdd", 0 0, L_0x1eff420;  1 drivers
v0x1ea21b0_0 .net "isAnd", 0 0, L_0x1effb90;  1 drivers
v0x1ea22e0_0 .net "isNand", 0 0, L_0x1effd70;  1 drivers
v0x1ea2380_0 .net "isNor", 0 0, L_0x1effb20;  1 drivers
v0x1ea2420_0 .net "isOr", 0 0, L_0x1f00100;  1 drivers
v0x1ea24e0_0 .net "isSLT", 0 0, L_0x1eff9c0;  1 drivers
v0x1ea25a0_0 .net "isSub", 0 0, L_0x1eff5d0;  1 drivers
v0x1ea2660_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea2700_0 .net "isXor", 0 0, L_0x1eff7e0;  1 drivers
v0x1ea27c0_0 .net "nandRes", 0 0, L_0x1efd3f0;  1 drivers
v0x1ea2970_0 .net "norRes", 0 0, L_0x1efe5c0;  1 drivers
v0x1ea2a10_0 .net "orRes", 0 0, L_0x1efe3d0;  1 drivers
v0x1ea2ab0_0 .net "s0", 0 0, L_0x1f00a40;  1 drivers
v0x1ea2b50_0 .net "s0inv", 0 0, L_0x1eff0c0;  1 drivers
v0x1ea2c10_0 .net "s1", 0 0, L_0x1ef8aa0;  1 drivers
v0x1ea2cd0_0 .net "s1inv", 0 0, L_0x1ea2270;  1 drivers
v0x1ea2d90_0 .net "s2", 0 0, L_0x1f00c00;  1 drivers
v0x1ea2e50_0 .net "s2inv", 0 0, L_0x1eff270;  1 drivers
v0x1ea2f10_0 .net "xorRes", 0 0, L_0x1efe680;  1 drivers
S_0x1ea0fd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea0cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1efe7e0/d .functor XOR 1, L_0x1f007f0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1efe7e0 .delay 1 (40000,40000,40000) L_0x1efe7e0/d;
L_0x1efe8a0/d .functor XOR 1, L_0x1f00690, L_0x1efe7e0, C4<0>, C4<0>;
L_0x1efe8a0 .delay 1 (40000,40000,40000) L_0x1efe8a0/d;
L_0x1efea00/d .functor XOR 1, L_0x1efe8a0, L_0x1f009a0, C4<0>, C4<0>;
L_0x1efea00 .delay 1 (40000,40000,40000) L_0x1efea00/d;
L_0x1efec00/d .functor AND 1, L_0x1f00690, L_0x1efe7e0, C4<1>, C4<1>;
L_0x1efec00 .delay 1 (40000,40000,40000) L_0x1efec00/d;
L_0x1efe440/d .functor AND 1, L_0x1efe8a0, L_0x1f009a0, C4<1>, C4<1>;
L_0x1efe440 .delay 1 (40000,40000,40000) L_0x1efe440/d;
L_0x1efeec0/d .functor OR 1, L_0x1efec00, L_0x1efe440, C4<0>, C4<0>;
L_0x1efeec0 .delay 1 (40000,40000,40000) L_0x1efeec0/d;
v0x1ea1260_0 .net "AandB", 0 0, L_0x1efec00;  1 drivers
v0x1ea1340_0 .net "BxorSub", 0 0, L_0x1efe7e0;  1 drivers
v0x1ea1400_0 .net "a", 0 0, L_0x1f00690;  alias, 1 drivers
v0x1ea14d0_0 .net "b", 0 0, L_0x1f007f0;  alias, 1 drivers
v0x1ea1590_0 .net "carryin", 0 0, L_0x1f009a0;  alias, 1 drivers
v0x1ea16a0_0 .net "carryout", 0 0, L_0x1efeec0;  alias, 1 drivers
v0x1ea1760_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea1800_0 .net "res", 0 0, L_0x1efea00;  alias, 1 drivers
v0x1ea18c0_0 .net "xAorB", 0 0, L_0x1efe8a0;  1 drivers
v0x1ea1a10_0 .net "xAorBandCin", 0 0, L_0x1efe440;  1 drivers
S_0x1ea30f0 .scope generate, "genblk1[6]" "genblk1[6]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ea32b0 .param/l "i" 0 3 165, +C4<0110>;
S_0x1ea3370 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea30f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f00730/d .functor AND 1, L_0x1f030e0, L_0x1f03350, C4<1>, C4<1>;
L_0x1f00730 .delay 1 (40000,40000,40000) L_0x1f00730/d;
L_0x1f00b80/d .functor NAND 1, L_0x1f030e0, L_0x1f03350, C4<1>, C4<1>;
L_0x1f00b80 .delay 1 (20000,20000,20000) L_0x1f00b80/d;
L_0x1f00dd0/d .functor OR 1, L_0x1f030e0, L_0x1f03350, C4<0>, C4<0>;
L_0x1f00dd0 .delay 1 (40000,40000,40000) L_0x1f00dd0/d;
L_0x1f00fc0/d .functor NOR 1, L_0x1f030e0, L_0x1f03350, C4<0>, C4<0>;
L_0x1f00fc0 .delay 1 (20000,20000,20000) L_0x1f00fc0/d;
L_0x1f01080/d .functor XOR 1, L_0x1f030e0, L_0x1f03350, C4<0>, C4<0>;
L_0x1f01080 .delay 1 (40000,40000,40000) L_0x1f01080/d;
L_0x1f01b10/d .functor NOT 1, L_0x1f03750, C4<0>, C4<0>, C4<0>;
L_0x1f01b10 .delay 1 (10000,10000,10000) L_0x1f01b10/d;
L_0x1ea4910/d .functor NOT 1, L_0x1f03610, C4<0>, C4<0>, C4<0>;
L_0x1ea4910 .delay 1 (10000,10000,10000) L_0x1ea4910/d;
L_0x1f01cc0/d .functor NOT 1, L_0x1f036b0, C4<0>, C4<0>, C4<0>;
L_0x1f01cc0 .delay 1 (10000,10000,10000) L_0x1f01cc0/d;
L_0x1f01e70/d .functor AND 1, L_0x1f01450, L_0x1f01b10, L_0x1ea4910, L_0x1f01cc0;
L_0x1f01e70 .delay 1 (80000,80000,80000) L_0x1f01e70/d;
L_0x1f02020/d .functor AND 1, L_0x1f01450, L_0x1f03750, L_0x1ea4910, L_0x1f01cc0;
L_0x1f02020 .delay 1 (80000,80000,80000) L_0x1f02020/d;
L_0x1f02230/d .functor AND 1, L_0x1f01080, L_0x1f01b10, L_0x1f03610, L_0x1f01cc0;
L_0x1f02230 .delay 1 (80000,80000,80000) L_0x1f02230/d;
L_0x1f02410/d .functor AND 1, L_0x1f01450, L_0x1f03750, L_0x1f03610, L_0x1f01cc0;
L_0x1f02410 .delay 1 (80000,80000,80000) L_0x1f02410/d;
L_0x1f025e0/d .functor AND 1, L_0x1f00730, L_0x1f01b10, L_0x1ea4910, L_0x1f036b0;
L_0x1f025e0 .delay 1 (80000,80000,80000) L_0x1f025e0/d;
L_0x1f027c0/d .functor AND 1, L_0x1f00b80, L_0x1f03750, L_0x1ea4910, L_0x1f036b0;
L_0x1f027c0 .delay 1 (80000,80000,80000) L_0x1f027c0/d;
L_0x1f02570/d .functor AND 1, L_0x1f00fc0, L_0x1f01b10, L_0x1f03610, L_0x1f036b0;
L_0x1f02570 .delay 1 (80000,80000,80000) L_0x1f02570/d;
L_0x1f02b50/d .functor AND 1, L_0x1f00dd0, L_0x1f03750, L_0x1f03610, L_0x1f036b0;
L_0x1f02b50 .delay 1 (80000,80000,80000) L_0x1f02b50/d;
L_0x1f02cf0/0/0 .functor OR 1, L_0x1f01e70, L_0x1f02020, L_0x1f02230, L_0x1f025e0;
L_0x1f02cf0/0/4 .functor OR 1, L_0x1f027c0, L_0x1f02570, L_0x1f02b50, L_0x1f02410;
L_0x1f02cf0/d .functor OR 1, L_0x1f02cf0/0/0, L_0x1f02cf0/0/4, C4<0>, C4<0>;
L_0x1f02cf0 .delay 1 (160000,160000,160000) L_0x1f02cf0/d;
v0x1ea4270_0 .net "a", 0 0, L_0x1f030e0;  1 drivers
v0x1ea4330_0 .net "addSub", 0 0, L_0x1f01450;  1 drivers
v0x1ea4400_0 .net "andRes", 0 0, L_0x1f00730;  1 drivers
v0x1ea44d0_0 .net "b", 0 0, L_0x1f03350;  1 drivers
v0x1ea45a0_0 .net "carryIn", 0 0, L_0x1f00ca0;  1 drivers
v0x1ea4640_0 .net "carryOut", 0 0, L_0x1f01910;  1 drivers
v0x1ea4710_0 .net "initialResult", 0 0, L_0x1f02cf0;  1 drivers
v0x1ea47b0_0 .net "isAdd", 0 0, L_0x1f01e70;  1 drivers
v0x1ea4850_0 .net "isAnd", 0 0, L_0x1f025e0;  1 drivers
v0x1ea4980_0 .net "isNand", 0 0, L_0x1f027c0;  1 drivers
v0x1ea4a20_0 .net "isNor", 0 0, L_0x1f02570;  1 drivers
v0x1ea4ac0_0 .net "isOr", 0 0, L_0x1f02b50;  1 drivers
v0x1ea4b80_0 .net "isSLT", 0 0, L_0x1f02410;  1 drivers
v0x1ea4c40_0 .net "isSub", 0 0, L_0x1f02020;  1 drivers
v0x1ea4d00_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea4da0_0 .net "isXor", 0 0, L_0x1f02230;  1 drivers
v0x1ea4e60_0 .net "nandRes", 0 0, L_0x1f00b80;  1 drivers
v0x1ea5010_0 .net "norRes", 0 0, L_0x1f00fc0;  1 drivers
v0x1ea50b0_0 .net "orRes", 0 0, L_0x1f00dd0;  1 drivers
v0x1ea5150_0 .net "s0", 0 0, L_0x1f03750;  1 drivers
v0x1ea51f0_0 .net "s0inv", 0 0, L_0x1f01b10;  1 drivers
v0x1ea52b0_0 .net "s1", 0 0, L_0x1f03610;  1 drivers
v0x1ea5370_0 .net "s1inv", 0 0, L_0x1ea4910;  1 drivers
v0x1ea5430_0 .net "s2", 0 0, L_0x1f036b0;  1 drivers
v0x1ea54f0_0 .net "s2inv", 0 0, L_0x1f01cc0;  1 drivers
v0x1ea55b0_0 .net "xorRes", 0 0, L_0x1f01080;  1 drivers
S_0x1ea3670 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea3370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f011e0/d .functor XOR 1, L_0x1f03350, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f011e0 .delay 1 (40000,40000,40000) L_0x1f011e0/d;
L_0x1f012a0/d .functor XOR 1, L_0x1f030e0, L_0x1f011e0, C4<0>, C4<0>;
L_0x1f012a0 .delay 1 (40000,40000,40000) L_0x1f012a0/d;
L_0x1f01450/d .functor XOR 1, L_0x1f012a0, L_0x1f00ca0, C4<0>, C4<0>;
L_0x1f01450 .delay 1 (40000,40000,40000) L_0x1f01450/d;
L_0x1f01650/d .functor AND 1, L_0x1f030e0, L_0x1f011e0, C4<1>, C4<1>;
L_0x1f01650 .delay 1 (40000,40000,40000) L_0x1f01650/d;
L_0x1f00e40/d .functor AND 1, L_0x1f012a0, L_0x1f00ca0, C4<1>, C4<1>;
L_0x1f00e40 .delay 1 (40000,40000,40000) L_0x1f00e40/d;
L_0x1f01910/d .functor OR 1, L_0x1f01650, L_0x1f00e40, C4<0>, C4<0>;
L_0x1f01910 .delay 1 (40000,40000,40000) L_0x1f01910/d;
v0x1ea3900_0 .net "AandB", 0 0, L_0x1f01650;  1 drivers
v0x1ea39e0_0 .net "BxorSub", 0 0, L_0x1f011e0;  1 drivers
v0x1ea3aa0_0 .net "a", 0 0, L_0x1f030e0;  alias, 1 drivers
v0x1ea3b70_0 .net "b", 0 0, L_0x1f03350;  alias, 1 drivers
v0x1ea3c30_0 .net "carryin", 0 0, L_0x1f00ca0;  alias, 1 drivers
v0x1ea3d40_0 .net "carryout", 0 0, L_0x1f01910;  alias, 1 drivers
v0x1ea3e00_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea3ea0_0 .net "res", 0 0, L_0x1f01450;  alias, 1 drivers
v0x1ea3f60_0 .net "xAorB", 0 0, L_0x1f012a0;  1 drivers
v0x1ea40b0_0 .net "xAorBandCin", 0 0, L_0x1f00e40;  1 drivers
S_0x1ea5790 .scope generate, "genblk1[7]" "genblk1[7]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ea5950 .param/l "i" 0 3 165, +C4<0111>;
S_0x1ea5a10 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea5790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f03180/d .functor AND 1, L_0x1f05d00, L_0x1f05e60, C4<1>, C4<1>;
L_0x1f03180 .delay 1 (40000,40000,40000) L_0x1f03180/d;
L_0x1f029b0/d .functor NAND 1, L_0x1f05d00, L_0x1f05e60, C4<1>, C4<1>;
L_0x1f029b0 .delay 1 (20000,20000,20000) L_0x1f029b0/d;
L_0x1f039a0/d .functor OR 1, L_0x1f05d00, L_0x1f05e60, C4<0>, C4<0>;
L_0x1f039a0 .delay 1 (40000,40000,40000) L_0x1f039a0/d;
L_0x1f03b90/d .functor NOR 1, L_0x1f05d00, L_0x1f05e60, C4<0>, C4<0>;
L_0x1f03b90 .delay 1 (20000,20000,20000) L_0x1f03b90/d;
L_0x1f03c50/d .functor XOR 1, L_0x1f05d00, L_0x1f05e60, C4<0>, C4<0>;
L_0x1f03c50 .delay 1 (40000,40000,40000) L_0x1f03c50/d;
L_0x1f046e0/d .functor NOT 1, L_0x1f03890, C4<0>, C4<0>, C4<0>;
L_0x1f046e0 .delay 1 (10000,10000,10000) L_0x1f046e0/d;
L_0x1ea6fb0/d .functor NOT 1, L_0x1f06010, C4<0>, C4<0>, C4<0>;
L_0x1ea6fb0 .delay 1 (10000,10000,10000) L_0x1ea6fb0/d;
L_0x1f04890/d .functor NOT 1, L_0x1f060b0, C4<0>, C4<0>, C4<0>;
L_0x1f04890 .delay 1 (10000,10000,10000) L_0x1f04890/d;
L_0x1f04a40/d .functor AND 1, L_0x1f04020, L_0x1f046e0, L_0x1ea6fb0, L_0x1f04890;
L_0x1f04a40 .delay 1 (80000,80000,80000) L_0x1f04a40/d;
L_0x1f04bf0/d .functor AND 1, L_0x1f04020, L_0x1f03890, L_0x1ea6fb0, L_0x1f04890;
L_0x1f04bf0 .delay 1 (80000,80000,80000) L_0x1f04bf0/d;
L_0x1f04e00/d .functor AND 1, L_0x1f03c50, L_0x1f046e0, L_0x1f06010, L_0x1f04890;
L_0x1f04e00 .delay 1 (80000,80000,80000) L_0x1f04e00/d;
L_0x1f04fe0/d .functor AND 1, L_0x1f04020, L_0x1f03890, L_0x1f06010, L_0x1f04890;
L_0x1f04fe0 .delay 1 (80000,80000,80000) L_0x1f04fe0/d;
L_0x1f051b0/d .functor AND 1, L_0x1f03180, L_0x1f046e0, L_0x1ea6fb0, L_0x1f060b0;
L_0x1f051b0 .delay 1 (80000,80000,80000) L_0x1f051b0/d;
L_0x1f05390/d .functor AND 1, L_0x1f029b0, L_0x1f03890, L_0x1ea6fb0, L_0x1f060b0;
L_0x1f05390 .delay 1 (80000,80000,80000) L_0x1f05390/d;
L_0x1f05140/d .functor AND 1, L_0x1f03b90, L_0x1f046e0, L_0x1f06010, L_0x1f060b0;
L_0x1f05140 .delay 1 (80000,80000,80000) L_0x1f05140/d;
L_0x1f05770/d .functor AND 1, L_0x1f039a0, L_0x1f03890, L_0x1f06010, L_0x1f060b0;
L_0x1f05770 .delay 1 (80000,80000,80000) L_0x1f05770/d;
L_0x1f05910/0/0 .functor OR 1, L_0x1f04a40, L_0x1f04bf0, L_0x1f04e00, L_0x1f051b0;
L_0x1f05910/0/4 .functor OR 1, L_0x1f05390, L_0x1f05140, L_0x1f05770, L_0x1f04fe0;
L_0x1f05910/d .functor OR 1, L_0x1f05910/0/0, L_0x1f05910/0/4, C4<0>, C4<0>;
L_0x1f05910 .delay 1 (160000,160000,160000) L_0x1f05910/d;
v0x1ea6910_0 .net "a", 0 0, L_0x1f05d00;  1 drivers
v0x1ea69d0_0 .net "addSub", 0 0, L_0x1f04020;  1 drivers
v0x1ea6aa0_0 .net "andRes", 0 0, L_0x1f03180;  1 drivers
v0x1ea6b70_0 .net "b", 0 0, L_0x1f05e60;  1 drivers
v0x1ea6c40_0 .net "carryIn", 0 0, L_0x1f037f0;  1 drivers
v0x1ea6ce0_0 .net "carryOut", 0 0, L_0x1f044e0;  1 drivers
v0x1ea6db0_0 .net "initialResult", 0 0, L_0x1f05910;  1 drivers
v0x1ea6e50_0 .net "isAdd", 0 0, L_0x1f04a40;  1 drivers
v0x1ea6ef0_0 .net "isAnd", 0 0, L_0x1f051b0;  1 drivers
v0x1ea7020_0 .net "isNand", 0 0, L_0x1f05390;  1 drivers
v0x1ea70c0_0 .net "isNor", 0 0, L_0x1f05140;  1 drivers
v0x1ea7160_0 .net "isOr", 0 0, L_0x1f05770;  1 drivers
v0x1ea7220_0 .net "isSLT", 0 0, L_0x1f04fe0;  1 drivers
v0x1ea72e0_0 .net "isSub", 0 0, L_0x1f04bf0;  1 drivers
v0x1ea73a0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea7440_0 .net "isXor", 0 0, L_0x1f04e00;  1 drivers
v0x1ea7500_0 .net "nandRes", 0 0, L_0x1f029b0;  1 drivers
v0x1ea76b0_0 .net "norRes", 0 0, L_0x1f03b90;  1 drivers
v0x1ea7750_0 .net "orRes", 0 0, L_0x1f039a0;  1 drivers
v0x1ea77f0_0 .net "s0", 0 0, L_0x1f03890;  1 drivers
v0x1ea7890_0 .net "s0inv", 0 0, L_0x1f046e0;  1 drivers
v0x1ea7950_0 .net "s1", 0 0, L_0x1f06010;  1 drivers
v0x1ea7a10_0 .net "s1inv", 0 0, L_0x1ea6fb0;  1 drivers
v0x1ea7ad0_0 .net "s2", 0 0, L_0x1f060b0;  1 drivers
v0x1ea7b90_0 .net "s2inv", 0 0, L_0x1f04890;  1 drivers
v0x1ea7c50_0 .net "xorRes", 0 0, L_0x1f03c50;  1 drivers
S_0x1ea5d10 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea5a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f03db0/d .functor XOR 1, L_0x1f05e60, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f03db0 .delay 1 (40000,40000,40000) L_0x1f03db0/d;
L_0x1f03e70/d .functor XOR 1, L_0x1f05d00, L_0x1f03db0, C4<0>, C4<0>;
L_0x1f03e70 .delay 1 (40000,40000,40000) L_0x1f03e70/d;
L_0x1f04020/d .functor XOR 1, L_0x1f03e70, L_0x1f037f0, C4<0>, C4<0>;
L_0x1f04020 .delay 1 (40000,40000,40000) L_0x1f04020/d;
L_0x1f04220/d .functor AND 1, L_0x1f05d00, L_0x1f03db0, C4<1>, C4<1>;
L_0x1f04220 .delay 1 (40000,40000,40000) L_0x1f04220/d;
L_0x1f03a10/d .functor AND 1, L_0x1f03e70, L_0x1f037f0, C4<1>, C4<1>;
L_0x1f03a10 .delay 1 (40000,40000,40000) L_0x1f03a10/d;
L_0x1f044e0/d .functor OR 1, L_0x1f04220, L_0x1f03a10, C4<0>, C4<0>;
L_0x1f044e0 .delay 1 (40000,40000,40000) L_0x1f044e0/d;
v0x1ea5fa0_0 .net "AandB", 0 0, L_0x1f04220;  1 drivers
v0x1ea6080_0 .net "BxorSub", 0 0, L_0x1f03db0;  1 drivers
v0x1ea6140_0 .net "a", 0 0, L_0x1f05d00;  alias, 1 drivers
v0x1ea6210_0 .net "b", 0 0, L_0x1f05e60;  alias, 1 drivers
v0x1ea62d0_0 .net "carryin", 0 0, L_0x1f037f0;  alias, 1 drivers
v0x1ea63e0_0 .net "carryout", 0 0, L_0x1f044e0;  alias, 1 drivers
v0x1ea64a0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea6540_0 .net "res", 0 0, L_0x1f04020;  alias, 1 drivers
v0x1ea6600_0 .net "xAorB", 0 0, L_0x1f03e70;  1 drivers
v0x1ea6750_0 .net "xAorBandCin", 0 0, L_0x1f03a10;  1 drivers
S_0x1ea7e30 .scope generate, "genblk1[8]" "genblk1[8]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1e9e4c0 .param/l "i" 0 3 165, +C4<01000>;
S_0x1ea80f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ea7e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f05da0/d .functor AND 1, L_0x1f08870, L_0x1f089d0, C4<1>, C4<1>;
L_0x1f05da0 .delay 1 (40000,40000,40000) L_0x1f05da0/d;
L_0x1f06470/d .functor NAND 1, L_0x1f08870, L_0x1f089d0, C4<1>, C4<1>;
L_0x1f06470 .delay 1 (20000,20000,20000) L_0x1f06470/d;
L_0x1f065d0/d .functor OR 1, L_0x1f08870, L_0x1f089d0, C4<0>, C4<0>;
L_0x1f065d0 .delay 1 (40000,40000,40000) L_0x1f065d0/d;
L_0x1f06760/d .functor NOR 1, L_0x1f08870, L_0x1f089d0, C4<0>, C4<0>;
L_0x1f06760 .delay 1 (20000,20000,20000) L_0x1f06760/d;
L_0x1f06820/d .functor XOR 1, L_0x1f08870, L_0x1f089d0, C4<0>, C4<0>;
L_0x1f06820 .delay 1 (40000,40000,40000) L_0x1f06820/d;
L_0x1f072d0/d .functor NOT 1, L_0x1f06330, C4<0>, C4<0>, C4<0>;
L_0x1f072d0 .delay 1 (10000,10000,10000) L_0x1f072d0/d;
L_0x1f07430/d .functor NOT 1, L_0x1f08d30, C4<0>, C4<0>, C4<0>;
L_0x1f07430 .delay 1 (10000,10000,10000) L_0x1f07430/d;
L_0x1f074f0/d .functor NOT 1, L_0x1f08dd0, C4<0>, C4<0>, C4<0>;
L_0x1f074f0 .delay 1 (10000,10000,10000) L_0x1f074f0/d;
L_0x1f076a0/d .functor AND 1, L_0x1f06bf0, L_0x1f072d0, L_0x1f07430, L_0x1f074f0;
L_0x1f076a0 .delay 1 (80000,80000,80000) L_0x1f076a0/d;
L_0x1f07850/d .functor AND 1, L_0x1f06bf0, L_0x1f06330, L_0x1f07430, L_0x1f074f0;
L_0x1f07850 .delay 1 (80000,80000,80000) L_0x1f07850/d;
L_0x1f07a00/d .functor AND 1, L_0x1f06820, L_0x1f072d0, L_0x1f08d30, L_0x1f074f0;
L_0x1f07a00 .delay 1 (80000,80000,80000) L_0x1f07a00/d;
L_0x1f07bf0/d .functor AND 1, L_0x1f06bf0, L_0x1f06330, L_0x1f08d30, L_0x1f074f0;
L_0x1f07bf0 .delay 1 (80000,80000,80000) L_0x1f07bf0/d;
L_0x1f07d20/d .functor AND 1, L_0x1f05da0, L_0x1f072d0, L_0x1f07430, L_0x1f08dd0;
L_0x1f07d20 .delay 1 (80000,80000,80000) L_0x1f07d20/d;
L_0x1f07f80/d .functor AND 1, L_0x1f06470, L_0x1f06330, L_0x1f07430, L_0x1f08dd0;
L_0x1f07f80 .delay 1 (80000,80000,80000) L_0x1f07f80/d;
L_0x1f07cb0/d .functor AND 1, L_0x1f06760, L_0x1f072d0, L_0x1f08d30, L_0x1f08dd0;
L_0x1f07cb0 .delay 1 (80000,80000,80000) L_0x1f07cb0/d;
L_0x1f082e0/d .functor AND 1, L_0x1f065d0, L_0x1f06330, L_0x1f08d30, L_0x1f08dd0;
L_0x1f082e0 .delay 1 (80000,80000,80000) L_0x1f082e0/d;
L_0x1f08480/0/0 .functor OR 1, L_0x1f076a0, L_0x1f07850, L_0x1f07a00, L_0x1f07d20;
L_0x1f08480/0/4 .functor OR 1, L_0x1f07f80, L_0x1f07cb0, L_0x1f082e0, L_0x1f07bf0;
L_0x1f08480/d .functor OR 1, L_0x1f08480/0/0, L_0x1f08480/0/4, C4<0>, C4<0>;
L_0x1f08480 .delay 1 (160000,160000,160000) L_0x1f08480/d;
v0x1ea9100_0 .net "a", 0 0, L_0x1f08870;  1 drivers
v0x1ea91c0_0 .net "addSub", 0 0, L_0x1f06bf0;  1 drivers
v0x1ea9290_0 .net "andRes", 0 0, L_0x1f05da0;  1 drivers
v0x1ea9360_0 .net "b", 0 0, L_0x1f089d0;  1 drivers
v0x1ea9430_0 .net "carryIn", 0 0, L_0x1f06290;  1 drivers
v0x1ea94d0_0 .net "carryOut", 0 0, L_0x1f070d0;  1 drivers
v0x1ea95a0_0 .net "initialResult", 0 0, L_0x1f08480;  1 drivers
v0x1ea9640_0 .net "isAdd", 0 0, L_0x1f076a0;  1 drivers
v0x1ea96e0_0 .net "isAnd", 0 0, L_0x1f07d20;  1 drivers
v0x1ea9810_0 .net "isNand", 0 0, L_0x1f07f80;  1 drivers
v0x1ea98b0_0 .net "isNor", 0 0, L_0x1f07cb0;  1 drivers
v0x1ea9950_0 .net "isOr", 0 0, L_0x1f082e0;  1 drivers
v0x1ea9a10_0 .net "isSLT", 0 0, L_0x1f07bf0;  1 drivers
v0x1ea9ad0_0 .net "isSub", 0 0, L_0x1f07850;  1 drivers
v0x1ea9b90_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea9c30_0 .net "isXor", 0 0, L_0x1f07a00;  1 drivers
v0x1ea9cf0_0 .net "nandRes", 0 0, L_0x1f06470;  1 drivers
v0x1ea9ea0_0 .net "norRes", 0 0, L_0x1f06760;  1 drivers
v0x1ea9f40_0 .net "orRes", 0 0, L_0x1f065d0;  1 drivers
v0x1ea9fe0_0 .net "s0", 0 0, L_0x1f06330;  1 drivers
v0x1eaa080_0 .net "s0inv", 0 0, L_0x1f072d0;  1 drivers
v0x1eaa140_0 .net "s1", 0 0, L_0x1f08d30;  1 drivers
v0x1eaa200_0 .net "s1inv", 0 0, L_0x1f07430;  1 drivers
v0x1eaa2c0_0 .net "s2", 0 0, L_0x1f08dd0;  1 drivers
v0x1eaa380_0 .net "s2inv", 0 0, L_0x1f074f0;  1 drivers
v0x1eaa440_0 .net "xorRes", 0 0, L_0x1f06820;  1 drivers
S_0x1ea83f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ea80f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f06980/d .functor XOR 1, L_0x1f089d0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f06980 .delay 1 (40000,40000,40000) L_0x1f06980/d;
L_0x1f06a40/d .functor XOR 1, L_0x1f08870, L_0x1f06980, C4<0>, C4<0>;
L_0x1f06a40 .delay 1 (40000,40000,40000) L_0x1f06a40/d;
L_0x1f06bf0/d .functor XOR 1, L_0x1f06a40, L_0x1f06290, C4<0>, C4<0>;
L_0x1f06bf0 .delay 1 (40000,40000,40000) L_0x1f06bf0/d;
L_0x1f06df0/d .functor AND 1, L_0x1f08870, L_0x1f06980, C4<1>, C4<1>;
L_0x1f06df0 .delay 1 (40000,40000,40000) L_0x1f06df0/d;
L_0x1f07060/d .functor AND 1, L_0x1f06a40, L_0x1f06290, C4<1>, C4<1>;
L_0x1f07060 .delay 1 (40000,40000,40000) L_0x1f07060/d;
L_0x1f070d0/d .functor OR 1, L_0x1f06df0, L_0x1f07060, C4<0>, C4<0>;
L_0x1f070d0 .delay 1 (40000,40000,40000) L_0x1f070d0/d;
v0x1ea8680_0 .net "AandB", 0 0, L_0x1f06df0;  1 drivers
v0x1ea8760_0 .net "BxorSub", 0 0, L_0x1f06980;  1 drivers
v0x1ea8820_0 .net "a", 0 0, L_0x1f08870;  alias, 1 drivers
v0x1ea88f0_0 .net "b", 0 0, L_0x1f089d0;  alias, 1 drivers
v0x1ea89b0_0 .net "carryin", 0 0, L_0x1f06290;  alias, 1 drivers
v0x1ea8ac0_0 .net "carryout", 0 0, L_0x1f070d0;  alias, 1 drivers
v0x1ea8b80_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1e9f0d0_0 .net "res", 0 0, L_0x1f06bf0;  alias, 1 drivers
v0x1ea8e30_0 .net "xAorB", 0 0, L_0x1f06a40;  1 drivers
v0x1ea8f60_0 .net "xAorBandCin", 0 0, L_0x1f07060;  1 drivers
S_0x1eaa620 .scope generate, "genblk1[9]" "genblk1[9]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eaa7e0 .param/l "i" 0 3 165, +C4<01001>;
S_0x1eaa8a0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eaa620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f08910/d .functor AND 1, L_0x1f0b360, L_0x1f0b4c0, C4<1>, C4<1>;
L_0x1f08910 .delay 1 (40000,40000,40000) L_0x1f08910/d;
L_0x1f08bd0/d .functor NAND 1, L_0x1f0b360, L_0x1f0b4c0, C4<1>, C4<1>;
L_0x1f08bd0 .delay 1 (20000,20000,20000) L_0x1f08bd0/d;
L_0x1f09030/d .functor OR 1, L_0x1f0b360, L_0x1f0b4c0, C4<0>, C4<0>;
L_0x1f09030 .delay 1 (40000,40000,40000) L_0x1f09030/d;
L_0x1f091c0/d .functor NOR 1, L_0x1f0b360, L_0x1f0b4c0, C4<0>, C4<0>;
L_0x1f091c0 .delay 1 (20000,20000,20000) L_0x1f091c0/d;
L_0x1f09280/d .functor XOR 1, L_0x1f0b360, L_0x1f0b4c0, C4<0>, C4<0>;
L_0x1f09280 .delay 1 (40000,40000,40000) L_0x1f09280/d;
L_0x1f09d30/d .functor NOT 1, L_0x1f08f10, C4<0>, C4<0>, C4<0>;
L_0x1f09d30 .delay 1 (10000,10000,10000) L_0x1f09d30/d;
L_0x1f09e90/d .functor NOT 1, L_0x1f0b850, C4<0>, C4<0>, C4<0>;
L_0x1f09e90 .delay 1 (10000,10000,10000) L_0x1f09e90/d;
L_0x1f09f50/d .functor NOT 1, L_0x1f0b8f0, C4<0>, C4<0>, C4<0>;
L_0x1f09f50 .delay 1 (10000,10000,10000) L_0x1f09f50/d;
L_0x1f0a100/d .functor AND 1, L_0x1f09650, L_0x1f09d30, L_0x1f09e90, L_0x1f09f50;
L_0x1f0a100 .delay 1 (80000,80000,80000) L_0x1f0a100/d;
L_0x1f0a2b0/d .functor AND 1, L_0x1f09650, L_0x1f08f10, L_0x1f09e90, L_0x1f09f50;
L_0x1f0a2b0 .delay 1 (80000,80000,80000) L_0x1f0a2b0/d;
L_0x1f0a460/d .functor AND 1, L_0x1f09280, L_0x1f09d30, L_0x1f0b850, L_0x1f09f50;
L_0x1f0a460 .delay 1 (80000,80000,80000) L_0x1f0a460/d;
L_0x1f0a650/d .functor AND 1, L_0x1f09650, L_0x1f08f10, L_0x1f0b850, L_0x1f09f50;
L_0x1f0a650 .delay 1 (80000,80000,80000) L_0x1f0a650/d;
L_0x1f0a780/d .functor AND 1, L_0x1f08910, L_0x1f09d30, L_0x1f09e90, L_0x1f0b8f0;
L_0x1f0a780 .delay 1 (80000,80000,80000) L_0x1f0a780/d;
L_0x1f0aa10/d .functor AND 1, L_0x1f08bd0, L_0x1f08f10, L_0x1f09e90, L_0x1f0b8f0;
L_0x1f0aa10 .delay 1 (80000,80000,80000) L_0x1f0aa10/d;
L_0x1f0a710/d .functor AND 1, L_0x1f091c0, L_0x1f09d30, L_0x1f0b850, L_0x1f0b8f0;
L_0x1f0a710 .delay 1 (80000,80000,80000) L_0x1f0a710/d;
L_0x1f0ada0/d .functor AND 1, L_0x1f09030, L_0x1f08f10, L_0x1f0b850, L_0x1f0b8f0;
L_0x1f0ada0 .delay 1 (80000,80000,80000) L_0x1f0ada0/d;
L_0x1f0af70/0/0 .functor OR 1, L_0x1f0a100, L_0x1f0a2b0, L_0x1f0a460, L_0x1f0a780;
L_0x1f0af70/0/4 .functor OR 1, L_0x1f0aa10, L_0x1f0a710, L_0x1f0ada0, L_0x1f0a650;
L_0x1f0af70/d .functor OR 1, L_0x1f0af70/0/0, L_0x1f0af70/0/4, C4<0>, C4<0>;
L_0x1f0af70 .delay 1 (160000,160000,160000) L_0x1f0af70/d;
v0x1eab7a0_0 .net "a", 0 0, L_0x1f0b360;  1 drivers
v0x1eab860_0 .net "addSub", 0 0, L_0x1f09650;  1 drivers
v0x1eab930_0 .net "andRes", 0 0, L_0x1f08910;  1 drivers
v0x1eaba00_0 .net "b", 0 0, L_0x1f0b4c0;  1 drivers
v0x1eabad0_0 .net "carryIn", 0 0, L_0x1f08e70;  1 drivers
v0x1eabb70_0 .net "carryOut", 0 0, L_0x1f09b30;  1 drivers
v0x1eabc40_0 .net "initialResult", 0 0, L_0x1f0af70;  1 drivers
v0x1eabce0_0 .net "isAdd", 0 0, L_0x1f0a100;  1 drivers
v0x1eabd80_0 .net "isAnd", 0 0, L_0x1f0a780;  1 drivers
v0x1eabeb0_0 .net "isNand", 0 0, L_0x1f0aa10;  1 drivers
v0x1eabf50_0 .net "isNor", 0 0, L_0x1f0a710;  1 drivers
v0x1eabff0_0 .net "isOr", 0 0, L_0x1f0ada0;  1 drivers
v0x1eac0b0_0 .net "isSLT", 0 0, L_0x1f0a650;  1 drivers
v0x1eac170_0 .net "isSub", 0 0, L_0x1f0a2b0;  1 drivers
v0x1eac230_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eac2d0_0 .net "isXor", 0 0, L_0x1f0a460;  1 drivers
v0x1eac390_0 .net "nandRes", 0 0, L_0x1f08bd0;  1 drivers
v0x1eac540_0 .net "norRes", 0 0, L_0x1f091c0;  1 drivers
v0x1eac5e0_0 .net "orRes", 0 0, L_0x1f09030;  1 drivers
v0x1eac680_0 .net "s0", 0 0, L_0x1f08f10;  1 drivers
v0x1eac720_0 .net "s0inv", 0 0, L_0x1f09d30;  1 drivers
v0x1eac7e0_0 .net "s1", 0 0, L_0x1f0b850;  1 drivers
v0x1eac8a0_0 .net "s1inv", 0 0, L_0x1f09e90;  1 drivers
v0x1eac960_0 .net "s2", 0 0, L_0x1f0b8f0;  1 drivers
v0x1eaca20_0 .net "s2inv", 0 0, L_0x1f09f50;  1 drivers
v0x1eacae0_0 .net "xorRes", 0 0, L_0x1f09280;  1 drivers
S_0x1eaaba0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eaa8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f093e0/d .functor XOR 1, L_0x1f0b4c0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f093e0 .delay 1 (40000,40000,40000) L_0x1f093e0/d;
L_0x1f094a0/d .functor XOR 1, L_0x1f0b360, L_0x1f093e0, C4<0>, C4<0>;
L_0x1f094a0 .delay 1 (40000,40000,40000) L_0x1f094a0/d;
L_0x1f09650/d .functor XOR 1, L_0x1f094a0, L_0x1f08e70, C4<0>, C4<0>;
L_0x1f09650 .delay 1 (40000,40000,40000) L_0x1f09650/d;
L_0x1f09850/d .functor AND 1, L_0x1f0b360, L_0x1f093e0, C4<1>, C4<1>;
L_0x1f09850 .delay 1 (40000,40000,40000) L_0x1f09850/d;
L_0x1f09ac0/d .functor AND 1, L_0x1f094a0, L_0x1f08e70, C4<1>, C4<1>;
L_0x1f09ac0 .delay 1 (40000,40000,40000) L_0x1f09ac0/d;
L_0x1f09b30/d .functor OR 1, L_0x1f09850, L_0x1f09ac0, C4<0>, C4<0>;
L_0x1f09b30 .delay 1 (40000,40000,40000) L_0x1f09b30/d;
v0x1eaae30_0 .net "AandB", 0 0, L_0x1f09850;  1 drivers
v0x1eaaf10_0 .net "BxorSub", 0 0, L_0x1f093e0;  1 drivers
v0x1eaafd0_0 .net "a", 0 0, L_0x1f0b360;  alias, 1 drivers
v0x1eab0a0_0 .net "b", 0 0, L_0x1f0b4c0;  alias, 1 drivers
v0x1eab160_0 .net "carryin", 0 0, L_0x1f08e70;  alias, 1 drivers
v0x1eab270_0 .net "carryout", 0 0, L_0x1f09b30;  alias, 1 drivers
v0x1eab330_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eab3d0_0 .net "res", 0 0, L_0x1f09650;  alias, 1 drivers
v0x1eab490_0 .net "xAorB", 0 0, L_0x1f094a0;  1 drivers
v0x1eab5e0_0 .net "xAorBandCin", 0 0, L_0x1f09ac0;  1 drivers
S_0x1eaccc0 .scope generate, "genblk1[10]" "genblk1[10]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eace80 .param/l "i" 0 3 165, +C4<01010>;
S_0x1eacf40 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eaccc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f0b400/d .functor AND 1, L_0x1f0ddd0, L_0x1f0df30, C4<1>, C4<1>;
L_0x1f0b400 .delay 1 (40000,40000,40000) L_0x1f0b400/d;
L_0x1f0b6c0/d .functor NAND 1, L_0x1f0ddd0, L_0x1f0df30, C4<1>, C4<1>;
L_0x1f0b6c0 .delay 1 (20000,20000,20000) L_0x1f0b6c0/d;
L_0x1f0bb80/d .functor OR 1, L_0x1f0ddd0, L_0x1f0df30, C4<0>, C4<0>;
L_0x1f0bb80 .delay 1 (40000,40000,40000) L_0x1f0bb80/d;
L_0x1f0bd10/d .functor NOR 1, L_0x1f0ddd0, L_0x1f0df30, C4<0>, C4<0>;
L_0x1f0bd10 .delay 1 (20000,20000,20000) L_0x1f0bd10/d;
L_0x1f0bdd0/d .functor XOR 1, L_0x1f0ddd0, L_0x1f0df30, C4<0>, C4<0>;
L_0x1f0bdd0 .delay 1 (40000,40000,40000) L_0x1f0bdd0/d;
L_0x1f0c830/d .functor NOT 1, L_0x1f0ba30, C4<0>, C4<0>, C4<0>;
L_0x1f0c830 .delay 1 (10000,10000,10000) L_0x1f0c830/d;
L_0x1f0c990/d .functor NOT 1, L_0x1f0bad0, C4<0>, C4<0>, C4<0>;
L_0x1f0c990 .delay 1 (10000,10000,10000) L_0x1f0c990/d;
L_0x1f0ca50/d .functor NOT 1, L_0x1f0e0e0, C4<0>, C4<0>, C4<0>;
L_0x1f0ca50 .delay 1 (10000,10000,10000) L_0x1f0ca50/d;
L_0x1f0cc00/d .functor AND 1, L_0x1f0c150, L_0x1f0c830, L_0x1f0c990, L_0x1f0ca50;
L_0x1f0cc00 .delay 1 (80000,80000,80000) L_0x1f0cc00/d;
L_0x1f0cdb0/d .functor AND 1, L_0x1f0c150, L_0x1f0ba30, L_0x1f0c990, L_0x1f0ca50;
L_0x1f0cdb0 .delay 1 (80000,80000,80000) L_0x1f0cdb0/d;
L_0x1f0cf60/d .functor AND 1, L_0x1f0bdd0, L_0x1f0c830, L_0x1f0bad0, L_0x1f0ca50;
L_0x1f0cf60 .delay 1 (80000,80000,80000) L_0x1f0cf60/d;
L_0x1f0d150/d .functor AND 1, L_0x1f0c150, L_0x1f0ba30, L_0x1f0bad0, L_0x1f0ca50;
L_0x1f0d150 .delay 1 (80000,80000,80000) L_0x1f0d150/d;
L_0x1f0d280/d .functor AND 1, L_0x1f0b400, L_0x1f0c830, L_0x1f0c990, L_0x1f0e0e0;
L_0x1f0d280 .delay 1 (80000,80000,80000) L_0x1f0d280/d;
L_0x1f0d4e0/d .functor AND 1, L_0x1f0b6c0, L_0x1f0ba30, L_0x1f0c990, L_0x1f0e0e0;
L_0x1f0d4e0 .delay 1 (80000,80000,80000) L_0x1f0d4e0/d;
L_0x1f0d210/d .functor AND 1, L_0x1f0bd10, L_0x1f0c830, L_0x1f0bad0, L_0x1f0e0e0;
L_0x1f0d210 .delay 1 (80000,80000,80000) L_0x1f0d210/d;
L_0x1f0d840/d .functor AND 1, L_0x1f0bb80, L_0x1f0ba30, L_0x1f0bad0, L_0x1f0e0e0;
L_0x1f0d840 .delay 1 (80000,80000,80000) L_0x1f0d840/d;
L_0x1f0d9e0/0/0 .functor OR 1, L_0x1f0cc00, L_0x1f0cdb0, L_0x1f0cf60, L_0x1f0d280;
L_0x1f0d9e0/0/4 .functor OR 1, L_0x1f0d4e0, L_0x1f0d210, L_0x1f0d840, L_0x1f0d150;
L_0x1f0d9e0/d .functor OR 1, L_0x1f0d9e0/0/0, L_0x1f0d9e0/0/4, C4<0>, C4<0>;
L_0x1f0d9e0 .delay 1 (160000,160000,160000) L_0x1f0d9e0/d;
v0x1eade40_0 .net "a", 0 0, L_0x1f0ddd0;  1 drivers
v0x1eadf00_0 .net "addSub", 0 0, L_0x1f0c150;  1 drivers
v0x1eadfd0_0 .net "andRes", 0 0, L_0x1f0b400;  1 drivers
v0x1eae0a0_0 .net "b", 0 0, L_0x1f0df30;  1 drivers
v0x1eae170_0 .net "carryIn", 0 0, L_0x1f0b990;  1 drivers
v0x1eae210_0 .net "carryOut", 0 0, L_0x1f0c630;  1 drivers
v0x1eae2e0_0 .net "initialResult", 0 0, L_0x1f0d9e0;  1 drivers
v0x1eae380_0 .net "isAdd", 0 0, L_0x1f0cc00;  1 drivers
v0x1eae420_0 .net "isAnd", 0 0, L_0x1f0d280;  1 drivers
v0x1eae550_0 .net "isNand", 0 0, L_0x1f0d4e0;  1 drivers
v0x1eae5f0_0 .net "isNor", 0 0, L_0x1f0d210;  1 drivers
v0x1eae690_0 .net "isOr", 0 0, L_0x1f0d840;  1 drivers
v0x1eae750_0 .net "isSLT", 0 0, L_0x1f0d150;  1 drivers
v0x1eae810_0 .net "isSub", 0 0, L_0x1f0cdb0;  1 drivers
v0x1eae8d0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eae970_0 .net "isXor", 0 0, L_0x1f0cf60;  1 drivers
v0x1eaea30_0 .net "nandRes", 0 0, L_0x1f0b6c0;  1 drivers
v0x1eaebe0_0 .net "norRes", 0 0, L_0x1f0bd10;  1 drivers
v0x1eaec80_0 .net "orRes", 0 0, L_0x1f0bb80;  1 drivers
v0x1eaed20_0 .net "s0", 0 0, L_0x1f0ba30;  1 drivers
v0x1eaedc0_0 .net "s0inv", 0 0, L_0x1f0c830;  1 drivers
v0x1eaee80_0 .net "s1", 0 0, L_0x1f0bad0;  1 drivers
v0x1eaef40_0 .net "s1inv", 0 0, L_0x1f0c990;  1 drivers
v0x1eaf000_0 .net "s2", 0 0, L_0x1f0e0e0;  1 drivers
v0x1eaf0c0_0 .net "s2inv", 0 0, L_0x1f0ca50;  1 drivers
v0x1eaf180_0 .net "xorRes", 0 0, L_0x1f0bdd0;  1 drivers
S_0x1ead240 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eacf40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f0bf30/d .functor XOR 1, L_0x1f0df30, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f0bf30 .delay 1 (40000,40000,40000) L_0x1f0bf30/d;
L_0x1f0bff0/d .functor XOR 1, L_0x1f0ddd0, L_0x1f0bf30, C4<0>, C4<0>;
L_0x1f0bff0 .delay 1 (40000,40000,40000) L_0x1f0bff0/d;
L_0x1f0c150/d .functor XOR 1, L_0x1f0bff0, L_0x1f0b990, C4<0>, C4<0>;
L_0x1f0c150 .delay 1 (40000,40000,40000) L_0x1f0c150/d;
L_0x1f0c350/d .functor AND 1, L_0x1f0ddd0, L_0x1f0bf30, C4<1>, C4<1>;
L_0x1f0c350 .delay 1 (40000,40000,40000) L_0x1f0c350/d;
L_0x1f0c5c0/d .functor AND 1, L_0x1f0bff0, L_0x1f0b990, C4<1>, C4<1>;
L_0x1f0c5c0 .delay 1 (40000,40000,40000) L_0x1f0c5c0/d;
L_0x1f0c630/d .functor OR 1, L_0x1f0c350, L_0x1f0c5c0, C4<0>, C4<0>;
L_0x1f0c630 .delay 1 (40000,40000,40000) L_0x1f0c630/d;
v0x1ead4d0_0 .net "AandB", 0 0, L_0x1f0c350;  1 drivers
v0x1ead5b0_0 .net "BxorSub", 0 0, L_0x1f0bf30;  1 drivers
v0x1ead670_0 .net "a", 0 0, L_0x1f0ddd0;  alias, 1 drivers
v0x1ead740_0 .net "b", 0 0, L_0x1f0df30;  alias, 1 drivers
v0x1ead800_0 .net "carryin", 0 0, L_0x1f0b990;  alias, 1 drivers
v0x1ead910_0 .net "carryout", 0 0, L_0x1f0c630;  alias, 1 drivers
v0x1ead9d0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eada70_0 .net "res", 0 0, L_0x1f0c150;  alias, 1 drivers
v0x1eadb30_0 .net "xAorB", 0 0, L_0x1f0bff0;  1 drivers
v0x1eadc80_0 .net "xAorBandCin", 0 0, L_0x1f0c5c0;  1 drivers
S_0x1eaf360 .scope generate, "genblk1[11]" "genblk1[11]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eaf520 .param/l "i" 0 3 165, +C4<01011>;
S_0x1eaf5e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eaf360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f0de70/d .functor AND 1, L_0x1f10a50, L_0x1f10bb0, C4<1>, C4<1>;
L_0x1f0de70 .delay 1 (40000,40000,40000) L_0x1f0de70/d;
L_0x1f0e180/d .functor NAND 1, L_0x1f10a50, L_0x1f10bb0, C4<1>, C4<1>;
L_0x1f0e180 .delay 1 (20000,20000,20000) L_0x1f0e180/d;
L_0x1efe170/d .functor OR 1, L_0x1f10a50, L_0x1f10bb0, C4<0>, C4<0>;
L_0x1efe170 .delay 1 (40000,40000,40000) L_0x1efe170/d;
L_0x1f0e910/d .functor NOR 1, L_0x1f10a50, L_0x1f10bb0, C4<0>, C4<0>;
L_0x1f0e910 .delay 1 (20000,20000,20000) L_0x1f0e910/d;
L_0x1f0e9d0/d .functor XOR 1, L_0x1f10a50, L_0x1f10bb0, C4<0>, C4<0>;
L_0x1f0e9d0 .delay 1 (40000,40000,40000) L_0x1f0e9d0/d;
L_0x1f0f430/d .functor NOT 1, L_0x1f0e780, C4<0>, C4<0>, C4<0>;
L_0x1f0f430 .delay 1 (10000,10000,10000) L_0x1f0f430/d;
L_0x1f0f590/d .functor NOT 1, L_0x1f0e820, C4<0>, C4<0>, C4<0>;
L_0x1f0f590 .delay 1 (10000,10000,10000) L_0x1f0f590/d;
L_0x1f0f650/d .functor NOT 1, L_0x1f10fa0, C4<0>, C4<0>, C4<0>;
L_0x1f0f650 .delay 1 (10000,10000,10000) L_0x1f0f650/d;
L_0x1f0f800/d .functor AND 1, L_0x1f0ed50, L_0x1f0f430, L_0x1f0f590, L_0x1f0f650;
L_0x1f0f800 .delay 1 (80000,80000,80000) L_0x1f0f800/d;
L_0x1f0f9b0/d .functor AND 1, L_0x1f0ed50, L_0x1f0e780, L_0x1f0f590, L_0x1f0f650;
L_0x1f0f9b0 .delay 1 (80000,80000,80000) L_0x1f0f9b0/d;
L_0x1f0fb60/d .functor AND 1, L_0x1f0e9d0, L_0x1f0f430, L_0x1f0e820, L_0x1f0f650;
L_0x1f0fb60 .delay 1 (80000,80000,80000) L_0x1f0fb60/d;
L_0x1f0fd50/d .functor AND 1, L_0x1f0ed50, L_0x1f0e780, L_0x1f0e820, L_0x1f0f650;
L_0x1f0fd50 .delay 1 (80000,80000,80000) L_0x1f0fd50/d;
L_0x1f0fe80/d .functor AND 1, L_0x1f0de70, L_0x1f0f430, L_0x1f0f590, L_0x1f10fa0;
L_0x1f0fe80 .delay 1 (80000,80000,80000) L_0x1f0fe80/d;
L_0x1f100e0/d .functor AND 1, L_0x1f0e180, L_0x1f0e780, L_0x1f0f590, L_0x1f10fa0;
L_0x1f100e0 .delay 1 (80000,80000,80000) L_0x1f100e0/d;
L_0x1f0fe10/d .functor AND 1, L_0x1f0e910, L_0x1f0f430, L_0x1f0e820, L_0x1f10fa0;
L_0x1f0fe10 .delay 1 (80000,80000,80000) L_0x1f0fe10/d;
L_0x1f104c0/d .functor AND 1, L_0x1efe170, L_0x1f0e780, L_0x1f0e820, L_0x1f10fa0;
L_0x1f104c0 .delay 1 (80000,80000,80000) L_0x1f104c0/d;
L_0x1f10660/0/0 .functor OR 1, L_0x1f0f800, L_0x1f0f9b0, L_0x1f0fb60, L_0x1f0fe80;
L_0x1f10660/0/4 .functor OR 1, L_0x1f100e0, L_0x1f0fe10, L_0x1f104c0, L_0x1f0fd50;
L_0x1f10660/d .functor OR 1, L_0x1f10660/0/0, L_0x1f10660/0/4, C4<0>, C4<0>;
L_0x1f10660 .delay 1 (160000,160000,160000) L_0x1f10660/d;
v0x1eb04e0_0 .net "a", 0 0, L_0x1f10a50;  1 drivers
v0x1eb05a0_0 .net "addSub", 0 0, L_0x1f0ed50;  1 drivers
v0x1eb0670_0 .net "andRes", 0 0, L_0x1f0de70;  1 drivers
v0x1eb0740_0 .net "b", 0 0, L_0x1f10bb0;  1 drivers
v0x1eb0810_0 .net "carryIn", 0 0, L_0x1efe230;  1 drivers
v0x1eb08b0_0 .net "carryOut", 0 0, L_0x1f0f230;  1 drivers
v0x1eb0980_0 .net "initialResult", 0 0, L_0x1f10660;  1 drivers
v0x1eb0a20_0 .net "isAdd", 0 0, L_0x1f0f800;  1 drivers
v0x1eb0ac0_0 .net "isAnd", 0 0, L_0x1f0fe80;  1 drivers
v0x1eb0bf0_0 .net "isNand", 0 0, L_0x1f100e0;  1 drivers
v0x1eb0c90_0 .net "isNor", 0 0, L_0x1f0fe10;  1 drivers
v0x1eb0d30_0 .net "isOr", 0 0, L_0x1f104c0;  1 drivers
v0x1eb0df0_0 .net "isSLT", 0 0, L_0x1f0fd50;  1 drivers
v0x1eb0eb0_0 .net "isSub", 0 0, L_0x1f0f9b0;  1 drivers
v0x1eb0f70_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb1010_0 .net "isXor", 0 0, L_0x1f0fb60;  1 drivers
v0x1eb10d0_0 .net "nandRes", 0 0, L_0x1f0e180;  1 drivers
v0x1eb1280_0 .net "norRes", 0 0, L_0x1f0e910;  1 drivers
v0x1eb1320_0 .net "orRes", 0 0, L_0x1efe170;  1 drivers
v0x1eb13c0_0 .net "s0", 0 0, L_0x1f0e780;  1 drivers
v0x1eb1460_0 .net "s0inv", 0 0, L_0x1f0f430;  1 drivers
v0x1eb1520_0 .net "s1", 0 0, L_0x1f0e820;  1 drivers
v0x1eb15e0_0 .net "s1inv", 0 0, L_0x1f0f590;  1 drivers
v0x1eb16a0_0 .net "s2", 0 0, L_0x1f10fa0;  1 drivers
v0x1eb1760_0 .net "s2inv", 0 0, L_0x1f0f650;  1 drivers
v0x1eb1820_0 .net "xorRes", 0 0, L_0x1f0e9d0;  1 drivers
S_0x1eaf8e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eaf5e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f0eb30/d .functor XOR 1, L_0x1f10bb0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f0eb30 .delay 1 (40000,40000,40000) L_0x1f0eb30/d;
L_0x1f0ebf0/d .functor XOR 1, L_0x1f10a50, L_0x1f0eb30, C4<0>, C4<0>;
L_0x1f0ebf0 .delay 1 (40000,40000,40000) L_0x1f0ebf0/d;
L_0x1f0ed50/d .functor XOR 1, L_0x1f0ebf0, L_0x1efe230, C4<0>, C4<0>;
L_0x1f0ed50 .delay 1 (40000,40000,40000) L_0x1f0ed50/d;
L_0x1f0ef50/d .functor AND 1, L_0x1f10a50, L_0x1f0eb30, C4<1>, C4<1>;
L_0x1f0ef50 .delay 1 (40000,40000,40000) L_0x1f0ef50/d;
L_0x1f0f1c0/d .functor AND 1, L_0x1f0ebf0, L_0x1efe230, C4<1>, C4<1>;
L_0x1f0f1c0 .delay 1 (40000,40000,40000) L_0x1f0f1c0/d;
L_0x1f0f230/d .functor OR 1, L_0x1f0ef50, L_0x1f0f1c0, C4<0>, C4<0>;
L_0x1f0f230 .delay 1 (40000,40000,40000) L_0x1f0f230/d;
v0x1eafb70_0 .net "AandB", 0 0, L_0x1f0ef50;  1 drivers
v0x1eafc50_0 .net "BxorSub", 0 0, L_0x1f0eb30;  1 drivers
v0x1eafd10_0 .net "a", 0 0, L_0x1f10a50;  alias, 1 drivers
v0x1eafde0_0 .net "b", 0 0, L_0x1f10bb0;  alias, 1 drivers
v0x1eafea0_0 .net "carryin", 0 0, L_0x1efe230;  alias, 1 drivers
v0x1eaffb0_0 .net "carryout", 0 0, L_0x1f0f230;  alias, 1 drivers
v0x1eb0070_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb0110_0 .net "res", 0 0, L_0x1f0ed50;  alias, 1 drivers
v0x1eb01d0_0 .net "xAorB", 0 0, L_0x1f0ebf0;  1 drivers
v0x1eb0320_0 .net "xAorBandCin", 0 0, L_0x1f0f1c0;  1 drivers
S_0x1eb1a00 .scope generate, "genblk1[12]" "genblk1[12]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eb1bc0 .param/l "i" 0 3 165, +C4<01100>;
S_0x1eb1c80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb1a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f10af0/d .functor AND 1, L_0x1f13470, L_0x1f135d0, C4<1>, C4<1>;
L_0x1f10af0 .delay 1 (40000,40000,40000) L_0x1f10af0/d;
L_0x1f10f10/d .functor NAND 1, L_0x1f13470, L_0x1f135d0, C4<1>, C4<1>;
L_0x1f10f10 .delay 1 (20000,20000,20000) L_0x1f10f10/d;
L_0x1f10e50/d .functor OR 1, L_0x1f13470, L_0x1f135d0, C4<0>, C4<0>;
L_0x1f10e50 .delay 1 (40000,40000,40000) L_0x1f10e50/d;
L_0x1f113b0/d .functor NOR 1, L_0x1f13470, L_0x1f135d0, C4<0>, C4<0>;
L_0x1f113b0 .delay 1 (20000,20000,20000) L_0x1f113b0/d;
L_0x1f11470/d .functor XOR 1, L_0x1f13470, L_0x1f135d0, C4<0>, C4<0>;
L_0x1f11470 .delay 1 (40000,40000,40000) L_0x1f11470/d;
L_0x1f11ed0/d .functor NOT 1, L_0x1f110d0, C4<0>, C4<0>, C4<0>;
L_0x1f11ed0 .delay 1 (10000,10000,10000) L_0x1f11ed0/d;
L_0x1f12030/d .functor NOT 1, L_0x1f11170, C4<0>, C4<0>, C4<0>;
L_0x1f12030 .delay 1 (10000,10000,10000) L_0x1f12030/d;
L_0x1f120f0/d .functor NOT 1, L_0x1f139f0, C4<0>, C4<0>, C4<0>;
L_0x1f120f0 .delay 1 (10000,10000,10000) L_0x1f120f0/d;
L_0x1f122a0/d .functor AND 1, L_0x1f117f0, L_0x1f11ed0, L_0x1f12030, L_0x1f120f0;
L_0x1f122a0 .delay 1 (80000,80000,80000) L_0x1f122a0/d;
L_0x1f12450/d .functor AND 1, L_0x1f117f0, L_0x1f110d0, L_0x1f12030, L_0x1f120f0;
L_0x1f12450 .delay 1 (80000,80000,80000) L_0x1f12450/d;
L_0x1f12600/d .functor AND 1, L_0x1f11470, L_0x1f11ed0, L_0x1f11170, L_0x1f120f0;
L_0x1f12600 .delay 1 (80000,80000,80000) L_0x1f12600/d;
L_0x1f127f0/d .functor AND 1, L_0x1f117f0, L_0x1f110d0, L_0x1f11170, L_0x1f120f0;
L_0x1f127f0 .delay 1 (80000,80000,80000) L_0x1f127f0/d;
L_0x1f12920/d .functor AND 1, L_0x1f10af0, L_0x1f11ed0, L_0x1f12030, L_0x1f139f0;
L_0x1f12920 .delay 1 (80000,80000,80000) L_0x1f12920/d;
L_0x1f12b80/d .functor AND 1, L_0x1f10f10, L_0x1f110d0, L_0x1f12030, L_0x1f139f0;
L_0x1f12b80 .delay 1 (80000,80000,80000) L_0x1f12b80/d;
L_0x1f128b0/d .functor AND 1, L_0x1f113b0, L_0x1f11ed0, L_0x1f11170, L_0x1f139f0;
L_0x1f128b0 .delay 1 (80000,80000,80000) L_0x1f128b0/d;
L_0x1f12ee0/d .functor AND 1, L_0x1f10e50, L_0x1f110d0, L_0x1f11170, L_0x1f139f0;
L_0x1f12ee0 .delay 1 (80000,80000,80000) L_0x1f12ee0/d;
L_0x1f13080/0/0 .functor OR 1, L_0x1f122a0, L_0x1f12450, L_0x1f12600, L_0x1f12920;
L_0x1f13080/0/4 .functor OR 1, L_0x1f12b80, L_0x1f128b0, L_0x1f12ee0, L_0x1f127f0;
L_0x1f13080/d .functor OR 1, L_0x1f13080/0/0, L_0x1f13080/0/4, C4<0>, C4<0>;
L_0x1f13080 .delay 1 (160000,160000,160000) L_0x1f13080/d;
v0x1eb2b80_0 .net "a", 0 0, L_0x1f13470;  1 drivers
v0x1eb2c40_0 .net "addSub", 0 0, L_0x1f117f0;  1 drivers
v0x1eb2d10_0 .net "andRes", 0 0, L_0x1f10af0;  1 drivers
v0x1eb2de0_0 .net "b", 0 0, L_0x1f135d0;  1 drivers
v0x1eb2eb0_0 .net "carryIn", 0 0, L_0x1f112e0;  1 drivers
v0x1eb2f50_0 .net "carryOut", 0 0, L_0x1f11cd0;  1 drivers
v0x1eb2ff0_0 .net "initialResult", 0 0, L_0x1f13080;  1 drivers
v0x1eb3090_0 .net "isAdd", 0 0, L_0x1f122a0;  1 drivers
v0x1eb3130_0 .net "isAnd", 0 0, L_0x1f12920;  1 drivers
v0x1eb3260_0 .net "isNand", 0 0, L_0x1f12b80;  1 drivers
v0x1eb3300_0 .net "isNor", 0 0, L_0x1f128b0;  1 drivers
v0x1eb33a0_0 .net "isOr", 0 0, L_0x1f12ee0;  1 drivers
v0x1eb3460_0 .net "isSLT", 0 0, L_0x1f127f0;  1 drivers
v0x1eb3520_0 .net "isSub", 0 0, L_0x1f12450;  1 drivers
v0x1eb35e0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb3680_0 .net "isXor", 0 0, L_0x1f12600;  1 drivers
v0x1eb3740_0 .net "nandRes", 0 0, L_0x1f10f10;  1 drivers
v0x1eb38f0_0 .net "norRes", 0 0, L_0x1f113b0;  1 drivers
v0x1eb3990_0 .net "orRes", 0 0, L_0x1f10e50;  1 drivers
v0x1eb3a30_0 .net "s0", 0 0, L_0x1f110d0;  1 drivers
v0x1eb3ad0_0 .net "s0inv", 0 0, L_0x1f11ed0;  1 drivers
v0x1eb3b90_0 .net "s1", 0 0, L_0x1f11170;  1 drivers
v0x1eb3c50_0 .net "s1inv", 0 0, L_0x1f12030;  1 drivers
v0x1eb3d10_0 .net "s2", 0 0, L_0x1f139f0;  1 drivers
v0x1eb3dd0_0 .net "s2inv", 0 0, L_0x1f120f0;  1 drivers
v0x1eb3e90_0 .net "xorRes", 0 0, L_0x1f11470;  1 drivers
S_0x1eb1f80 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb1c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f115d0/d .functor XOR 1, L_0x1f135d0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f115d0 .delay 1 (40000,40000,40000) L_0x1f115d0/d;
L_0x1f11690/d .functor XOR 1, L_0x1f13470, L_0x1f115d0, C4<0>, C4<0>;
L_0x1f11690 .delay 1 (40000,40000,40000) L_0x1f11690/d;
L_0x1f117f0/d .functor XOR 1, L_0x1f11690, L_0x1f112e0, C4<0>, C4<0>;
L_0x1f117f0 .delay 1 (40000,40000,40000) L_0x1f117f0/d;
L_0x1f119f0/d .functor AND 1, L_0x1f13470, L_0x1f115d0, C4<1>, C4<1>;
L_0x1f119f0 .delay 1 (40000,40000,40000) L_0x1f119f0/d;
L_0x1f11c60/d .functor AND 1, L_0x1f11690, L_0x1f112e0, C4<1>, C4<1>;
L_0x1f11c60 .delay 1 (40000,40000,40000) L_0x1f11c60/d;
L_0x1f11cd0/d .functor OR 1, L_0x1f119f0, L_0x1f11c60, C4<0>, C4<0>;
L_0x1f11cd0 .delay 1 (40000,40000,40000) L_0x1f11cd0/d;
v0x1eb2210_0 .net "AandB", 0 0, L_0x1f119f0;  1 drivers
v0x1eb22f0_0 .net "BxorSub", 0 0, L_0x1f115d0;  1 drivers
v0x1eb23b0_0 .net "a", 0 0, L_0x1f13470;  alias, 1 drivers
v0x1eb2480_0 .net "b", 0 0, L_0x1f135d0;  alias, 1 drivers
v0x1eb2540_0 .net "carryin", 0 0, L_0x1f112e0;  alias, 1 drivers
v0x1eb2650_0 .net "carryout", 0 0, L_0x1f11cd0;  alias, 1 drivers
v0x1eb2710_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb27b0_0 .net "res", 0 0, L_0x1f117f0;  alias, 1 drivers
v0x1eb2870_0 .net "xAorB", 0 0, L_0x1f11690;  1 drivers
v0x1eb29c0_0 .net "xAorBandCin", 0 0, L_0x1f11c60;  1 drivers
S_0x1eb4070 .scope generate, "genblk1[13]" "genblk1[13]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eb4230 .param/l "i" 0 3 165, +C4<01101>;
S_0x1eb42f0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb4070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f13510/d .functor AND 1, L_0x1f15e50, L_0x1f15fb0, C4<1>, C4<1>;
L_0x1f13510 .delay 1 (40000,40000,40000) L_0x1f13510/d;
L_0x1f13930/d .functor NAND 1, L_0x1f15e50, L_0x1f15fb0, C4<1>, C4<1>;
L_0x1f13930 .delay 1 (20000,20000,20000) L_0x1f13930/d;
L_0x1f137d0/d .functor OR 1, L_0x1f15e50, L_0x1f15fb0, C4<0>, C4<0>;
L_0x1f137d0 .delay 1 (40000,40000,40000) L_0x1f137d0/d;
L_0x1f13df0/d .functor NOR 1, L_0x1f15e50, L_0x1f15fb0, C4<0>, C4<0>;
L_0x1f13df0 .delay 1 (20000,20000,20000) L_0x1f13df0/d;
L_0x1f13eb0/d .functor XOR 1, L_0x1f15e50, L_0x1f15fb0, C4<0>, C4<0>;
L_0x1f13eb0 .delay 1 (40000,40000,40000) L_0x1f13eb0/d;
L_0x1f148f0/d .functor NOT 1, L_0x1f13b30, C4<0>, C4<0>, C4<0>;
L_0x1f148f0 .delay 1 (10000,10000,10000) L_0x1f148f0/d;
L_0x1f14a50/d .functor NOT 1, L_0x1f13bd0, C4<0>, C4<0>, C4<0>;
L_0x1f14a50 .delay 1 (10000,10000,10000) L_0x1f14a50/d;
L_0x1f14b10/d .functor NOT 1, L_0x1f13c70, C4<0>, C4<0>, C4<0>;
L_0x1f14b10 .delay 1 (10000,10000,10000) L_0x1f14b10/d;
L_0x1f14cc0/d .functor AND 1, L_0x1f14230, L_0x1f148f0, L_0x1f14a50, L_0x1f14b10;
L_0x1f14cc0 .delay 1 (80000,80000,80000) L_0x1f14cc0/d;
L_0x1f14e70/d .functor AND 1, L_0x1f14230, L_0x1f13b30, L_0x1f14a50, L_0x1f14b10;
L_0x1f14e70 .delay 1 (80000,80000,80000) L_0x1f14e70/d;
L_0x1f15030/d .functor AND 1, L_0x1f13eb0, L_0x1f148f0, L_0x1f13bd0, L_0x1f14b10;
L_0x1f15030 .delay 1 (80000,80000,80000) L_0x1f15030/d;
L_0x1f15180/d .functor AND 1, L_0x1f14230, L_0x1f13b30, L_0x1f13bd0, L_0x1f14b10;
L_0x1f15180 .delay 1 (80000,80000,80000) L_0x1f15180/d;
L_0x1f15350/d .functor AND 1, L_0x1f13510, L_0x1f148f0, L_0x1f14a50, L_0x1f13c70;
L_0x1f15350 .delay 1 (80000,80000,80000) L_0x1f15350/d;
L_0x1f15530/d .functor AND 1, L_0x1f13930, L_0x1f13b30, L_0x1f14a50, L_0x1f13c70;
L_0x1f15530 .delay 1 (80000,80000,80000) L_0x1f15530/d;
L_0x1f152e0/d .functor AND 1, L_0x1f13df0, L_0x1f148f0, L_0x1f13bd0, L_0x1f13c70;
L_0x1f152e0 .delay 1 (80000,80000,80000) L_0x1f152e0/d;
L_0x1f158c0/d .functor AND 1, L_0x1f137d0, L_0x1f13b30, L_0x1f13bd0, L_0x1f13c70;
L_0x1f158c0 .delay 1 (80000,80000,80000) L_0x1f158c0/d;
L_0x1f15a60/0/0 .functor OR 1, L_0x1f14cc0, L_0x1f14e70, L_0x1f15030, L_0x1f15350;
L_0x1f15a60/0/4 .functor OR 1, L_0x1f15530, L_0x1f152e0, L_0x1f158c0, L_0x1f15180;
L_0x1f15a60/d .functor OR 1, L_0x1f15a60/0/0, L_0x1f15a60/0/4, C4<0>, C4<0>;
L_0x1f15a60 .delay 1 (160000,160000,160000) L_0x1f15a60/d;
v0x1eb5230_0 .net "a", 0 0, L_0x1f15e50;  1 drivers
v0x1eb52f0_0 .net "addSub", 0 0, L_0x1f14230;  1 drivers
v0x1eb53c0_0 .net "andRes", 0 0, L_0x1f13510;  1 drivers
v0x1eb5490_0 .net "b", 0 0, L_0x1f15fb0;  1 drivers
v0x1eb5560_0 .net "carryIn", 0 0, L_0x1f13a90;  1 drivers
v0x1eb5600_0 .net "carryOut", 0 0, L_0x1f146f0;  1 drivers
v0x1eb56d0_0 .net "initialResult", 0 0, L_0x1f15a60;  1 drivers
v0x1eb5770_0 .net "isAdd", 0 0, L_0x1f14cc0;  1 drivers
v0x1eb5810_0 .net "isAnd", 0 0, L_0x1f15350;  1 drivers
v0x1eb5940_0 .net "isNand", 0 0, L_0x1f15530;  1 drivers
v0x1eb59e0_0 .net "isNor", 0 0, L_0x1f152e0;  1 drivers
v0x1eb5a80_0 .net "isOr", 0 0, L_0x1f158c0;  1 drivers
v0x1eb5b40_0 .net "isSLT", 0 0, L_0x1f15180;  1 drivers
v0x1eb5c00_0 .net "isSub", 0 0, L_0x1f14e70;  1 drivers
v0x1eb5cc0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb5d60_0 .net "isXor", 0 0, L_0x1f15030;  1 drivers
v0x1eb5e20_0 .net "nandRes", 0 0, L_0x1f13930;  1 drivers
v0x1eb5fd0_0 .net "norRes", 0 0, L_0x1f13df0;  1 drivers
v0x1eb6070_0 .net "orRes", 0 0, L_0x1f137d0;  1 drivers
v0x1eb6110_0 .net "s0", 0 0, L_0x1f13b30;  1 drivers
v0x1eb61b0_0 .net "s0inv", 0 0, L_0x1f148f0;  1 drivers
v0x1eb6270_0 .net "s1", 0 0, L_0x1f13bd0;  1 drivers
v0x1eb6330_0 .net "s1inv", 0 0, L_0x1f14a50;  1 drivers
v0x1eb63f0_0 .net "s2", 0 0, L_0x1f13c70;  1 drivers
v0x1eb64b0_0 .net "s2inv", 0 0, L_0x1f14b10;  1 drivers
v0x1eb6570_0 .net "xorRes", 0 0, L_0x1f13eb0;  1 drivers
S_0x1eb45f0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb42f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f14010/d .functor XOR 1, L_0x1f15fb0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f14010 .delay 1 (40000,40000,40000) L_0x1f14010/d;
L_0x1f140d0/d .functor XOR 1, L_0x1f15e50, L_0x1f14010, C4<0>, C4<0>;
L_0x1f140d0 .delay 1 (40000,40000,40000) L_0x1f140d0/d;
L_0x1f14230/d .functor XOR 1, L_0x1f140d0, L_0x1f13a90, C4<0>, C4<0>;
L_0x1f14230 .delay 1 (40000,40000,40000) L_0x1f14230/d;
L_0x1f14430/d .functor AND 1, L_0x1f15e50, L_0x1f14010, C4<1>, C4<1>;
L_0x1f14430 .delay 1 (40000,40000,40000) L_0x1f14430/d;
L_0x1f13840/d .functor AND 1, L_0x1f140d0, L_0x1f13a90, C4<1>, C4<1>;
L_0x1f13840 .delay 1 (40000,40000,40000) L_0x1f13840/d;
L_0x1f146f0/d .functor OR 1, L_0x1f14430, L_0x1f13840, C4<0>, C4<0>;
L_0x1f146f0 .delay 1 (40000,40000,40000) L_0x1f146f0/d;
v0x1eb48c0_0 .net "AandB", 0 0, L_0x1f14430;  1 drivers
v0x1eb49a0_0 .net "BxorSub", 0 0, L_0x1f14010;  1 drivers
v0x1eb4a60_0 .net "a", 0 0, L_0x1f15e50;  alias, 1 drivers
v0x1eb4b30_0 .net "b", 0 0, L_0x1f15fb0;  alias, 1 drivers
v0x1eb4bf0_0 .net "carryin", 0 0, L_0x1f13a90;  alias, 1 drivers
v0x1eb4d00_0 .net "carryout", 0 0, L_0x1f146f0;  alias, 1 drivers
v0x1eb4dc0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb4e60_0 .net "res", 0 0, L_0x1f14230;  alias, 1 drivers
v0x1eb4f20_0 .net "xAorB", 0 0, L_0x1f140d0;  1 drivers
v0x1eb5070_0 .net "xAorBandCin", 0 0, L_0x1f13840;  1 drivers
S_0x1eb6750 .scope generate, "genblk1[14]" "genblk1[14]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eb6910 .param/l "i" 0 3 165, +C4<01110>;
S_0x1eb69d0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb6750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f15ef0/d .functor AND 1, L_0x1f18840, L_0x1f03240, C4<1>, C4<1>;
L_0x1f15ef0 .delay 1 (40000,40000,40000) L_0x1f15ef0/d;
L_0x1f164b0/d .functor NAND 1, L_0x1f18840, L_0x1f03240, C4<1>, C4<1>;
L_0x1f164b0 .delay 1 (20000,20000,20000) L_0x1f164b0/d;
L_0x1f15720/d .functor OR 1, L_0x1f18840, L_0x1f03240, C4<0>, C4<0>;
L_0x1f15720 .delay 1 (40000,40000,40000) L_0x1f15720/d;
L_0x1f16730/d .functor NOR 1, L_0x1f18840, L_0x1f03240, C4<0>, C4<0>;
L_0x1f16730 .delay 1 (20000,20000,20000) L_0x1f16730/d;
L_0x1f167f0/d .functor XOR 1, L_0x1f18840, L_0x1f03240, C4<0>, C4<0>;
L_0x1f167f0 .delay 1 (40000,40000,40000) L_0x1f167f0/d;
L_0x1f17200/d .functor NOT 1, L_0x1f16160, C4<0>, C4<0>, C4<0>;
L_0x1f17200 .delay 1 (10000,10000,10000) L_0x1f17200/d;
L_0x1f17360/d .functor NOT 1, L_0x1f16200, C4<0>, C4<0>, C4<0>;
L_0x1f17360 .delay 1 (10000,10000,10000) L_0x1f17360/d;
L_0x1f17420/d .functor NOT 1, L_0x1f162a0, C4<0>, C4<0>, C4<0>;
L_0x1f17420 .delay 1 (10000,10000,10000) L_0x1f17420/d;
L_0x1f175d0/d .functor AND 1, L_0x1f16b20, L_0x1f17200, L_0x1f17360, L_0x1f17420;
L_0x1f175d0 .delay 1 (80000,80000,80000) L_0x1f175d0/d;
L_0x1f17780/d .functor AND 1, L_0x1f16b20, L_0x1f16160, L_0x1f17360, L_0x1f17420;
L_0x1f17780 .delay 1 (80000,80000,80000) L_0x1f17780/d;
L_0x1f17990/d .functor AND 1, L_0x1f167f0, L_0x1f17200, L_0x1f16200, L_0x1f17420;
L_0x1f17990 .delay 1 (80000,80000,80000) L_0x1f17990/d;
L_0x1f17b70/d .functor AND 1, L_0x1f16b20, L_0x1f16160, L_0x1f16200, L_0x1f17420;
L_0x1f17b70 .delay 1 (80000,80000,80000) L_0x1f17b70/d;
L_0x1f17d40/d .functor AND 1, L_0x1f15ef0, L_0x1f17200, L_0x1f17360, L_0x1f162a0;
L_0x1f17d40 .delay 1 (80000,80000,80000) L_0x1f17d40/d;
L_0x1f17f20/d .functor AND 1, L_0x1f164b0, L_0x1f16160, L_0x1f17360, L_0x1f162a0;
L_0x1f17f20 .delay 1 (80000,80000,80000) L_0x1f17f20/d;
L_0x1f17cd0/d .functor AND 1, L_0x1f16730, L_0x1f17200, L_0x1f16200, L_0x1f162a0;
L_0x1f17cd0 .delay 1 (80000,80000,80000) L_0x1f17cd0/d;
L_0x1f182b0/d .functor AND 1, L_0x1f15720, L_0x1f16160, L_0x1f16200, L_0x1f162a0;
L_0x1f182b0 .delay 1 (80000,80000,80000) L_0x1f182b0/d;
L_0x1f18450/0/0 .functor OR 1, L_0x1f175d0, L_0x1f17780, L_0x1f17990, L_0x1f17d40;
L_0x1f18450/0/4 .functor OR 1, L_0x1f17f20, L_0x1f17cd0, L_0x1f182b0, L_0x1f17b70;
L_0x1f18450/d .functor OR 1, L_0x1f18450/0/0, L_0x1f18450/0/4, C4<0>, C4<0>;
L_0x1f18450 .delay 1 (160000,160000,160000) L_0x1f18450/d;
v0x1eb78d0_0 .net "a", 0 0, L_0x1f18840;  1 drivers
v0x1eb7990_0 .net "addSub", 0 0, L_0x1f16b20;  1 drivers
v0x1eb7a60_0 .net "andRes", 0 0, L_0x1f15ef0;  1 drivers
v0x1eb7b30_0 .net "b", 0 0, L_0x1f03240;  1 drivers
v0x1eb7c00_0 .net "carryIn", 0 0, L_0x1f03500;  1 drivers
v0x1eb7ca0_0 .net "carryOut", 0 0, L_0x1f17000;  1 drivers
v0x1eb7d70_0 .net "initialResult", 0 0, L_0x1f18450;  1 drivers
v0x1eb7e10_0 .net "isAdd", 0 0, L_0x1f175d0;  1 drivers
v0x1eb7eb0_0 .net "isAnd", 0 0, L_0x1f17d40;  1 drivers
v0x1eb7fe0_0 .net "isNand", 0 0, L_0x1f17f20;  1 drivers
v0x1eb8080_0 .net "isNor", 0 0, L_0x1f17cd0;  1 drivers
v0x1eb8120_0 .net "isOr", 0 0, L_0x1f182b0;  1 drivers
v0x1eb81e0_0 .net "isSLT", 0 0, L_0x1f17b70;  1 drivers
v0x1eb82a0_0 .net "isSub", 0 0, L_0x1f17780;  1 drivers
v0x1eb8360_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb8400_0 .net "isXor", 0 0, L_0x1f17990;  1 drivers
v0x1eb84c0_0 .net "nandRes", 0 0, L_0x1f164b0;  1 drivers
v0x1eb8670_0 .net "norRes", 0 0, L_0x1f16730;  1 drivers
v0x1eb8710_0 .net "orRes", 0 0, L_0x1f15720;  1 drivers
v0x1eb87b0_0 .net "s0", 0 0, L_0x1f16160;  1 drivers
v0x1eb8850_0 .net "s0inv", 0 0, L_0x1f17200;  1 drivers
v0x1eb8910_0 .net "s1", 0 0, L_0x1f16200;  1 drivers
v0x1eb89d0_0 .net "s1inv", 0 0, L_0x1f17360;  1 drivers
v0x1eb8a90_0 .net "s2", 0 0, L_0x1f162a0;  1 drivers
v0x1eb8b50_0 .net "s2inv", 0 0, L_0x1f17420;  1 drivers
v0x1eb8c10_0 .net "xorRes", 0 0, L_0x1f167f0;  1 drivers
S_0x1eb6cd0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb69d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f16950/d .functor XOR 1, L_0x1f03240, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f16950 .delay 1 (40000,40000,40000) L_0x1f16950/d;
L_0x1f169c0/d .functor XOR 1, L_0x1f18840, L_0x1f16950, C4<0>, C4<0>;
L_0x1f169c0 .delay 1 (40000,40000,40000) L_0x1f169c0/d;
L_0x1f16b20/d .functor XOR 1, L_0x1f169c0, L_0x1f03500, C4<0>, C4<0>;
L_0x1f16b20 .delay 1 (40000,40000,40000) L_0x1f16b20/d;
L_0x1f16d20/d .functor AND 1, L_0x1f18840, L_0x1f16950, C4<1>, C4<1>;
L_0x1f16d20 .delay 1 (40000,40000,40000) L_0x1f16d20/d;
L_0x1f16f90/d .functor AND 1, L_0x1f169c0, L_0x1f03500, C4<1>, C4<1>;
L_0x1f16f90 .delay 1 (40000,40000,40000) L_0x1f16f90/d;
L_0x1f17000/d .functor OR 1, L_0x1f16d20, L_0x1f16f90, C4<0>, C4<0>;
L_0x1f17000 .delay 1 (40000,40000,40000) L_0x1f17000/d;
v0x1eb6f60_0 .net "AandB", 0 0, L_0x1f16d20;  1 drivers
v0x1eb7040_0 .net "BxorSub", 0 0, L_0x1f16950;  1 drivers
v0x1eb7100_0 .net "a", 0 0, L_0x1f18840;  alias, 1 drivers
v0x1eb71d0_0 .net "b", 0 0, L_0x1f03240;  alias, 1 drivers
v0x1eb7290_0 .net "carryin", 0 0, L_0x1f03500;  alias, 1 drivers
v0x1eb73a0_0 .net "carryout", 0 0, L_0x1f17000;  alias, 1 drivers
v0x1eb7460_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb7500_0 .net "res", 0 0, L_0x1f16b20;  alias, 1 drivers
v0x1eb75c0_0 .net "xAorB", 0 0, L_0x1f169c0;  1 drivers
v0x1eb7710_0 .net "xAorBandCin", 0 0, L_0x1f16f90;  1 drivers
S_0x1eb8df0 .scope generate, "genblk1[15]" "genblk1[15]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eb8fb0 .param/l "i" 0 3 165, +C4<01111>;
S_0x1eb9070 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1eb8df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f188e0/d .functor AND 1, L_0x1f1b470, L_0x1f1b5d0, C4<1>, C4<1>;
L_0x1f188e0 .delay 1 (40000,40000,40000) L_0x1f188e0/d;
L_0x1f035a0/d .functor NAND 1, L_0x1f1b470, L_0x1f1b5d0, C4<1>, C4<1>;
L_0x1f035a0 .delay 1 (20000,20000,20000) L_0x1f035a0/d;
L_0x1f191b0/d .functor OR 1, L_0x1f1b470, L_0x1f1b5d0, C4<0>, C4<0>;
L_0x1f191b0 .delay 1 (40000,40000,40000) L_0x1f191b0/d;
L_0x1f193a0/d .functor NOR 1, L_0x1f1b470, L_0x1f1b5d0, C4<0>, C4<0>;
L_0x1f193a0 .delay 1 (20000,20000,20000) L_0x1f193a0/d;
L_0x1f19460/d .functor XOR 1, L_0x1f1b470, L_0x1f1b5d0, C4<0>, C4<0>;
L_0x1f19460 .delay 1 (40000,40000,40000) L_0x1f19460/d;
L_0x1f19ea0/d .functor NOT 1, L_0x1f06180, C4<0>, C4<0>, C4<0>;
L_0x1f19ea0 .delay 1 (10000,10000,10000) L_0x1f19ea0/d;
L_0x1eba610/d .functor NOT 1, L_0x1f1ba80, C4<0>, C4<0>, C4<0>;
L_0x1eba610 .delay 1 (10000,10000,10000) L_0x1eba610/d;
L_0x1f1a050/d .functor NOT 1, L_0x1f1bb20, C4<0>, C4<0>, C4<0>;
L_0x1f1a050 .delay 1 (10000,10000,10000) L_0x1f1a050/d;
L_0x1f1a200/d .functor AND 1, L_0x1f197e0, L_0x1f19ea0, L_0x1eba610, L_0x1f1a050;
L_0x1f1a200 .delay 1 (80000,80000,80000) L_0x1f1a200/d;
L_0x1f1a3b0/d .functor AND 1, L_0x1f197e0, L_0x1f06180, L_0x1eba610, L_0x1f1a050;
L_0x1f1a3b0 .delay 1 (80000,80000,80000) L_0x1f1a3b0/d;
L_0x1f1a5c0/d .functor AND 1, L_0x1f19460, L_0x1f19ea0, L_0x1f1ba80, L_0x1f1a050;
L_0x1f1a5c0 .delay 1 (80000,80000,80000) L_0x1f1a5c0/d;
L_0x1f1a7a0/d .functor AND 1, L_0x1f197e0, L_0x1f06180, L_0x1f1ba80, L_0x1f1a050;
L_0x1f1a7a0 .delay 1 (80000,80000,80000) L_0x1f1a7a0/d;
L_0x1f1a970/d .functor AND 1, L_0x1f188e0, L_0x1f19ea0, L_0x1eba610, L_0x1f1bb20;
L_0x1f1a970 .delay 1 (80000,80000,80000) L_0x1f1a970/d;
L_0x1f1ab50/d .functor AND 1, L_0x1f035a0, L_0x1f06180, L_0x1eba610, L_0x1f1bb20;
L_0x1f1ab50 .delay 1 (80000,80000,80000) L_0x1f1ab50/d;
L_0x1f1a900/d .functor AND 1, L_0x1f193a0, L_0x1f19ea0, L_0x1f1ba80, L_0x1f1bb20;
L_0x1f1a900 .delay 1 (80000,80000,80000) L_0x1f1a900/d;
L_0x1f1aee0/d .functor AND 1, L_0x1f191b0, L_0x1f06180, L_0x1f1ba80, L_0x1f1bb20;
L_0x1f1aee0 .delay 1 (80000,80000,80000) L_0x1f1aee0/d;
L_0x1f1b080/0/0 .functor OR 1, L_0x1f1a200, L_0x1f1a3b0, L_0x1f1a5c0, L_0x1f1a970;
L_0x1f1b080/0/4 .functor OR 1, L_0x1f1ab50, L_0x1f1a900, L_0x1f1aee0, L_0x1f1a7a0;
L_0x1f1b080/d .functor OR 1, L_0x1f1b080/0/0, L_0x1f1b080/0/4, C4<0>, C4<0>;
L_0x1f1b080 .delay 1 (160000,160000,160000) L_0x1f1b080/d;
v0x1eb9f70_0 .net "a", 0 0, L_0x1f1b470;  1 drivers
v0x1eba030_0 .net "addSub", 0 0, L_0x1f197e0;  1 drivers
v0x1eba100_0 .net "andRes", 0 0, L_0x1f188e0;  1 drivers
v0x1eba1d0_0 .net "b", 0 0, L_0x1f1b5d0;  1 drivers
v0x1eba2a0_0 .net "carryIn", 0 0, L_0x1f18ed0;  1 drivers
v0x1eba340_0 .net "carryOut", 0 0, L_0x1f19ca0;  1 drivers
v0x1eba410_0 .net "initialResult", 0 0, L_0x1f1b080;  1 drivers
v0x1eba4b0_0 .net "isAdd", 0 0, L_0x1f1a200;  1 drivers
v0x1eba550_0 .net "isAnd", 0 0, L_0x1f1a970;  1 drivers
v0x1eba680_0 .net "isNand", 0 0, L_0x1f1ab50;  1 drivers
v0x1eba720_0 .net "isNor", 0 0, L_0x1f1a900;  1 drivers
v0x1eba7c0_0 .net "isOr", 0 0, L_0x1f1aee0;  1 drivers
v0x1eba880_0 .net "isSLT", 0 0, L_0x1f1a7a0;  1 drivers
v0x1eba940_0 .net "isSub", 0 0, L_0x1f1a3b0;  1 drivers
v0x1ebaa00_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ebaaa0_0 .net "isXor", 0 0, L_0x1f1a5c0;  1 drivers
v0x1ebab60_0 .net "nandRes", 0 0, L_0x1f035a0;  1 drivers
v0x1ebad10_0 .net "norRes", 0 0, L_0x1f193a0;  1 drivers
v0x1ebadb0_0 .net "orRes", 0 0, L_0x1f191b0;  1 drivers
v0x1ebae50_0 .net "s0", 0 0, L_0x1f06180;  1 drivers
v0x1ebaef0_0 .net "s0inv", 0 0, L_0x1f19ea0;  1 drivers
v0x1ebafb0_0 .net "s1", 0 0, L_0x1f1ba80;  1 drivers
v0x1ebb070_0 .net "s1inv", 0 0, L_0x1eba610;  1 drivers
v0x1ebb130_0 .net "s2", 0 0, L_0x1f1bb20;  1 drivers
v0x1ebb1f0_0 .net "s2inv", 0 0, L_0x1f1a050;  1 drivers
v0x1ebb2b0_0 .net "xorRes", 0 0, L_0x1f19460;  1 drivers
S_0x1eb9370 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eb9070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f195c0/d .functor XOR 1, L_0x1f1b5d0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f195c0 .delay 1 (40000,40000,40000) L_0x1f195c0/d;
L_0x1f19680/d .functor XOR 1, L_0x1f1b470, L_0x1f195c0, C4<0>, C4<0>;
L_0x1f19680 .delay 1 (40000,40000,40000) L_0x1f19680/d;
L_0x1f197e0/d .functor XOR 1, L_0x1f19680, L_0x1f18ed0, C4<0>, C4<0>;
L_0x1f197e0 .delay 1 (40000,40000,40000) L_0x1f197e0/d;
L_0x1f199e0/d .functor AND 1, L_0x1f1b470, L_0x1f195c0, C4<1>, C4<1>;
L_0x1f199e0 .delay 1 (40000,40000,40000) L_0x1f199e0/d;
L_0x1f19220/d .functor AND 1, L_0x1f19680, L_0x1f18ed0, C4<1>, C4<1>;
L_0x1f19220 .delay 1 (40000,40000,40000) L_0x1f19220/d;
L_0x1f19ca0/d .functor OR 1, L_0x1f199e0, L_0x1f19220, C4<0>, C4<0>;
L_0x1f19ca0 .delay 1 (40000,40000,40000) L_0x1f19ca0/d;
v0x1eb9600_0 .net "AandB", 0 0, L_0x1f199e0;  1 drivers
v0x1eb96e0_0 .net "BxorSub", 0 0, L_0x1f195c0;  1 drivers
v0x1eb97a0_0 .net "a", 0 0, L_0x1f1b470;  alias, 1 drivers
v0x1eb9870_0 .net "b", 0 0, L_0x1f1b5d0;  alias, 1 drivers
v0x1eb9930_0 .net "carryin", 0 0, L_0x1f18ed0;  alias, 1 drivers
v0x1eb9a40_0 .net "carryout", 0 0, L_0x1f19ca0;  alias, 1 drivers
v0x1eb9b00_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eb9ba0_0 .net "res", 0 0, L_0x1f197e0;  alias, 1 drivers
v0x1eb9c60_0 .net "xAorB", 0 0, L_0x1f19680;  1 drivers
v0x1eb9db0_0 .net "xAorBandCin", 0 0, L_0x1f19220;  1 drivers
S_0x1ebb490 .scope generate, "genblk1[16]" "genblk1[16]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ea7ff0 .param/l "i" 0 3 165, +C4<010000>;
S_0x1ebb7b0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ebb490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f1b510/d .functor AND 1, L_0x1f1dfe0, L_0x1f1e140, C4<1>, C4<1>;
L_0x1f1b510 .delay 1 (40000,40000,40000) L_0x1f1b510/d;
L_0x1f1b7d0/d .functor NAND 1, L_0x1f1dfe0, L_0x1f1e140, C4<1>, C4<1>;
L_0x1f1b7d0 .delay 1 (20000,20000,20000) L_0x1f1b7d0/d;
L_0x1f1b930/d .functor OR 1, L_0x1f1dfe0, L_0x1f1e140, C4<0>, C4<0>;
L_0x1f1b930 .delay 1 (40000,40000,40000) L_0x1f1b930/d;
L_0x1f1ad40/d .functor NOR 1, L_0x1f1dfe0, L_0x1f1e140, C4<0>, C4<0>;
L_0x1f1ad40 .delay 1 (20000,20000,20000) L_0x1f1ad40/d;
L_0x1f1bf60/d .functor XOR 1, L_0x1f1dfe0, L_0x1f1e140, C4<0>, C4<0>;
L_0x1f1bf60 .delay 1 (40000,40000,40000) L_0x1f1bf60/d;
L_0x1f1ca10/d .functor NOT 1, L_0x1f1e420, C4<0>, C4<0>, C4<0>;
L_0x1f1ca10 .delay 1 (10000,10000,10000) L_0x1f1ca10/d;
L_0x1ebcf40/d .functor NOT 1, L_0x1f1bbc0, C4<0>, C4<0>, C4<0>;
L_0x1ebcf40 .delay 1 (10000,10000,10000) L_0x1ebcf40/d;
L_0x1f1cbc0/d .functor NOT 1, L_0x1f1bc60, C4<0>, C4<0>, C4<0>;
L_0x1f1cbc0 .delay 1 (10000,10000,10000) L_0x1f1cbc0/d;
L_0x1f1cd70/d .functor AND 1, L_0x1f1c330, L_0x1f1ca10, L_0x1ebcf40, L_0x1f1cbc0;
L_0x1f1cd70 .delay 1 (80000,80000,80000) L_0x1f1cd70/d;
L_0x1f1cf20/d .functor AND 1, L_0x1f1c330, L_0x1f1e420, L_0x1ebcf40, L_0x1f1cbc0;
L_0x1f1cf20 .delay 1 (80000,80000,80000) L_0x1f1cf20/d;
L_0x1f1d130/d .functor AND 1, L_0x1f1bf60, L_0x1f1ca10, L_0x1f1bbc0, L_0x1f1cbc0;
L_0x1f1d130 .delay 1 (80000,80000,80000) L_0x1f1d130/d;
L_0x1f1d310/d .functor AND 1, L_0x1f1c330, L_0x1f1e420, L_0x1f1bbc0, L_0x1f1cbc0;
L_0x1f1d310 .delay 1 (80000,80000,80000) L_0x1f1d310/d;
L_0x1f1d4e0/d .functor AND 1, L_0x1f1b510, L_0x1f1ca10, L_0x1ebcf40, L_0x1f1bc60;
L_0x1f1d4e0 .delay 1 (80000,80000,80000) L_0x1f1d4e0/d;
L_0x1f1d6c0/d .functor AND 1, L_0x1f1b7d0, L_0x1f1e420, L_0x1ebcf40, L_0x1f1bc60;
L_0x1f1d6c0 .delay 1 (80000,80000,80000) L_0x1f1d6c0/d;
L_0x1f1d470/d .functor AND 1, L_0x1f1ad40, L_0x1f1ca10, L_0x1f1bbc0, L_0x1f1bc60;
L_0x1f1d470 .delay 1 (80000,80000,80000) L_0x1f1d470/d;
L_0x1f1da50/d .functor AND 1, L_0x1f1b930, L_0x1f1e420, L_0x1f1bbc0, L_0x1f1bc60;
L_0x1f1da50 .delay 1 (80000,80000,80000) L_0x1f1da50/d;
L_0x1f1dbf0/0/0 .functor OR 1, L_0x1f1cd70, L_0x1f1cf20, L_0x1f1d130, L_0x1f1d4e0;
L_0x1f1dbf0/0/4 .functor OR 1, L_0x1f1d6c0, L_0x1f1d470, L_0x1f1da50, L_0x1f1d310;
L_0x1f1dbf0/d .functor OR 1, L_0x1f1dbf0/0/0, L_0x1f1dbf0/0/4, C4<0>, C4<0>;
L_0x1f1dbf0 .delay 1 (160000,160000,160000) L_0x1f1dbf0/d;
v0x1ebc870_0 .net "a", 0 0, L_0x1f1dfe0;  1 drivers
v0x1ebc960_0 .net "addSub", 0 0, L_0x1f1c330;  1 drivers
v0x1ebca30_0 .net "andRes", 0 0, L_0x1f1b510;  1 drivers
v0x1ebcb00_0 .net "b", 0 0, L_0x1f1e140;  1 drivers
v0x1ebcbd0_0 .net "carryIn", 0 0, L_0x1f1e2f0;  1 drivers
v0x1ebcc70_0 .net "carryOut", 0 0, L_0x1f1c810;  1 drivers
v0x1ebcd40_0 .net "initialResult", 0 0, L_0x1f1dbf0;  1 drivers
v0x1ebcde0_0 .net "isAdd", 0 0, L_0x1f1cd70;  1 drivers
v0x1ebce80_0 .net "isAnd", 0 0, L_0x1f1d4e0;  1 drivers
v0x1ebcfb0_0 .net "isNand", 0 0, L_0x1f1d6c0;  1 drivers
v0x1ebd050_0 .net "isNor", 0 0, L_0x1f1d470;  1 drivers
v0x1ebd0f0_0 .net "isOr", 0 0, L_0x1f1da50;  1 drivers
v0x1ebd1b0_0 .net "isSLT", 0 0, L_0x1f1d310;  1 drivers
v0x1ebd270_0 .net "isSub", 0 0, L_0x1f1cf20;  1 drivers
v0x1ebd330_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ebd3d0_0 .net "isXor", 0 0, L_0x1f1d130;  1 drivers
v0x1ebd490_0 .net "nandRes", 0 0, L_0x1f1b7d0;  1 drivers
v0x1ebd640_0 .net "norRes", 0 0, L_0x1f1ad40;  1 drivers
v0x1ebd6e0_0 .net "orRes", 0 0, L_0x1f1b930;  1 drivers
v0x1ebd780_0 .net "s0", 0 0, L_0x1f1e420;  1 drivers
v0x1ebd820_0 .net "s0inv", 0 0, L_0x1f1ca10;  1 drivers
v0x1ebd8e0_0 .net "s1", 0 0, L_0x1f1bbc0;  1 drivers
v0x1ebd9a0_0 .net "s1inv", 0 0, L_0x1ebcf40;  1 drivers
v0x1ebda60_0 .net "s2", 0 0, L_0x1f1bc60;  1 drivers
v0x1ebdb20_0 .net "s2inv", 0 0, L_0x1f1cbc0;  1 drivers
v0x1ebdbe0_0 .net "xorRes", 0 0, L_0x1f1bf60;  1 drivers
S_0x1ebbab0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ebb7b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f1c0c0/d .functor XOR 1, L_0x1f1e140, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f1c0c0 .delay 1 (40000,40000,40000) L_0x1f1c0c0/d;
L_0x1f1c180/d .functor XOR 1, L_0x1f1dfe0, L_0x1f1c0c0, C4<0>, C4<0>;
L_0x1f1c180 .delay 1 (40000,40000,40000) L_0x1f1c180/d;
L_0x1f1c330/d .functor XOR 1, L_0x1f1c180, L_0x1f1e2f0, C4<0>, C4<0>;
L_0x1f1c330 .delay 1 (40000,40000,40000) L_0x1f1c330/d;
L_0x1f1c530/d .functor AND 1, L_0x1f1dfe0, L_0x1f1c0c0, C4<1>, C4<1>;
L_0x1f1c530 .delay 1 (40000,40000,40000) L_0x1f1c530/d;
L_0x1f1c7a0/d .functor AND 1, L_0x1f1c180, L_0x1f1e2f0, C4<1>, C4<1>;
L_0x1f1c7a0 .delay 1 (40000,40000,40000) L_0x1f1c7a0/d;
L_0x1f1c810/d .functor OR 1, L_0x1f1c530, L_0x1f1c7a0, C4<0>, C4<0>;
L_0x1f1c810 .delay 1 (40000,40000,40000) L_0x1f1c810/d;
v0x1ebbd20_0 .net "AandB", 0 0, L_0x1f1c530;  1 drivers
v0x1ebbe00_0 .net "BxorSub", 0 0, L_0x1f1c0c0;  1 drivers
v0x1ebbec0_0 .net "a", 0 0, L_0x1f1dfe0;  alias, 1 drivers
v0x1ebbf90_0 .net "b", 0 0, L_0x1f1e140;  alias, 1 drivers
v0x1ebc050_0 .net "carryin", 0 0, L_0x1f1e2f0;  alias, 1 drivers
v0x1ebc160_0 .net "carryout", 0 0, L_0x1f1c810;  alias, 1 drivers
v0x1ebc220_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ea8c20_0 .net "res", 0 0, L_0x1f1c330;  alias, 1 drivers
v0x1ea8ce0_0 .net "xAorB", 0 0, L_0x1f1c180;  1 drivers
v0x1ebc6d0_0 .net "xAorBandCin", 0 0, L_0x1f1c7a0;  1 drivers
S_0x1ebddc0 .scope generate, "genblk1[17]" "genblk1[17]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ebdf80 .param/l "i" 0 3 165, +C4<010001>;
S_0x1ebe040 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ebddc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f1e080/d .functor AND 1, L_0x1f20a20, L_0x1f20b80, C4<1>, C4<1>;
L_0x1f1e080 .delay 1 (40000,40000,40000) L_0x1f1e080/d;
L_0x1f1bda0/d .functor NAND 1, L_0x1f20a20, L_0x1f20b80, C4<1>, C4<1>;
L_0x1f1bda0 .delay 1 (20000,20000,20000) L_0x1f1bda0/d;
L_0x1f1d8b0/d .functor OR 1, L_0x1f20a20, L_0x1f20b80, C4<0>, C4<0>;
L_0x1f1d8b0 .delay 1 (40000,40000,40000) L_0x1f1d8b0/d;
L_0x1f1e8e0/d .functor NOR 1, L_0x1f20a20, L_0x1f20b80, C4<0>, C4<0>;
L_0x1f1e8e0 .delay 1 (20000,20000,20000) L_0x1f1e8e0/d;
L_0x1f1e9a0/d .functor XOR 1, L_0x1f20a20, L_0x1f20b80, C4<0>, C4<0>;
L_0x1f1e9a0 .delay 1 (40000,40000,40000) L_0x1f1e9a0/d;
L_0x1f1f3e0/d .functor NOT 1, L_0x1f1e560, C4<0>, C4<0>, C4<0>;
L_0x1f1f3e0 .delay 1 (10000,10000,10000) L_0x1f1f3e0/d;
L_0x1f1f540/d .functor NOT 1, L_0x1f1e600, C4<0>, C4<0>, C4<0>;
L_0x1f1f540 .delay 1 (10000,10000,10000) L_0x1f1f540/d;
L_0x1f1f600/d .functor NOT 1, L_0x1f1e6a0, C4<0>, C4<0>, C4<0>;
L_0x1f1f600 .delay 1 (10000,10000,10000) L_0x1f1f600/d;
L_0x1f1f7b0/d .functor AND 1, L_0x1f1ed20, L_0x1f1f3e0, L_0x1f1f540, L_0x1f1f600;
L_0x1f1f7b0 .delay 1 (80000,80000,80000) L_0x1f1f7b0/d;
L_0x1f1f960/d .functor AND 1, L_0x1f1ed20, L_0x1f1e560, L_0x1f1f540, L_0x1f1f600;
L_0x1f1f960 .delay 1 (80000,80000,80000) L_0x1f1f960/d;
L_0x1f1fb70/d .functor AND 1, L_0x1f1e9a0, L_0x1f1f3e0, L_0x1f1e600, L_0x1f1f600;
L_0x1f1fb70 .delay 1 (80000,80000,80000) L_0x1f1fb70/d;
L_0x1f1fd50/d .functor AND 1, L_0x1f1ed20, L_0x1f1e560, L_0x1f1e600, L_0x1f1f600;
L_0x1f1fd50 .delay 1 (80000,80000,80000) L_0x1f1fd50/d;
L_0x1f1ff20/d .functor AND 1, L_0x1f1e080, L_0x1f1f3e0, L_0x1f1f540, L_0x1f1e6a0;
L_0x1f1ff20 .delay 1 (80000,80000,80000) L_0x1f1ff20/d;
L_0x1f20100/d .functor AND 1, L_0x1f1bda0, L_0x1f1e560, L_0x1f1f540, L_0x1f1e6a0;
L_0x1f20100 .delay 1 (80000,80000,80000) L_0x1f20100/d;
L_0x1f1feb0/d .functor AND 1, L_0x1f1e8e0, L_0x1f1f3e0, L_0x1f1e600, L_0x1f1e6a0;
L_0x1f1feb0 .delay 1 (80000,80000,80000) L_0x1f1feb0/d;
L_0x1f20490/d .functor AND 1, L_0x1f1d8b0, L_0x1f1e560, L_0x1f1e600, L_0x1f1e6a0;
L_0x1f20490 .delay 1 (80000,80000,80000) L_0x1f20490/d;
L_0x1f20630/0/0 .functor OR 1, L_0x1f1f7b0, L_0x1f1f960, L_0x1f1fb70, L_0x1f1ff20;
L_0x1f20630/0/4 .functor OR 1, L_0x1f20100, L_0x1f1feb0, L_0x1f20490, L_0x1f1fd50;
L_0x1f20630/d .functor OR 1, L_0x1f20630/0/0, L_0x1f20630/0/4, C4<0>, C4<0>;
L_0x1f20630 .delay 1 (160000,160000,160000) L_0x1f20630/d;
v0x1ebef40_0 .net "a", 0 0, L_0x1f20a20;  1 drivers
v0x1ebf000_0 .net "addSub", 0 0, L_0x1f1ed20;  1 drivers
v0x1ebf0d0_0 .net "andRes", 0 0, L_0x1f1e080;  1 drivers
v0x1ebf1a0_0 .net "b", 0 0, L_0x1f20b80;  1 drivers
v0x1ebf270_0 .net "carryIn", 0 0, L_0x1f1e4c0;  1 drivers
v0x1ebf310_0 .net "carryOut", 0 0, L_0x1f1f1e0;  1 drivers
v0x1ebf3e0_0 .net "initialResult", 0 0, L_0x1f20630;  1 drivers
v0x1ebf480_0 .net "isAdd", 0 0, L_0x1f1f7b0;  1 drivers
v0x1ebf520_0 .net "isAnd", 0 0, L_0x1f1ff20;  1 drivers
v0x1ebf650_0 .net "isNand", 0 0, L_0x1f20100;  1 drivers
v0x1ebf6f0_0 .net "isNor", 0 0, L_0x1f1feb0;  1 drivers
v0x1ebf790_0 .net "isOr", 0 0, L_0x1f20490;  1 drivers
v0x1ebf850_0 .net "isSLT", 0 0, L_0x1f1fd50;  1 drivers
v0x1ebf910_0 .net "isSub", 0 0, L_0x1f1f960;  1 drivers
v0x1ebf9d0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ebfa70_0 .net "isXor", 0 0, L_0x1f1fb70;  1 drivers
v0x1ebfb30_0 .net "nandRes", 0 0, L_0x1f1bda0;  1 drivers
v0x1ebfce0_0 .net "norRes", 0 0, L_0x1f1e8e0;  1 drivers
v0x1ebfd80_0 .net "orRes", 0 0, L_0x1f1d8b0;  1 drivers
v0x1ebfe20_0 .net "s0", 0 0, L_0x1f1e560;  1 drivers
v0x1ebfec0_0 .net "s0inv", 0 0, L_0x1f1f3e0;  1 drivers
v0x1ebff80_0 .net "s1", 0 0, L_0x1f1e600;  1 drivers
v0x1ec0040_0 .net "s1inv", 0 0, L_0x1f1f540;  1 drivers
v0x1ec0100_0 .net "s2", 0 0, L_0x1f1e6a0;  1 drivers
v0x1ec01c0_0 .net "s2inv", 0 0, L_0x1f1f600;  1 drivers
v0x1ec0280_0 .net "xorRes", 0 0, L_0x1f1e9a0;  1 drivers
S_0x1ebe340 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ebe040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f1eb00/d .functor XOR 1, L_0x1f20b80, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f1eb00 .delay 1 (40000,40000,40000) L_0x1f1eb00/d;
L_0x1f1eb70/d .functor XOR 1, L_0x1f20a20, L_0x1f1eb00, C4<0>, C4<0>;
L_0x1f1eb70 .delay 1 (40000,40000,40000) L_0x1f1eb70/d;
L_0x1f1ed20/d .functor XOR 1, L_0x1f1eb70, L_0x1f1e4c0, C4<0>, C4<0>;
L_0x1f1ed20 .delay 1 (40000,40000,40000) L_0x1f1ed20/d;
L_0x1f1ef20/d .functor AND 1, L_0x1f20a20, L_0x1f1eb00, C4<1>, C4<1>;
L_0x1f1ef20 .delay 1 (40000,40000,40000) L_0x1f1ef20/d;
L_0x1f1beb0/d .functor AND 1, L_0x1f1eb70, L_0x1f1e4c0, C4<1>, C4<1>;
L_0x1f1beb0 .delay 1 (40000,40000,40000) L_0x1f1beb0/d;
L_0x1f1f1e0/d .functor OR 1, L_0x1f1ef20, L_0x1f1beb0, C4<0>, C4<0>;
L_0x1f1f1e0 .delay 1 (40000,40000,40000) L_0x1f1f1e0/d;
v0x1ebe5d0_0 .net "AandB", 0 0, L_0x1f1ef20;  1 drivers
v0x1ebe6b0_0 .net "BxorSub", 0 0, L_0x1f1eb00;  1 drivers
v0x1ebe770_0 .net "a", 0 0, L_0x1f20a20;  alias, 1 drivers
v0x1ebe840_0 .net "b", 0 0, L_0x1f20b80;  alias, 1 drivers
v0x1ebe900_0 .net "carryin", 0 0, L_0x1f1e4c0;  alias, 1 drivers
v0x1ebea10_0 .net "carryout", 0 0, L_0x1f1f1e0;  alias, 1 drivers
v0x1ebead0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ebeb70_0 .net "res", 0 0, L_0x1f1ed20;  alias, 1 drivers
v0x1ebec30_0 .net "xAorB", 0 0, L_0x1f1eb70;  1 drivers
v0x1ebed80_0 .net "xAorBandCin", 0 0, L_0x1f1beb0;  1 drivers
S_0x1ec0460 .scope generate, "genblk1[18]" "genblk1[18]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ec0620 .param/l "i" 0 3 165, +C4<010010>;
S_0x1ec06e0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec0460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f20ac0/d .functor AND 1, L_0x1f23480, L_0x1f235e0, C4<1>, C4<1>;
L_0x1f20ac0 .delay 1 (40000,40000,40000) L_0x1f20ac0/d;
L_0x1f210a0/d .functor NAND 1, L_0x1f23480, L_0x1f235e0, C4<1>, C4<1>;
L_0x1f210a0 .delay 1 (20000,20000,20000) L_0x1f210a0/d;
L_0x1f202f0/d .functor OR 1, L_0x1f23480, L_0x1f235e0, C4<0>, C4<0>;
L_0x1f202f0 .delay 1 (40000,40000,40000) L_0x1f202f0/d;
L_0x1f21320/d .functor NOR 1, L_0x1f23480, L_0x1f235e0, C4<0>, C4<0>;
L_0x1f21320 .delay 1 (20000,20000,20000) L_0x1f21320/d;
L_0x1f213e0/d .functor XOR 1, L_0x1f23480, L_0x1f235e0, C4<0>, C4<0>;
L_0x1f213e0 .delay 1 (40000,40000,40000) L_0x1f213e0/d;
L_0x1f21e40/d .functor NOT 1, L_0x1f20dd0, C4<0>, C4<0>, C4<0>;
L_0x1f21e40 .delay 1 (10000,10000,10000) L_0x1f21e40/d;
L_0x1f21fa0/d .functor NOT 1, L_0x1f20e70, C4<0>, C4<0>, C4<0>;
L_0x1f21fa0 .delay 1 (10000,10000,10000) L_0x1f21fa0/d;
L_0x1f22060/d .functor NOT 1, L_0x1f20f10, C4<0>, C4<0>, C4<0>;
L_0x1f22060 .delay 1 (10000,10000,10000) L_0x1f22060/d;
L_0x1f22210/d .functor AND 1, L_0x1f21760, L_0x1f21e40, L_0x1f21fa0, L_0x1f22060;
L_0x1f22210 .delay 1 (80000,80000,80000) L_0x1f22210/d;
L_0x1f223c0/d .functor AND 1, L_0x1f21760, L_0x1f20dd0, L_0x1f21fa0, L_0x1f22060;
L_0x1f223c0 .delay 1 (80000,80000,80000) L_0x1f223c0/d;
L_0x1f225d0/d .functor AND 1, L_0x1f213e0, L_0x1f21e40, L_0x1f20e70, L_0x1f22060;
L_0x1f225d0 .delay 1 (80000,80000,80000) L_0x1f225d0/d;
L_0x1f227b0/d .functor AND 1, L_0x1f21760, L_0x1f20dd0, L_0x1f20e70, L_0x1f22060;
L_0x1f227b0 .delay 1 (80000,80000,80000) L_0x1f227b0/d;
L_0x1f22980/d .functor AND 1, L_0x1f20ac0, L_0x1f21e40, L_0x1f21fa0, L_0x1f20f10;
L_0x1f22980 .delay 1 (80000,80000,80000) L_0x1f22980/d;
L_0x1f22b60/d .functor AND 1, L_0x1f210a0, L_0x1f20dd0, L_0x1f21fa0, L_0x1f20f10;
L_0x1f22b60 .delay 1 (80000,80000,80000) L_0x1f22b60/d;
L_0x1f22910/d .functor AND 1, L_0x1f21320, L_0x1f21e40, L_0x1f20e70, L_0x1f20f10;
L_0x1f22910 .delay 1 (80000,80000,80000) L_0x1f22910/d;
L_0x1f22ef0/d .functor AND 1, L_0x1f202f0, L_0x1f20dd0, L_0x1f20e70, L_0x1f20f10;
L_0x1f22ef0 .delay 1 (80000,80000,80000) L_0x1f22ef0/d;
L_0x1f23090/0/0 .functor OR 1, L_0x1f22210, L_0x1f223c0, L_0x1f225d0, L_0x1f22980;
L_0x1f23090/0/4 .functor OR 1, L_0x1f22b60, L_0x1f22910, L_0x1f22ef0, L_0x1f227b0;
L_0x1f23090/d .functor OR 1, L_0x1f23090/0/0, L_0x1f23090/0/4, C4<0>, C4<0>;
L_0x1f23090 .delay 1 (160000,160000,160000) L_0x1f23090/d;
v0x1ec15e0_0 .net "a", 0 0, L_0x1f23480;  1 drivers
v0x1ec16a0_0 .net "addSub", 0 0, L_0x1f21760;  1 drivers
v0x1ec1770_0 .net "andRes", 0 0, L_0x1f20ac0;  1 drivers
v0x1ec1840_0 .net "b", 0 0, L_0x1f235e0;  1 drivers
v0x1ec1910_0 .net "carryIn", 0 0, L_0x1f20d30;  1 drivers
v0x1ec19b0_0 .net "carryOut", 0 0, L_0x1f21c40;  1 drivers
v0x1ec1a80_0 .net "initialResult", 0 0, L_0x1f23090;  1 drivers
v0x1ec1b20_0 .net "isAdd", 0 0, L_0x1f22210;  1 drivers
v0x1ec1bc0_0 .net "isAnd", 0 0, L_0x1f22980;  1 drivers
v0x1ec1cf0_0 .net "isNand", 0 0, L_0x1f22b60;  1 drivers
v0x1ec1d90_0 .net "isNor", 0 0, L_0x1f22910;  1 drivers
v0x1ec1e30_0 .net "isOr", 0 0, L_0x1f22ef0;  1 drivers
v0x1ec1ef0_0 .net "isSLT", 0 0, L_0x1f227b0;  1 drivers
v0x1ec1fb0_0 .net "isSub", 0 0, L_0x1f223c0;  1 drivers
v0x1ec2070_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec2110_0 .net "isXor", 0 0, L_0x1f225d0;  1 drivers
v0x1ec21d0_0 .net "nandRes", 0 0, L_0x1f210a0;  1 drivers
v0x1ec2380_0 .net "norRes", 0 0, L_0x1f21320;  1 drivers
v0x1ec2420_0 .net "orRes", 0 0, L_0x1f202f0;  1 drivers
v0x1ec24c0_0 .net "s0", 0 0, L_0x1f20dd0;  1 drivers
v0x1ec2560_0 .net "s0inv", 0 0, L_0x1f21e40;  1 drivers
v0x1ec2620_0 .net "s1", 0 0, L_0x1f20e70;  1 drivers
v0x1ec26e0_0 .net "s1inv", 0 0, L_0x1f21fa0;  1 drivers
v0x1ec27a0_0 .net "s2", 0 0, L_0x1f20f10;  1 drivers
v0x1ec2860_0 .net "s2inv", 0 0, L_0x1f22060;  1 drivers
v0x1ec2920_0 .net "xorRes", 0 0, L_0x1f213e0;  1 drivers
S_0x1ec09e0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec06e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f21540/d .functor XOR 1, L_0x1f235e0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f21540 .delay 1 (40000,40000,40000) L_0x1f21540/d;
L_0x1f215b0/d .functor XOR 1, L_0x1f23480, L_0x1f21540, C4<0>, C4<0>;
L_0x1f215b0 .delay 1 (40000,40000,40000) L_0x1f215b0/d;
L_0x1f21760/d .functor XOR 1, L_0x1f215b0, L_0x1f20d30, C4<0>, C4<0>;
L_0x1f21760 .delay 1 (40000,40000,40000) L_0x1f21760/d;
L_0x1f21960/d .functor AND 1, L_0x1f23480, L_0x1f21540, C4<1>, C4<1>;
L_0x1f21960 .delay 1 (40000,40000,40000) L_0x1f21960/d;
L_0x1f21bd0/d .functor AND 1, L_0x1f215b0, L_0x1f20d30, C4<1>, C4<1>;
L_0x1f21bd0 .delay 1 (40000,40000,40000) L_0x1f21bd0/d;
L_0x1f21c40/d .functor OR 1, L_0x1f21960, L_0x1f21bd0, C4<0>, C4<0>;
L_0x1f21c40 .delay 1 (40000,40000,40000) L_0x1f21c40/d;
v0x1ec0c70_0 .net "AandB", 0 0, L_0x1f21960;  1 drivers
v0x1ec0d50_0 .net "BxorSub", 0 0, L_0x1f21540;  1 drivers
v0x1ec0e10_0 .net "a", 0 0, L_0x1f23480;  alias, 1 drivers
v0x1ec0ee0_0 .net "b", 0 0, L_0x1f235e0;  alias, 1 drivers
v0x1ec0fa0_0 .net "carryin", 0 0, L_0x1f20d30;  alias, 1 drivers
v0x1ec10b0_0 .net "carryout", 0 0, L_0x1f21c40;  alias, 1 drivers
v0x1ec1170_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec1210_0 .net "res", 0 0, L_0x1f21760;  alias, 1 drivers
v0x1ec12d0_0 .net "xAorB", 0 0, L_0x1f215b0;  1 drivers
v0x1ec1420_0 .net "xAorBandCin", 0 0, L_0x1f21bd0;  1 drivers
S_0x1ec2b00 .scope generate, "genblk1[19]" "genblk1[19]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ec2cc0 .param/l "i" 0 3 165, +C4<010011>;
S_0x1ec2d80 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec2b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f23520/d .functor AND 1, L_0x1f25ee0, L_0x1f26040, C4<1>, C4<1>;
L_0x1f23520 .delay 1 (40000,40000,40000) L_0x1f23520/d;
L_0x1f22d50/d .functor NAND 1, L_0x1f25ee0, L_0x1f26040, C4<1>, C4<1>;
L_0x1f22d50 .delay 1 (20000,20000,20000) L_0x1f22d50/d;
L_0x1f23b80/d .functor OR 1, L_0x1f25ee0, L_0x1f26040, C4<0>, C4<0>;
L_0x1f23b80 .delay 1 (40000,40000,40000) L_0x1f23b80/d;
L_0x1f23d70/d .functor NOR 1, L_0x1f25ee0, L_0x1f26040, C4<0>, C4<0>;
L_0x1f23d70 .delay 1 (20000,20000,20000) L_0x1f23d70/d;
L_0x1f23e30/d .functor XOR 1, L_0x1f25ee0, L_0x1f26040, C4<0>, C4<0>;
L_0x1f23e30 .delay 1 (40000,40000,40000) L_0x1f23e30/d;
L_0x1f248c0/d .functor NOT 1, L_0x1f23830, C4<0>, C4<0>, C4<0>;
L_0x1f248c0 .delay 1 (10000,10000,10000) L_0x1f248c0/d;
L_0x1ec4320/d .functor NOT 1, L_0x1f238d0, C4<0>, C4<0>, C4<0>;
L_0x1ec4320 .delay 1 (10000,10000,10000) L_0x1ec4320/d;
L_0x1f24a70/d .functor NOT 1, L_0x1f23970, C4<0>, C4<0>, C4<0>;
L_0x1f24a70 .delay 1 (10000,10000,10000) L_0x1f24a70/d;
L_0x1f24c20/d .functor AND 1, L_0x1f24200, L_0x1f248c0, L_0x1ec4320, L_0x1f24a70;
L_0x1f24c20 .delay 1 (80000,80000,80000) L_0x1f24c20/d;
L_0x1f24dd0/d .functor AND 1, L_0x1f24200, L_0x1f23830, L_0x1ec4320, L_0x1f24a70;
L_0x1f24dd0 .delay 1 (80000,80000,80000) L_0x1f24dd0/d;
L_0x1f24fe0/d .functor AND 1, L_0x1f23e30, L_0x1f248c0, L_0x1f238d0, L_0x1f24a70;
L_0x1f24fe0 .delay 1 (80000,80000,80000) L_0x1f24fe0/d;
L_0x1f251c0/d .functor AND 1, L_0x1f24200, L_0x1f23830, L_0x1f238d0, L_0x1f24a70;
L_0x1f251c0 .delay 1 (80000,80000,80000) L_0x1f251c0/d;
L_0x1f25390/d .functor AND 1, L_0x1f23520, L_0x1f248c0, L_0x1ec4320, L_0x1f23970;
L_0x1f25390 .delay 1 (80000,80000,80000) L_0x1f25390/d;
L_0x1f25570/d .functor AND 1, L_0x1f22d50, L_0x1f23830, L_0x1ec4320, L_0x1f23970;
L_0x1f25570 .delay 1 (80000,80000,80000) L_0x1f25570/d;
L_0x1f25320/d .functor AND 1, L_0x1f23d70, L_0x1f248c0, L_0x1f238d0, L_0x1f23970;
L_0x1f25320 .delay 1 (80000,80000,80000) L_0x1f25320/d;
L_0x1f25950/d .functor AND 1, L_0x1f23b80, L_0x1f23830, L_0x1f238d0, L_0x1f23970;
L_0x1f25950 .delay 1 (80000,80000,80000) L_0x1f25950/d;
L_0x1f25af0/0/0 .functor OR 1, L_0x1f24c20, L_0x1f24dd0, L_0x1f24fe0, L_0x1f25390;
L_0x1f25af0/0/4 .functor OR 1, L_0x1f25570, L_0x1f25320, L_0x1f25950, L_0x1f251c0;
L_0x1f25af0/d .functor OR 1, L_0x1f25af0/0/0, L_0x1f25af0/0/4, C4<0>, C4<0>;
L_0x1f25af0 .delay 1 (160000,160000,160000) L_0x1f25af0/d;
v0x1ec3c80_0 .net "a", 0 0, L_0x1f25ee0;  1 drivers
v0x1ec3d40_0 .net "addSub", 0 0, L_0x1f24200;  1 drivers
v0x1ec3e10_0 .net "andRes", 0 0, L_0x1f23520;  1 drivers
v0x1ec3ee0_0 .net "b", 0 0, L_0x1f26040;  1 drivers
v0x1ec3fb0_0 .net "carryIn", 0 0, L_0x1f23790;  1 drivers
v0x1ec4050_0 .net "carryOut", 0 0, L_0x1f246c0;  1 drivers
v0x1ec4120_0 .net "initialResult", 0 0, L_0x1f25af0;  1 drivers
v0x1ec41c0_0 .net "isAdd", 0 0, L_0x1f24c20;  1 drivers
v0x1ec4260_0 .net "isAnd", 0 0, L_0x1f25390;  1 drivers
v0x1ec4390_0 .net "isNand", 0 0, L_0x1f25570;  1 drivers
v0x1ec4430_0 .net "isNor", 0 0, L_0x1f25320;  1 drivers
v0x1ec44d0_0 .net "isOr", 0 0, L_0x1f25950;  1 drivers
v0x1ec4590_0 .net "isSLT", 0 0, L_0x1f251c0;  1 drivers
v0x1ec4650_0 .net "isSub", 0 0, L_0x1f24dd0;  1 drivers
v0x1ec4710_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec47b0_0 .net "isXor", 0 0, L_0x1f24fe0;  1 drivers
v0x1ec4870_0 .net "nandRes", 0 0, L_0x1f22d50;  1 drivers
v0x1ec4a20_0 .net "norRes", 0 0, L_0x1f23d70;  1 drivers
v0x1ec4ac0_0 .net "orRes", 0 0, L_0x1f23b80;  1 drivers
v0x1ec4b60_0 .net "s0", 0 0, L_0x1f23830;  1 drivers
v0x1ec4c00_0 .net "s0inv", 0 0, L_0x1f248c0;  1 drivers
v0x1ec4cc0_0 .net "s1", 0 0, L_0x1f238d0;  1 drivers
v0x1ec4d80_0 .net "s1inv", 0 0, L_0x1ec4320;  1 drivers
v0x1ec4e40_0 .net "s2", 0 0, L_0x1f23970;  1 drivers
v0x1ec4f00_0 .net "s2inv", 0 0, L_0x1f24a70;  1 drivers
v0x1ec4fc0_0 .net "xorRes", 0 0, L_0x1f23e30;  1 drivers
S_0x1ec3080 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec2d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f23f90/d .functor XOR 1, L_0x1f26040, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f23f90 .delay 1 (40000,40000,40000) L_0x1f23f90/d;
L_0x1f24050/d .functor XOR 1, L_0x1f25ee0, L_0x1f23f90, C4<0>, C4<0>;
L_0x1f24050 .delay 1 (40000,40000,40000) L_0x1f24050/d;
L_0x1f24200/d .functor XOR 1, L_0x1f24050, L_0x1f23790, C4<0>, C4<0>;
L_0x1f24200 .delay 1 (40000,40000,40000) L_0x1f24200/d;
L_0x1f24400/d .functor AND 1, L_0x1f25ee0, L_0x1f23f90, C4<1>, C4<1>;
L_0x1f24400 .delay 1 (40000,40000,40000) L_0x1f24400/d;
L_0x1f23bf0/d .functor AND 1, L_0x1f24050, L_0x1f23790, C4<1>, C4<1>;
L_0x1f23bf0 .delay 1 (40000,40000,40000) L_0x1f23bf0/d;
L_0x1f246c0/d .functor OR 1, L_0x1f24400, L_0x1f23bf0, C4<0>, C4<0>;
L_0x1f246c0 .delay 1 (40000,40000,40000) L_0x1f246c0/d;
v0x1ec3310_0 .net "AandB", 0 0, L_0x1f24400;  1 drivers
v0x1ec33f0_0 .net "BxorSub", 0 0, L_0x1f23f90;  1 drivers
v0x1ec34b0_0 .net "a", 0 0, L_0x1f25ee0;  alias, 1 drivers
v0x1ec3580_0 .net "b", 0 0, L_0x1f26040;  alias, 1 drivers
v0x1ec3640_0 .net "carryin", 0 0, L_0x1f23790;  alias, 1 drivers
v0x1ec3750_0 .net "carryout", 0 0, L_0x1f246c0;  alias, 1 drivers
v0x1ec3810_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec38b0_0 .net "res", 0 0, L_0x1f24200;  alias, 1 drivers
v0x1ec3970_0 .net "xAorB", 0 0, L_0x1f24050;  1 drivers
v0x1ec3ac0_0 .net "xAorBandCin", 0 0, L_0x1f23bf0;  1 drivers
S_0x1ec51a0 .scope generate, "genblk1[20]" "genblk1[20]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ec5360 .param/l "i" 0 3 165, +C4<010100>;
S_0x1ec5420 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec51a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f25f80/d .functor AND 1, L_0x1f289c0, L_0x1f28b20, C4<1>, C4<1>;
L_0x1f25f80 .delay 1 (40000,40000,40000) L_0x1f25f80/d;
L_0x1f265c0/d .functor NAND 1, L_0x1f289c0, L_0x1f28b20, C4<1>, C4<1>;
L_0x1f265c0 .delay 1 (20000,20000,20000) L_0x1f265c0/d;
L_0x1f26680/d .functor OR 1, L_0x1f289c0, L_0x1f28b20, C4<0>, C4<0>;
L_0x1f26680 .delay 1 (40000,40000,40000) L_0x1f26680/d;
L_0x1f26870/d .functor NOR 1, L_0x1f289c0, L_0x1f28b20, C4<0>, C4<0>;
L_0x1f26870 .delay 1 (20000,20000,20000) L_0x1f26870/d;
L_0x1f26930/d .functor XOR 1, L_0x1f289c0, L_0x1f28b20, C4<0>, C4<0>;
L_0x1f26930 .delay 1 (40000,40000,40000) L_0x1f26930/d;
L_0x1f273c0/d .functor NOT 1, L_0x1f26290, C4<0>, C4<0>, C4<0>;
L_0x1f273c0 .delay 1 (10000,10000,10000) L_0x1f273c0/d;
L_0x1f27520/d .functor NOT 1, L_0x1f26330, C4<0>, C4<0>, C4<0>;
L_0x1f27520 .delay 1 (10000,10000,10000) L_0x1f27520/d;
L_0x1f275e0/d .functor NOT 1, L_0x1f263d0, C4<0>, C4<0>, C4<0>;
L_0x1f275e0 .delay 1 (10000,10000,10000) L_0x1f275e0/d;
L_0x1f27790/d .functor AND 1, L_0x1f26d00, L_0x1f273c0, L_0x1f27520, L_0x1f275e0;
L_0x1f27790 .delay 1 (80000,80000,80000) L_0x1f27790/d;
L_0x1f27940/d .functor AND 1, L_0x1f26d00, L_0x1f26290, L_0x1f27520, L_0x1f275e0;
L_0x1f27940 .delay 1 (80000,80000,80000) L_0x1f27940/d;
L_0x1f27af0/d .functor AND 1, L_0x1f26930, L_0x1f273c0, L_0x1f26330, L_0x1f275e0;
L_0x1f27af0 .delay 1 (80000,80000,80000) L_0x1f27af0/d;
L_0x1f27ce0/d .functor AND 1, L_0x1f26d00, L_0x1f26290, L_0x1f26330, L_0x1f275e0;
L_0x1f27ce0 .delay 1 (80000,80000,80000) L_0x1f27ce0/d;
L_0x1f27e10/d .functor AND 1, L_0x1f25f80, L_0x1f273c0, L_0x1f27520, L_0x1f263d0;
L_0x1f27e10 .delay 1 (80000,80000,80000) L_0x1f27e10/d;
L_0x1f28070/d .functor AND 1, L_0x1f265c0, L_0x1f26290, L_0x1f27520, L_0x1f263d0;
L_0x1f28070 .delay 1 (80000,80000,80000) L_0x1f28070/d;
L_0x1f27da0/d .functor AND 1, L_0x1f26870, L_0x1f273c0, L_0x1f26330, L_0x1f263d0;
L_0x1f27da0 .delay 1 (80000,80000,80000) L_0x1f27da0/d;
L_0x1f28400/d .functor AND 1, L_0x1f26680, L_0x1f26290, L_0x1f26330, L_0x1f263d0;
L_0x1f28400 .delay 1 (80000,80000,80000) L_0x1f28400/d;
L_0x1f285d0/0/0 .functor OR 1, L_0x1f27790, L_0x1f27940, L_0x1f27af0, L_0x1f27e10;
L_0x1f285d0/0/4 .functor OR 1, L_0x1f28070, L_0x1f27da0, L_0x1f28400, L_0x1f27ce0;
L_0x1f285d0/d .functor OR 1, L_0x1f285d0/0/0, L_0x1f285d0/0/4, C4<0>, C4<0>;
L_0x1f285d0 .delay 1 (160000,160000,160000) L_0x1f285d0/d;
v0x1ec6320_0 .net "a", 0 0, L_0x1f289c0;  1 drivers
v0x1ec63e0_0 .net "addSub", 0 0, L_0x1f26d00;  1 drivers
v0x1ec64b0_0 .net "andRes", 0 0, L_0x1f25f80;  1 drivers
v0x1ec6580_0 .net "b", 0 0, L_0x1f28b20;  1 drivers
v0x1ec6650_0 .net "carryIn", 0 0, L_0x1f261f0;  1 drivers
v0x1ec66f0_0 .net "carryOut", 0 0, L_0x1f271c0;  1 drivers
v0x1ec67c0_0 .net "initialResult", 0 0, L_0x1f285d0;  1 drivers
v0x1ec6860_0 .net "isAdd", 0 0, L_0x1f27790;  1 drivers
v0x1ec6900_0 .net "isAnd", 0 0, L_0x1f27e10;  1 drivers
v0x1ec6a30_0 .net "isNand", 0 0, L_0x1f28070;  1 drivers
v0x1ec6ad0_0 .net "isNor", 0 0, L_0x1f27da0;  1 drivers
v0x1ec6b70_0 .net "isOr", 0 0, L_0x1f28400;  1 drivers
v0x1ec6c30_0 .net "isSLT", 0 0, L_0x1f27ce0;  1 drivers
v0x1ec6cf0_0 .net "isSub", 0 0, L_0x1f27940;  1 drivers
v0x1ec6db0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec6e50_0 .net "isXor", 0 0, L_0x1f27af0;  1 drivers
v0x1ec6f10_0 .net "nandRes", 0 0, L_0x1f265c0;  1 drivers
v0x1ec70c0_0 .net "norRes", 0 0, L_0x1f26870;  1 drivers
v0x1ec7160_0 .net "orRes", 0 0, L_0x1f26680;  1 drivers
v0x1ec7200_0 .net "s0", 0 0, L_0x1f26290;  1 drivers
v0x1ec72a0_0 .net "s0inv", 0 0, L_0x1f273c0;  1 drivers
v0x1ec7360_0 .net "s1", 0 0, L_0x1f26330;  1 drivers
v0x1ec7420_0 .net "s1inv", 0 0, L_0x1f27520;  1 drivers
v0x1ec74e0_0 .net "s2", 0 0, L_0x1f263d0;  1 drivers
v0x1ec75a0_0 .net "s2inv", 0 0, L_0x1f275e0;  1 drivers
v0x1ec7660_0 .net "xorRes", 0 0, L_0x1f26930;  1 drivers
S_0x1ec5720 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec5420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f26a90/d .functor XOR 1, L_0x1f28b20, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f26a90 .delay 1 (40000,40000,40000) L_0x1f26a90/d;
L_0x1f26b50/d .functor XOR 1, L_0x1f289c0, L_0x1f26a90, C4<0>, C4<0>;
L_0x1f26b50 .delay 1 (40000,40000,40000) L_0x1f26b50/d;
L_0x1f26d00/d .functor XOR 1, L_0x1f26b50, L_0x1f261f0, C4<0>, C4<0>;
L_0x1f26d00 .delay 1 (40000,40000,40000) L_0x1f26d00/d;
L_0x1f26f00/d .functor AND 1, L_0x1f289c0, L_0x1f26a90, C4<1>, C4<1>;
L_0x1f26f00 .delay 1 (40000,40000,40000) L_0x1f26f00/d;
L_0x1f266f0/d .functor AND 1, L_0x1f26b50, L_0x1f261f0, C4<1>, C4<1>;
L_0x1f266f0 .delay 1 (40000,40000,40000) L_0x1f266f0/d;
L_0x1f271c0/d .functor OR 1, L_0x1f26f00, L_0x1f266f0, C4<0>, C4<0>;
L_0x1f271c0 .delay 1 (40000,40000,40000) L_0x1f271c0/d;
v0x1ec59b0_0 .net "AandB", 0 0, L_0x1f26f00;  1 drivers
v0x1ec5a90_0 .net "BxorSub", 0 0, L_0x1f26a90;  1 drivers
v0x1ec5b50_0 .net "a", 0 0, L_0x1f289c0;  alias, 1 drivers
v0x1ec5c20_0 .net "b", 0 0, L_0x1f28b20;  alias, 1 drivers
v0x1ec5ce0_0 .net "carryin", 0 0, L_0x1f261f0;  alias, 1 drivers
v0x1ec5df0_0 .net "carryout", 0 0, L_0x1f271c0;  alias, 1 drivers
v0x1ec5eb0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec5f50_0 .net "res", 0 0, L_0x1f26d00;  alias, 1 drivers
v0x1ec6010_0 .net "xAorB", 0 0, L_0x1f26b50;  1 drivers
v0x1ec6160_0 .net "xAorBandCin", 0 0, L_0x1f266f0;  1 drivers
S_0x1ec7840 .scope generate, "genblk1[21]" "genblk1[21]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ec7a00 .param/l "i" 0 3 165, +C4<010101>;
S_0x1ec7ac0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec7840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f28a60/d .functor AND 1, L_0x1f2b840, L_0x1f2b9a0, C4<1>, C4<1>;
L_0x1f28a60 .delay 1 (40000,40000,40000) L_0x1f28a60/d;
L_0x1f26470/d .functor NAND 1, L_0x1f2b840, L_0x1f2b9a0, C4<1>, C4<1>;
L_0x1f26470 .delay 1 (20000,20000,20000) L_0x1f26470/d;
L_0x1f26530/d .functor OR 1, L_0x1f2b840, L_0x1f2b9a0, C4<0>, C4<0>;
L_0x1f26530 .delay 1 (40000,40000,40000) L_0x1f26530/d;
L_0x1f28db0/d .functor NOR 1, L_0x1f2b840, L_0x1f2b9a0, C4<0>, C4<0>;
L_0x1f28db0 .delay 1 (20000,20000,20000) L_0x1f28db0/d;
L_0x1f28f10/d .functor XOR 1, L_0x1f2b840, L_0x1f2b9a0, C4<0>, C4<0>;
L_0x1f28f10 .delay 1 (40000,40000,40000) L_0x1f28f10/d;
L_0x1f2a220/d .functor NOT 1, L_0x1f2bbf0, C4<0>, C4<0>, C4<0>;
L_0x1f2a220 .delay 1 (10000,10000,10000) L_0x1f2a220/d;
L_0x1f2a380/d .functor NOT 1, L_0x1f0e2e0, C4<0>, C4<0>, C4<0>;
L_0x1f2a380 .delay 1 (10000,10000,10000) L_0x1f2a380/d;
L_0x1f2a440/d .functor NOT 1, L_0x1f0e380, C4<0>, C4<0>, C4<0>;
L_0x1f2a440 .delay 1 (10000,10000,10000) L_0x1f2a440/d;
L_0x1f2a5f0/d .functor AND 1, L_0x1f29b40, L_0x1f2a220, L_0x1f2a380, L_0x1f2a440;
L_0x1f2a5f0 .delay 1 (80000,80000,80000) L_0x1f2a5f0/d;
L_0x1f2a7a0/d .functor AND 1, L_0x1f29b40, L_0x1f2bbf0, L_0x1f2a380, L_0x1f2a440;
L_0x1f2a7a0 .delay 1 (80000,80000,80000) L_0x1f2a7a0/d;
L_0x1f2a950/d .functor AND 1, L_0x1f28f10, L_0x1f2a220, L_0x1f0e2e0, L_0x1f2a440;
L_0x1f2a950 .delay 1 (80000,80000,80000) L_0x1f2a950/d;
L_0x1f2ab40/d .functor AND 1, L_0x1f29b40, L_0x1f2bbf0, L_0x1f0e2e0, L_0x1f2a440;
L_0x1f2ab40 .delay 1 (80000,80000,80000) L_0x1f2ab40/d;
L_0x1f2ac70/d .functor AND 1, L_0x1f28a60, L_0x1f2a220, L_0x1f2a380, L_0x1f0e380;
L_0x1f2ac70 .delay 1 (80000,80000,80000) L_0x1f2ac70/d;
L_0x1f2aed0/d .functor AND 1, L_0x1f26470, L_0x1f2bbf0, L_0x1f2a380, L_0x1f0e380;
L_0x1f2aed0 .delay 1 (80000,80000,80000) L_0x1f2aed0/d;
L_0x1f2ac00/d .functor AND 1, L_0x1f28db0, L_0x1f2a220, L_0x1f0e2e0, L_0x1f0e380;
L_0x1f2ac00 .delay 1 (80000,80000,80000) L_0x1f2ac00/d;
L_0x1f2b2b0/d .functor AND 1, L_0x1f26530, L_0x1f2bbf0, L_0x1f0e2e0, L_0x1f0e380;
L_0x1f2b2b0 .delay 1 (80000,80000,80000) L_0x1f2b2b0/d;
L_0x1f2b450/0/0 .functor OR 1, L_0x1f2a5f0, L_0x1f2a7a0, L_0x1f2a950, L_0x1f2ac70;
L_0x1f2b450/0/4 .functor OR 1, L_0x1f2aed0, L_0x1f2ac00, L_0x1f2b2b0, L_0x1f2ab40;
L_0x1f2b450/d .functor OR 1, L_0x1f2b450/0/0, L_0x1f2b450/0/4, C4<0>, C4<0>;
L_0x1f2b450 .delay 1 (160000,160000,160000) L_0x1f2b450/d;
v0x1ec89c0_0 .net "a", 0 0, L_0x1f2b840;  1 drivers
v0x1ec8a80_0 .net "addSub", 0 0, L_0x1f29b40;  1 drivers
v0x1ec8b50_0 .net "andRes", 0 0, L_0x1f28a60;  1 drivers
v0x1ec8c20_0 .net "b", 0 0, L_0x1f2b9a0;  1 drivers
v0x1ec8cf0_0 .net "carryIn", 0 0, L_0x1f2bb50;  1 drivers
v0x1ec8d90_0 .net "carryOut", 0 0, L_0x1f2a020;  1 drivers
v0x1ec8e60_0 .net "initialResult", 0 0, L_0x1f2b450;  1 drivers
v0x1ec8f00_0 .net "isAdd", 0 0, L_0x1f2a5f0;  1 drivers
v0x1ec8fa0_0 .net "isAnd", 0 0, L_0x1f2ac70;  1 drivers
v0x1ec90d0_0 .net "isNand", 0 0, L_0x1f2aed0;  1 drivers
v0x1ec9170_0 .net "isNor", 0 0, L_0x1f2ac00;  1 drivers
v0x1ec9210_0 .net "isOr", 0 0, L_0x1f2b2b0;  1 drivers
v0x1ec92d0_0 .net "isSLT", 0 0, L_0x1f2ab40;  1 drivers
v0x1ec9390_0 .net "isSub", 0 0, L_0x1f2a7a0;  1 drivers
v0x1ec9450_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec94f0_0 .net "isXor", 0 0, L_0x1f2a950;  1 drivers
v0x1ec95b0_0 .net "nandRes", 0 0, L_0x1f26470;  1 drivers
v0x1ec9760_0 .net "norRes", 0 0, L_0x1f28db0;  1 drivers
v0x1ec9800_0 .net "orRes", 0 0, L_0x1f26530;  1 drivers
v0x1ec98a0_0 .net "s0", 0 0, L_0x1f2bbf0;  1 drivers
v0x1ec9940_0 .net "s0inv", 0 0, L_0x1f2a220;  1 drivers
v0x1ec9a00_0 .net "s1", 0 0, L_0x1f0e2e0;  1 drivers
v0x1ec9ac0_0 .net "s1inv", 0 0, L_0x1f2a380;  1 drivers
v0x1ec9b80_0 .net "s2", 0 0, L_0x1f0e380;  1 drivers
v0x1ec9c40_0 .net "s2inv", 0 0, L_0x1f2a440;  1 drivers
v0x1ec9d00_0 .net "xorRes", 0 0, L_0x1f28f10;  1 drivers
S_0x1ec7dc0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ec7ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f29920/d .functor XOR 1, L_0x1f2b9a0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f29920 .delay 1 (40000,40000,40000) L_0x1f29920/d;
L_0x1f299e0/d .functor XOR 1, L_0x1f2b840, L_0x1f29920, C4<0>, C4<0>;
L_0x1f299e0 .delay 1 (40000,40000,40000) L_0x1f299e0/d;
L_0x1f29b40/d .functor XOR 1, L_0x1f299e0, L_0x1f2bb50, C4<0>, C4<0>;
L_0x1f29b40 .delay 1 (40000,40000,40000) L_0x1f29b40/d;
L_0x1f29d40/d .functor AND 1, L_0x1f2b840, L_0x1f29920, C4<1>, C4<1>;
L_0x1f29d40 .delay 1 (40000,40000,40000) L_0x1f29d40/d;
L_0x1f29fb0/d .functor AND 1, L_0x1f299e0, L_0x1f2bb50, C4<1>, C4<1>;
L_0x1f29fb0 .delay 1 (40000,40000,40000) L_0x1f29fb0/d;
L_0x1f2a020/d .functor OR 1, L_0x1f29d40, L_0x1f29fb0, C4<0>, C4<0>;
L_0x1f2a020 .delay 1 (40000,40000,40000) L_0x1f2a020/d;
v0x1ec8050_0 .net "AandB", 0 0, L_0x1f29d40;  1 drivers
v0x1ec8130_0 .net "BxorSub", 0 0, L_0x1f29920;  1 drivers
v0x1ec81f0_0 .net "a", 0 0, L_0x1f2b840;  alias, 1 drivers
v0x1ec82c0_0 .net "b", 0 0, L_0x1f2b9a0;  alias, 1 drivers
v0x1ec8380_0 .net "carryin", 0 0, L_0x1f2bb50;  alias, 1 drivers
v0x1ec8490_0 .net "carryout", 0 0, L_0x1f2a020;  alias, 1 drivers
v0x1ec8550_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ec85f0_0 .net "res", 0 0, L_0x1f29b40;  alias, 1 drivers
v0x1ec86b0_0 .net "xAorB", 0 0, L_0x1f299e0;  1 drivers
v0x1ec8800_0 .net "xAorBandCin", 0 0, L_0x1f29fb0;  1 drivers
S_0x1ec9ee0 .scope generate, "genblk1[22]" "genblk1[22]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1eca0a0 .param/l "i" 0 3 165, +C4<010110>;
S_0x1eca160 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ec9ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f2b8e0/d .functor AND 1, L_0x1f2e290, L_0x1f2e3f0, C4<1>, C4<1>;
L_0x1f2b8e0 .delay 1 (40000,40000,40000) L_0x1f2b8e0/d;
L_0x1f2b0c0/d .functor NAND 1, L_0x1f2e290, L_0x1f2e3f0, C4<1>, C4<1>;
L_0x1f2b0c0 .delay 1 (20000,20000,20000) L_0x1f2b0c0/d;
L_0x1f0e670/d .functor OR 1, L_0x1f2e290, L_0x1f2e3f0, C4<0>, C4<0>;
L_0x1f0e670 .delay 1 (40000,40000,40000) L_0x1f0e670/d;
L_0x1f0e550/d .functor NOR 1, L_0x1f2e290, L_0x1f2e3f0, C4<0>, C4<0>;
L_0x1f0e550 .delay 1 (20000,20000,20000) L_0x1f0e550/d;
L_0x1f2c1a0/d .functor XOR 1, L_0x1f2e290, L_0x1f2e3f0, C4<0>, C4<0>;
L_0x1f2c1a0 .delay 1 (40000,40000,40000) L_0x1f2c1a0/d;
L_0x1f2cc00/d .functor NOT 1, L_0x1f2e6d0, C4<0>, C4<0>, C4<0>;
L_0x1f2cc00 .delay 1 (10000,10000,10000) L_0x1f2cc00/d;
L_0x1f2cd60/d .functor NOT 1, L_0x1f2bc90, C4<0>, C4<0>, C4<0>;
L_0x1f2cd60 .delay 1 (10000,10000,10000) L_0x1f2cd60/d;
L_0x1f2ce20/d .functor NOT 1, L_0x1f2bd30, C4<0>, C4<0>, C4<0>;
L_0x1f2ce20 .delay 1 (10000,10000,10000) L_0x1f2ce20/d;
L_0x1f2cfd0/d .functor AND 1, L_0x1f2c520, L_0x1f2cc00, L_0x1f2cd60, L_0x1f2ce20;
L_0x1f2cfd0 .delay 1 (80000,80000,80000) L_0x1f2cfd0/d;
L_0x1f2d180/d .functor AND 1, L_0x1f2c520, L_0x1f2e6d0, L_0x1f2cd60, L_0x1f2ce20;
L_0x1f2d180 .delay 1 (80000,80000,80000) L_0x1f2d180/d;
L_0x1f2d390/d .functor AND 1, L_0x1f2c1a0, L_0x1f2cc00, L_0x1f2bc90, L_0x1f2ce20;
L_0x1f2d390 .delay 1 (80000,80000,80000) L_0x1f2d390/d;
L_0x1f2d570/d .functor AND 1, L_0x1f2c520, L_0x1f2e6d0, L_0x1f2bc90, L_0x1f2ce20;
L_0x1f2d570 .delay 1 (80000,80000,80000) L_0x1f2d570/d;
L_0x1f2d740/d .functor AND 1, L_0x1f2b8e0, L_0x1f2cc00, L_0x1f2cd60, L_0x1f2bd30;
L_0x1f2d740 .delay 1 (80000,80000,80000) L_0x1f2d740/d;
L_0x1f2d920/d .functor AND 1, L_0x1f2b0c0, L_0x1f2e6d0, L_0x1f2cd60, L_0x1f2bd30;
L_0x1f2d920 .delay 1 (80000,80000,80000) L_0x1f2d920/d;
L_0x1f2d6d0/d .functor AND 1, L_0x1f0e550, L_0x1f2cc00, L_0x1f2bc90, L_0x1f2bd30;
L_0x1f2d6d0 .delay 1 (80000,80000,80000) L_0x1f2d6d0/d;
L_0x1f2dd00/d .functor AND 1, L_0x1f0e670, L_0x1f2e6d0, L_0x1f2bc90, L_0x1f2bd30;
L_0x1f2dd00 .delay 1 (80000,80000,80000) L_0x1f2dd00/d;
L_0x1f2dea0/0/0 .functor OR 1, L_0x1f2cfd0, L_0x1f2d180, L_0x1f2d390, L_0x1f2d740;
L_0x1f2dea0/0/4 .functor OR 1, L_0x1f2d920, L_0x1f2d6d0, L_0x1f2dd00, L_0x1f2d570;
L_0x1f2dea0/d .functor OR 1, L_0x1f2dea0/0/0, L_0x1f2dea0/0/4, C4<0>, C4<0>;
L_0x1f2dea0 .delay 1 (160000,160000,160000) L_0x1f2dea0/d;
v0x1ecb060_0 .net "a", 0 0, L_0x1f2e290;  1 drivers
v0x1ecb120_0 .net "addSub", 0 0, L_0x1f2c520;  1 drivers
v0x1ecb1f0_0 .net "andRes", 0 0, L_0x1f2b8e0;  1 drivers
v0x1ecb2c0_0 .net "b", 0 0, L_0x1f2e3f0;  1 drivers
v0x1ecb390_0 .net "carryIn", 0 0, L_0x1f2e5a0;  1 drivers
v0x1ecb430_0 .net "carryOut", 0 0, L_0x1f2ca00;  1 drivers
v0x1ecb500_0 .net "initialResult", 0 0, L_0x1f2dea0;  1 drivers
v0x1ecb5a0_0 .net "isAdd", 0 0, L_0x1f2cfd0;  1 drivers
v0x1ecb640_0 .net "isAnd", 0 0, L_0x1f2d740;  1 drivers
v0x1ecb770_0 .net "isNand", 0 0, L_0x1f2d920;  1 drivers
v0x1ecb810_0 .net "isNor", 0 0, L_0x1f2d6d0;  1 drivers
v0x1ecb8b0_0 .net "isOr", 0 0, L_0x1f2dd00;  1 drivers
v0x1ecb970_0 .net "isSLT", 0 0, L_0x1f2d570;  1 drivers
v0x1ecba30_0 .net "isSub", 0 0, L_0x1f2d180;  1 drivers
v0x1ecbaf0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ecbb90_0 .net "isXor", 0 0, L_0x1f2d390;  1 drivers
v0x1ecbc50_0 .net "nandRes", 0 0, L_0x1f2b0c0;  1 drivers
v0x1ecbe00_0 .net "norRes", 0 0, L_0x1f0e550;  1 drivers
v0x1ecbea0_0 .net "orRes", 0 0, L_0x1f0e670;  1 drivers
v0x1ecbf40_0 .net "s0", 0 0, L_0x1f2e6d0;  1 drivers
v0x1ecbfe0_0 .net "s0inv", 0 0, L_0x1f2cc00;  1 drivers
v0x1ecc0a0_0 .net "s1", 0 0, L_0x1f2bc90;  1 drivers
v0x1ecc160_0 .net "s1inv", 0 0, L_0x1f2cd60;  1 drivers
v0x1ecc220_0 .net "s2", 0 0, L_0x1f2bd30;  1 drivers
v0x1ecc2e0_0 .net "s2inv", 0 0, L_0x1f2ce20;  1 drivers
v0x1ecc3a0_0 .net "xorRes", 0 0, L_0x1f2c1a0;  1 drivers
S_0x1eca460 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eca160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f2c300/d .functor XOR 1, L_0x1f2e3f0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f2c300 .delay 1 (40000,40000,40000) L_0x1f2c300/d;
L_0x1f2c3c0/d .functor XOR 1, L_0x1f2e290, L_0x1f2c300, C4<0>, C4<0>;
L_0x1f2c3c0 .delay 1 (40000,40000,40000) L_0x1f2c3c0/d;
L_0x1f2c520/d .functor XOR 1, L_0x1f2c3c0, L_0x1f2e5a0, C4<0>, C4<0>;
L_0x1f2c520 .delay 1 (40000,40000,40000) L_0x1f2c520/d;
L_0x1f2c720/d .functor AND 1, L_0x1f2e290, L_0x1f2c300, C4<1>, C4<1>;
L_0x1f2c720 .delay 1 (40000,40000,40000) L_0x1f2c720/d;
L_0x1f2c990/d .functor AND 1, L_0x1f2c3c0, L_0x1f2e5a0, C4<1>, C4<1>;
L_0x1f2c990 .delay 1 (40000,40000,40000) L_0x1f2c990/d;
L_0x1f2ca00/d .functor OR 1, L_0x1f2c720, L_0x1f2c990, C4<0>, C4<0>;
L_0x1f2ca00 .delay 1 (40000,40000,40000) L_0x1f2ca00/d;
v0x1eca6f0_0 .net "AandB", 0 0, L_0x1f2c720;  1 drivers
v0x1eca7d0_0 .net "BxorSub", 0 0, L_0x1f2c300;  1 drivers
v0x1eca890_0 .net "a", 0 0, L_0x1f2e290;  alias, 1 drivers
v0x1eca960_0 .net "b", 0 0, L_0x1f2e3f0;  alias, 1 drivers
v0x1ecaa20_0 .net "carryin", 0 0, L_0x1f2e5a0;  alias, 1 drivers
v0x1ecab30_0 .net "carryout", 0 0, L_0x1f2ca00;  alias, 1 drivers
v0x1ecabf0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ecac90_0 .net "res", 0 0, L_0x1f2c520;  alias, 1 drivers
v0x1ecad50_0 .net "xAorB", 0 0, L_0x1f2c3c0;  1 drivers
v0x1ecaea0_0 .net "xAorBandCin", 0 0, L_0x1f2c990;  1 drivers
S_0x1ecc580 .scope generate, "genblk1[23]" "genblk1[23]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ecc740 .param/l "i" 0 3 165, +C4<010111>;
S_0x1ecc800 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ecc580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f2e330/d .functor AND 1, L_0x1f30d40, L_0x1f30ea0, C4<1>, C4<1>;
L_0x1f2e330 .delay 1 (40000,40000,40000) L_0x1f2e330/d;
L_0x1f2db10/d .functor NAND 1, L_0x1f30d40, L_0x1f30ea0, C4<1>, C4<1>;
L_0x1f2db10 .delay 1 (20000,20000,20000) L_0x1f2db10/d;
L_0x1f2be70/d .functor OR 1, L_0x1f30d40, L_0x1f30ea0, C4<0>, C4<0>;
L_0x1f2be70 .delay 1 (40000,40000,40000) L_0x1f2be70/d;
L_0x1f2c0b0/d .functor NOR 1, L_0x1f30d40, L_0x1f30ea0, C4<0>, C4<0>;
L_0x1f2c0b0 .delay 1 (20000,20000,20000) L_0x1f2c0b0/d;
L_0x1f2ec20/d .functor XOR 1, L_0x1f30d40, L_0x1f30ea0, C4<0>, C4<0>;
L_0x1f2ec20 .delay 1 (40000,40000,40000) L_0x1f2ec20/d;
L_0x1f2f6b0/d .functor NOT 1, L_0x1f2e810, C4<0>, C4<0>, C4<0>;
L_0x1f2f6b0 .delay 1 (10000,10000,10000) L_0x1f2f6b0/d;
L_0x1f2f810/d .functor NOT 1, L_0x1f2e8b0, C4<0>, C4<0>, C4<0>;
L_0x1f2f810 .delay 1 (10000,10000,10000) L_0x1f2f810/d;
L_0x1f2f8d0/d .functor NOT 1, L_0x1f2e950, C4<0>, C4<0>, C4<0>;
L_0x1f2f8d0 .delay 1 (10000,10000,10000) L_0x1f2f8d0/d;
L_0x1f2fa80/d .functor AND 1, L_0x1f2eff0, L_0x1f2f6b0, L_0x1f2f810, L_0x1f2f8d0;
L_0x1f2fa80 .delay 1 (80000,80000,80000) L_0x1f2fa80/d;
L_0x1f2fc30/d .functor AND 1, L_0x1f2eff0, L_0x1f2e810, L_0x1f2f810, L_0x1f2f8d0;
L_0x1f2fc30 .delay 1 (80000,80000,80000) L_0x1f2fc30/d;
L_0x1f2fe40/d .functor AND 1, L_0x1f2ec20, L_0x1f2f6b0, L_0x1f2e8b0, L_0x1f2f8d0;
L_0x1f2fe40 .delay 1 (80000,80000,80000) L_0x1f2fe40/d;
L_0x1f30020/d .functor AND 1, L_0x1f2eff0, L_0x1f2e810, L_0x1f2e8b0, L_0x1f2f8d0;
L_0x1f30020 .delay 1 (80000,80000,80000) L_0x1f30020/d;
L_0x1f301f0/d .functor AND 1, L_0x1f2e330, L_0x1f2f6b0, L_0x1f2f810, L_0x1f2e950;
L_0x1f301f0 .delay 1 (80000,80000,80000) L_0x1f301f0/d;
L_0x1f303d0/d .functor AND 1, L_0x1f2db10, L_0x1f2e810, L_0x1f2f810, L_0x1f2e950;
L_0x1f303d0 .delay 1 (80000,80000,80000) L_0x1f303d0/d;
L_0x1f30180/d .functor AND 1, L_0x1f2c0b0, L_0x1f2f6b0, L_0x1f2e8b0, L_0x1f2e950;
L_0x1f30180 .delay 1 (80000,80000,80000) L_0x1f30180/d;
L_0x1f307b0/d .functor AND 1, L_0x1f2be70, L_0x1f2e810, L_0x1f2e8b0, L_0x1f2e950;
L_0x1f307b0 .delay 1 (80000,80000,80000) L_0x1f307b0/d;
L_0x1f30950/0/0 .functor OR 1, L_0x1f2fa80, L_0x1f2fc30, L_0x1f2fe40, L_0x1f301f0;
L_0x1f30950/0/4 .functor OR 1, L_0x1f303d0, L_0x1f30180, L_0x1f307b0, L_0x1f30020;
L_0x1f30950/d .functor OR 1, L_0x1f30950/0/0, L_0x1f30950/0/4, C4<0>, C4<0>;
L_0x1f30950 .delay 1 (160000,160000,160000) L_0x1f30950/d;
v0x1ecd700_0 .net "a", 0 0, L_0x1f30d40;  1 drivers
v0x1ecd7c0_0 .net "addSub", 0 0, L_0x1f2eff0;  1 drivers
v0x1ecd890_0 .net "andRes", 0 0, L_0x1f2e330;  1 drivers
v0x1ecd960_0 .net "b", 0 0, L_0x1f30ea0;  1 drivers
v0x1ecda30_0 .net "carryIn", 0 0, L_0x1f2e770;  1 drivers
v0x1ecdad0_0 .net "carryOut", 0 0, L_0x1f2f4b0;  1 drivers
v0x1ecdba0_0 .net "initialResult", 0 0, L_0x1f30950;  1 drivers
v0x1ecdc40_0 .net "isAdd", 0 0, L_0x1f2fa80;  1 drivers
v0x1ecdce0_0 .net "isAnd", 0 0, L_0x1f301f0;  1 drivers
v0x1ecde10_0 .net "isNand", 0 0, L_0x1f303d0;  1 drivers
v0x1ecdeb0_0 .net "isNor", 0 0, L_0x1f30180;  1 drivers
v0x1ecdf50_0 .net "isOr", 0 0, L_0x1f307b0;  1 drivers
v0x1ece010_0 .net "isSLT", 0 0, L_0x1f30020;  1 drivers
v0x1ece0d0_0 .net "isSub", 0 0, L_0x1f2fc30;  1 drivers
v0x1ece190_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ece230_0 .net "isXor", 0 0, L_0x1f2fe40;  1 drivers
v0x1ece2f0_0 .net "nandRes", 0 0, L_0x1f2db10;  1 drivers
v0x1ece4a0_0 .net "norRes", 0 0, L_0x1f2c0b0;  1 drivers
v0x1ece540_0 .net "orRes", 0 0, L_0x1f2be70;  1 drivers
v0x1ece5e0_0 .net "s0", 0 0, L_0x1f2e810;  1 drivers
v0x1ece680_0 .net "s0inv", 0 0, L_0x1f2f6b0;  1 drivers
v0x1ece740_0 .net "s1", 0 0, L_0x1f2e8b0;  1 drivers
v0x1ece800_0 .net "s1inv", 0 0, L_0x1f2f810;  1 drivers
v0x1ece8c0_0 .net "s2", 0 0, L_0x1f2e950;  1 drivers
v0x1ece980_0 .net "s2inv", 0 0, L_0x1f2f8d0;  1 drivers
v0x1ecea40_0 .net "xorRes", 0 0, L_0x1f2ec20;  1 drivers
S_0x1eccb00 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ecc800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f2ed80/d .functor XOR 1, L_0x1f30ea0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f2ed80 .delay 1 (40000,40000,40000) L_0x1f2ed80/d;
L_0x1f2ee40/d .functor XOR 1, L_0x1f30d40, L_0x1f2ed80, C4<0>, C4<0>;
L_0x1f2ee40 .delay 1 (40000,40000,40000) L_0x1f2ee40/d;
L_0x1f2eff0/d .functor XOR 1, L_0x1f2ee40, L_0x1f2e770, C4<0>, C4<0>;
L_0x1f2eff0 .delay 1 (40000,40000,40000) L_0x1f2eff0/d;
L_0x1f2f1f0/d .functor AND 1, L_0x1f30d40, L_0x1f2ed80, C4<1>, C4<1>;
L_0x1f2f1f0 .delay 1 (40000,40000,40000) L_0x1f2f1f0/d;
L_0x1f2bee0/d .functor AND 1, L_0x1f2ee40, L_0x1f2e770, C4<1>, C4<1>;
L_0x1f2bee0 .delay 1 (40000,40000,40000) L_0x1f2bee0/d;
L_0x1f2f4b0/d .functor OR 1, L_0x1f2f1f0, L_0x1f2bee0, C4<0>, C4<0>;
L_0x1f2f4b0 .delay 1 (40000,40000,40000) L_0x1f2f4b0/d;
v0x1eccd90_0 .net "AandB", 0 0, L_0x1f2f1f0;  1 drivers
v0x1ecce70_0 .net "BxorSub", 0 0, L_0x1f2ed80;  1 drivers
v0x1eccf30_0 .net "a", 0 0, L_0x1f30d40;  alias, 1 drivers
v0x1ecd000_0 .net "b", 0 0, L_0x1f30ea0;  alias, 1 drivers
v0x1ecd0c0_0 .net "carryin", 0 0, L_0x1f2e770;  alias, 1 drivers
v0x1ecd1d0_0 .net "carryout", 0 0, L_0x1f2f4b0;  alias, 1 drivers
v0x1ecd290_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ecd330_0 .net "res", 0 0, L_0x1f2eff0;  alias, 1 drivers
v0x1ecd3f0_0 .net "xAorB", 0 0, L_0x1f2ee40;  1 drivers
v0x1ecd540_0 .net "xAorBandCin", 0 0, L_0x1f2bee0;  1 drivers
S_0x1ecec20 .scope generate, "genblk1[24]" "genblk1[24]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ecede0 .param/l "i" 0 3 165, +C4<011000>;
S_0x1eceea0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ecec20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f30de0/d .functor AND 1, L_0x1f337e0, L_0x1f33940, C4<1>, C4<1>;
L_0x1f30de0 .delay 1 (40000,40000,40000) L_0x1f30de0/d;
L_0x1f305c0/d .functor NAND 1, L_0x1f337e0, L_0x1f33940, C4<1>, C4<1>;
L_0x1f305c0 .delay 1 (20000,20000,20000) L_0x1f305c0/d;
L_0x1f2eb30/d .functor OR 1, L_0x1f337e0, L_0x1f33940, C4<0>, C4<0>;
L_0x1f2eb30 .delay 1 (40000,40000,40000) L_0x1f2eb30/d;
L_0x1f31600/d .functor NOR 1, L_0x1f337e0, L_0x1f33940, C4<0>, C4<0>;
L_0x1f31600 .delay 1 (20000,20000,20000) L_0x1f31600/d;
L_0x1f316c0/d .functor XOR 1, L_0x1f337e0, L_0x1f33940, C4<0>, C4<0>;
L_0x1f316c0 .delay 1 (40000,40000,40000) L_0x1f316c0/d;
L_0x1f32120/d .functor NOT 1, L_0x1f310e0, C4<0>, C4<0>, C4<0>;
L_0x1f32120 .delay 1 (10000,10000,10000) L_0x1f32120/d;
L_0x1f32280/d .functor NOT 1, L_0x1f31180, C4<0>, C4<0>, C4<0>;
L_0x1f32280 .delay 1 (10000,10000,10000) L_0x1f32280/d;
L_0x1f32340/d .functor NOT 1, L_0x1f31220, C4<0>, C4<0>, C4<0>;
L_0x1f32340 .delay 1 (10000,10000,10000) L_0x1f32340/d;
L_0x1f324f0/d .functor AND 1, L_0x1f31a40, L_0x1f32120, L_0x1f32280, L_0x1f32340;
L_0x1f324f0 .delay 1 (80000,80000,80000) L_0x1f324f0/d;
L_0x1f326a0/d .functor AND 1, L_0x1f31a40, L_0x1f310e0, L_0x1f32280, L_0x1f32340;
L_0x1f326a0 .delay 1 (80000,80000,80000) L_0x1f326a0/d;
L_0x1f328b0/d .functor AND 1, L_0x1f316c0, L_0x1f32120, L_0x1f31180, L_0x1f32340;
L_0x1f328b0 .delay 1 (80000,80000,80000) L_0x1f328b0/d;
L_0x1f32a90/d .functor AND 1, L_0x1f31a40, L_0x1f310e0, L_0x1f31180, L_0x1f32340;
L_0x1f32a90 .delay 1 (80000,80000,80000) L_0x1f32a90/d;
L_0x1f32c60/d .functor AND 1, L_0x1f30de0, L_0x1f32120, L_0x1f32280, L_0x1f31220;
L_0x1f32c60 .delay 1 (80000,80000,80000) L_0x1f32c60/d;
L_0x1f32e40/d .functor AND 1, L_0x1f305c0, L_0x1f310e0, L_0x1f32280, L_0x1f31220;
L_0x1f32e40 .delay 1 (80000,80000,80000) L_0x1f32e40/d;
L_0x1f32bf0/d .functor AND 1, L_0x1f31600, L_0x1f32120, L_0x1f31180, L_0x1f31220;
L_0x1f32bf0 .delay 1 (80000,80000,80000) L_0x1f32bf0/d;
L_0x1f33220/d .functor AND 1, L_0x1f2eb30, L_0x1f310e0, L_0x1f31180, L_0x1f31220;
L_0x1f33220 .delay 1 (80000,80000,80000) L_0x1f33220/d;
L_0x1f333f0/0/0 .functor OR 1, L_0x1f324f0, L_0x1f326a0, L_0x1f328b0, L_0x1f32c60;
L_0x1f333f0/0/4 .functor OR 1, L_0x1f32e40, L_0x1f32bf0, L_0x1f33220, L_0x1f32a90;
L_0x1f333f0/d .functor OR 1, L_0x1f333f0/0/0, L_0x1f333f0/0/4, C4<0>, C4<0>;
L_0x1f333f0 .delay 1 (160000,160000,160000) L_0x1f333f0/d;
v0x1ecfda0_0 .net "a", 0 0, L_0x1f337e0;  1 drivers
v0x1ecfe60_0 .net "addSub", 0 0, L_0x1f31a40;  1 drivers
v0x1ecff30_0 .net "andRes", 0 0, L_0x1f30de0;  1 drivers
v0x1ed0000_0 .net "b", 0 0, L_0x1f33940;  1 drivers
v0x1ed00d0_0 .net "carryIn", 0 0, L_0x1f31530;  1 drivers
v0x1ed0170_0 .net "carryOut", 0 0, L_0x1f31f20;  1 drivers
v0x1ed0240_0 .net "initialResult", 0 0, L_0x1f333f0;  1 drivers
v0x1ed02e0_0 .net "isAdd", 0 0, L_0x1f324f0;  1 drivers
v0x1ed0380_0 .net "isAnd", 0 0, L_0x1f32c60;  1 drivers
v0x1ed04b0_0 .net "isNand", 0 0, L_0x1f32e40;  1 drivers
v0x1ed0550_0 .net "isNor", 0 0, L_0x1f32bf0;  1 drivers
v0x1ed05f0_0 .net "isOr", 0 0, L_0x1f33220;  1 drivers
v0x1ed06b0_0 .net "isSLT", 0 0, L_0x1f32a90;  1 drivers
v0x1ed0770_0 .net "isSub", 0 0, L_0x1f326a0;  1 drivers
v0x1ed0830_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed08d0_0 .net "isXor", 0 0, L_0x1f328b0;  1 drivers
v0x1ed0990_0 .net "nandRes", 0 0, L_0x1f305c0;  1 drivers
v0x1ed0b40_0 .net "norRes", 0 0, L_0x1f31600;  1 drivers
v0x1ed0be0_0 .net "orRes", 0 0, L_0x1f2eb30;  1 drivers
v0x1ed0c80_0 .net "s0", 0 0, L_0x1f310e0;  1 drivers
v0x1ed0d20_0 .net "s0inv", 0 0, L_0x1f32120;  1 drivers
v0x1ed0de0_0 .net "s1", 0 0, L_0x1f31180;  1 drivers
v0x1ed0ea0_0 .net "s1inv", 0 0, L_0x1f32280;  1 drivers
v0x1ed0f60_0 .net "s2", 0 0, L_0x1f31220;  1 drivers
v0x1ed1020_0 .net "s2inv", 0 0, L_0x1f32340;  1 drivers
v0x1ed10e0_0 .net "xorRes", 0 0, L_0x1f316c0;  1 drivers
S_0x1ecf1a0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1eceea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f31820/d .functor XOR 1, L_0x1f33940, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f31820 .delay 1 (40000,40000,40000) L_0x1f31820/d;
L_0x1f318e0/d .functor XOR 1, L_0x1f337e0, L_0x1f31820, C4<0>, C4<0>;
L_0x1f318e0 .delay 1 (40000,40000,40000) L_0x1f318e0/d;
L_0x1f31a40/d .functor XOR 1, L_0x1f318e0, L_0x1f31530, C4<0>, C4<0>;
L_0x1f31a40 .delay 1 (40000,40000,40000) L_0x1f31a40/d;
L_0x1f31c40/d .functor AND 1, L_0x1f337e0, L_0x1f31820, C4<1>, C4<1>;
L_0x1f31c40 .delay 1 (40000,40000,40000) L_0x1f31c40/d;
L_0x1f31eb0/d .functor AND 1, L_0x1f318e0, L_0x1f31530, C4<1>, C4<1>;
L_0x1f31eb0 .delay 1 (40000,40000,40000) L_0x1f31eb0/d;
L_0x1f31f20/d .functor OR 1, L_0x1f31c40, L_0x1f31eb0, C4<0>, C4<0>;
L_0x1f31f20 .delay 1 (40000,40000,40000) L_0x1f31f20/d;
v0x1ecf430_0 .net "AandB", 0 0, L_0x1f31c40;  1 drivers
v0x1ecf510_0 .net "BxorSub", 0 0, L_0x1f31820;  1 drivers
v0x1ecf5d0_0 .net "a", 0 0, L_0x1f337e0;  alias, 1 drivers
v0x1ecf6a0_0 .net "b", 0 0, L_0x1f33940;  alias, 1 drivers
v0x1ecf760_0 .net "carryin", 0 0, L_0x1f31530;  alias, 1 drivers
v0x1ecf870_0 .net "carryout", 0 0, L_0x1f31f20;  alias, 1 drivers
v0x1ecf930_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ecf9d0_0 .net "res", 0 0, L_0x1f31a40;  alias, 1 drivers
v0x1ecfa90_0 .net "xAorB", 0 0, L_0x1f318e0;  1 drivers
v0x1ecfbe0_0 .net "xAorBandCin", 0 0, L_0x1f31eb0;  1 drivers
S_0x1ed12c0 .scope generate, "genblk1[25]" "genblk1[25]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ed1480 .param/l "i" 0 3 165, +C4<011001>;
S_0x1ed1540 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed12c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f33880/d .functor AND 1, L_0x1f361d0, L_0x1f36330, C4<1>, C4<1>;
L_0x1f33880 .delay 1 (40000,40000,40000) L_0x1f33880/d;
L_0x1f33030/d .functor NAND 1, L_0x1f361d0, L_0x1f36330, C4<1>, C4<1>;
L_0x1f33030 .delay 1 (20000,20000,20000) L_0x1f33030/d;
L_0x1f313b0/d .functor OR 1, L_0x1f361d0, L_0x1f36330, C4<0>, C4<0>;
L_0x1f313b0 .delay 1 (40000,40000,40000) L_0x1f313b0/d;
L_0x1f34090/d .functor NOR 1, L_0x1f361d0, L_0x1f36330, C4<0>, C4<0>;
L_0x1f34090 .delay 1 (20000,20000,20000) L_0x1f34090/d;
L_0x1f34150/d .functor XOR 1, L_0x1f361d0, L_0x1f36330, C4<0>, C4<0>;
L_0x1f34150 .delay 1 (40000,40000,40000) L_0x1f34150/d;
L_0x1f34b40/d .functor NOT 1, L_0x1f33b90, C4<0>, C4<0>, C4<0>;
L_0x1f34b40 .delay 1 (10000,10000,10000) L_0x1f34b40/d;
L_0x1f34ca0/d .functor NOT 1, L_0x1f33c30, C4<0>, C4<0>, C4<0>;
L_0x1f34ca0 .delay 1 (10000,10000,10000) L_0x1f34ca0/d;
L_0x1f34d60/d .functor NOT 1, L_0x1f33cd0, C4<0>, C4<0>, C4<0>;
L_0x1f34d60 .delay 1 (10000,10000,10000) L_0x1f34d60/d;
L_0x1f34f10/d .functor AND 1, L_0x1f344d0, L_0x1f34b40, L_0x1f34ca0, L_0x1f34d60;
L_0x1f34f10 .delay 1 (80000,80000,80000) L_0x1f34f10/d;
L_0x1f350c0/d .functor AND 1, L_0x1f344d0, L_0x1f33b90, L_0x1f34ca0, L_0x1f34d60;
L_0x1f350c0 .delay 1 (80000,80000,80000) L_0x1f350c0/d;
L_0x1f352d0/d .functor AND 1, L_0x1f34150, L_0x1f34b40, L_0x1f33c30, L_0x1f34d60;
L_0x1f352d0 .delay 1 (80000,80000,80000) L_0x1f352d0/d;
L_0x1f354b0/d .functor AND 1, L_0x1f344d0, L_0x1f33b90, L_0x1f33c30, L_0x1f34d60;
L_0x1f354b0 .delay 1 (80000,80000,80000) L_0x1f354b0/d;
L_0x1f35680/d .functor AND 1, L_0x1f33880, L_0x1f34b40, L_0x1f34ca0, L_0x1f33cd0;
L_0x1f35680 .delay 1 (80000,80000,80000) L_0x1f35680/d;
L_0x1f35860/d .functor AND 1, L_0x1f33030, L_0x1f33b90, L_0x1f34ca0, L_0x1f33cd0;
L_0x1f35860 .delay 1 (80000,80000,80000) L_0x1f35860/d;
L_0x1f35610/d .functor AND 1, L_0x1f34090, L_0x1f34b40, L_0x1f33c30, L_0x1f33cd0;
L_0x1f35610 .delay 1 (80000,80000,80000) L_0x1f35610/d;
L_0x1f35c40/d .functor AND 1, L_0x1f313b0, L_0x1f33b90, L_0x1f33c30, L_0x1f33cd0;
L_0x1f35c40 .delay 1 (80000,80000,80000) L_0x1f35c40/d;
L_0x1f35de0/0/0 .functor OR 1, L_0x1f34f10, L_0x1f350c0, L_0x1f352d0, L_0x1f35680;
L_0x1f35de0/0/4 .functor OR 1, L_0x1f35860, L_0x1f35610, L_0x1f35c40, L_0x1f354b0;
L_0x1f35de0/d .functor OR 1, L_0x1f35de0/0/0, L_0x1f35de0/0/4, C4<0>, C4<0>;
L_0x1f35de0 .delay 1 (160000,160000,160000) L_0x1f35de0/d;
v0x1ed2440_0 .net "a", 0 0, L_0x1f361d0;  1 drivers
v0x1ed2500_0 .net "addSub", 0 0, L_0x1f344d0;  1 drivers
v0x1ed25d0_0 .net "andRes", 0 0, L_0x1f33880;  1 drivers
v0x1ed26a0_0 .net "b", 0 0, L_0x1f36330;  1 drivers
v0x1ed2770_0 .net "carryIn", 0 0, L_0x1f33af0;  1 drivers
v0x1ed2810_0 .net "carryOut", 0 0, L_0x1f34940;  1 drivers
v0x1ed28e0_0 .net "initialResult", 0 0, L_0x1f35de0;  1 drivers
v0x1ed2980_0 .net "isAdd", 0 0, L_0x1f34f10;  1 drivers
v0x1ed2a20_0 .net "isAnd", 0 0, L_0x1f35680;  1 drivers
v0x1ed2b50_0 .net "isNand", 0 0, L_0x1f35860;  1 drivers
v0x1ed2bf0_0 .net "isNor", 0 0, L_0x1f35610;  1 drivers
v0x1ed2c90_0 .net "isOr", 0 0, L_0x1f35c40;  1 drivers
v0x1ed2d50_0 .net "isSLT", 0 0, L_0x1f354b0;  1 drivers
v0x1ed2e10_0 .net "isSub", 0 0, L_0x1f350c0;  1 drivers
v0x1ed2ed0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed2f70_0 .net "isXor", 0 0, L_0x1f352d0;  1 drivers
v0x1ed3030_0 .net "nandRes", 0 0, L_0x1f33030;  1 drivers
v0x1ed31e0_0 .net "norRes", 0 0, L_0x1f34090;  1 drivers
v0x1ed3280_0 .net "orRes", 0 0, L_0x1f313b0;  1 drivers
v0x1ed3320_0 .net "s0", 0 0, L_0x1f33b90;  1 drivers
v0x1ed33c0_0 .net "s0inv", 0 0, L_0x1f34b40;  1 drivers
v0x1ed3480_0 .net "s1", 0 0, L_0x1f33c30;  1 drivers
v0x1ed3540_0 .net "s1inv", 0 0, L_0x1f34ca0;  1 drivers
v0x1ed3600_0 .net "s2", 0 0, L_0x1f33cd0;  1 drivers
v0x1ed36c0_0 .net "s2inv", 0 0, L_0x1f34d60;  1 drivers
v0x1ed3780_0 .net "xorRes", 0 0, L_0x1f34150;  1 drivers
S_0x1ed1840 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed1540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f342b0/d .functor XOR 1, L_0x1f36330, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f342b0 .delay 1 (40000,40000,40000) L_0x1f342b0/d;
L_0x1f34370/d .functor XOR 1, L_0x1f361d0, L_0x1f342b0, C4<0>, C4<0>;
L_0x1f34370 .delay 1 (40000,40000,40000) L_0x1f34370/d;
L_0x1f344d0/d .functor XOR 1, L_0x1f34370, L_0x1f33af0, C4<0>, C4<0>;
L_0x1f344d0 .delay 1 (40000,40000,40000) L_0x1f344d0/d;
L_0x1f346d0/d .functor AND 1, L_0x1f361d0, L_0x1f342b0, C4<1>, C4<1>;
L_0x1f346d0 .delay 1 (40000,40000,40000) L_0x1f346d0/d;
L_0x1f31420/d .functor AND 1, L_0x1f34370, L_0x1f33af0, C4<1>, C4<1>;
L_0x1f31420 .delay 1 (40000,40000,40000) L_0x1f31420/d;
L_0x1f34940/d .functor OR 1, L_0x1f346d0, L_0x1f31420, C4<0>, C4<0>;
L_0x1f34940 .delay 1 (40000,40000,40000) L_0x1f34940/d;
v0x1ed1ad0_0 .net "AandB", 0 0, L_0x1f346d0;  1 drivers
v0x1ed1bb0_0 .net "BxorSub", 0 0, L_0x1f342b0;  1 drivers
v0x1ed1c70_0 .net "a", 0 0, L_0x1f361d0;  alias, 1 drivers
v0x1ed1d40_0 .net "b", 0 0, L_0x1f36330;  alias, 1 drivers
v0x1ed1e00_0 .net "carryin", 0 0, L_0x1f33af0;  alias, 1 drivers
v0x1ed1f10_0 .net "carryout", 0 0, L_0x1f34940;  alias, 1 drivers
v0x1ed1fd0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed2070_0 .net "res", 0 0, L_0x1f344d0;  alias, 1 drivers
v0x1ed2130_0 .net "xAorB", 0 0, L_0x1f34370;  1 drivers
v0x1ed2280_0 .net "xAorBandCin", 0 0, L_0x1f31420;  1 drivers
S_0x1ed3960 .scope generate, "genblk1[26]" "genblk1[26]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ed3b20 .param/l "i" 0 3 165, +C4<011010>;
S_0x1ed3be0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f36270/d .functor AND 1, L_0x1f38c30, L_0x1f38d90, C4<1>, C4<1>;
L_0x1f36270 .delay 1 (40000,40000,40000) L_0x1f36270/d;
L_0x1f35a50/d .functor NAND 1, L_0x1f38c30, L_0x1f38d90, C4<1>, C4<1>;
L_0x1f35a50 .delay 1 (20000,20000,20000) L_0x1f35a50/d;
L_0x1f33eb0/d .functor OR 1, L_0x1f38c30, L_0x1f38d90, C4<0>, C4<0>;
L_0x1f33eb0 .delay 1 (40000,40000,40000) L_0x1f33eb0/d;
L_0x1f36af0/d .functor NOR 1, L_0x1f38c30, L_0x1f38d90, C4<0>, C4<0>;
L_0x1f36af0 .delay 1 (20000,20000,20000) L_0x1f36af0/d;
L_0x1f36bb0/d .functor XOR 1, L_0x1f38c30, L_0x1f38d90, C4<0>, C4<0>;
L_0x1f36bb0 .delay 1 (40000,40000,40000) L_0x1f36bb0/d;
L_0x1f375c0/d .functor NOT 1, L_0x1f36580, C4<0>, C4<0>, C4<0>;
L_0x1f375c0 .delay 1 (10000,10000,10000) L_0x1f375c0/d;
L_0x1f37720/d .functor NOT 1, L_0x1f36620, C4<0>, C4<0>, C4<0>;
L_0x1f37720 .delay 1 (10000,10000,10000) L_0x1f37720/d;
L_0x1f377e0/d .functor NOT 1, L_0x1f366c0, C4<0>, C4<0>, C4<0>;
L_0x1f377e0 .delay 1 (10000,10000,10000) L_0x1f377e0/d;
L_0x1f37990/d .functor AND 1, L_0x1f36ee0, L_0x1f375c0, L_0x1f37720, L_0x1f377e0;
L_0x1f37990 .delay 1 (80000,80000,80000) L_0x1f37990/d;
L_0x1f37b40/d .functor AND 1, L_0x1f36ee0, L_0x1f36580, L_0x1f37720, L_0x1f377e0;
L_0x1f37b40 .delay 1 (80000,80000,80000) L_0x1f37b40/d;
L_0x1f37d50/d .functor AND 1, L_0x1f36bb0, L_0x1f375c0, L_0x1f36620, L_0x1f377e0;
L_0x1f37d50 .delay 1 (80000,80000,80000) L_0x1f37d50/d;
L_0x1f37f30/d .functor AND 1, L_0x1f36ee0, L_0x1f36580, L_0x1f36620, L_0x1f377e0;
L_0x1f37f30 .delay 1 (80000,80000,80000) L_0x1f37f30/d;
L_0x1f38100/d .functor AND 1, L_0x1f36270, L_0x1f375c0, L_0x1f37720, L_0x1f366c0;
L_0x1f38100 .delay 1 (80000,80000,80000) L_0x1f38100/d;
L_0x1f382e0/d .functor AND 1, L_0x1f35a50, L_0x1f36580, L_0x1f37720, L_0x1f366c0;
L_0x1f382e0 .delay 1 (80000,80000,80000) L_0x1f382e0/d;
L_0x1f38090/d .functor AND 1, L_0x1f36af0, L_0x1f375c0, L_0x1f36620, L_0x1f366c0;
L_0x1f38090 .delay 1 (80000,80000,80000) L_0x1f38090/d;
L_0x1f38670/d .functor AND 1, L_0x1f33eb0, L_0x1f36580, L_0x1f36620, L_0x1f366c0;
L_0x1f38670 .delay 1 (80000,80000,80000) L_0x1f38670/d;
L_0x1f38840/0/0 .functor OR 1, L_0x1f37990, L_0x1f37b40, L_0x1f37d50, L_0x1f38100;
L_0x1f38840/0/4 .functor OR 1, L_0x1f382e0, L_0x1f38090, L_0x1f38670, L_0x1f37f30;
L_0x1f38840/d .functor OR 1, L_0x1f38840/0/0, L_0x1f38840/0/4, C4<0>, C4<0>;
L_0x1f38840 .delay 1 (160000,160000,160000) L_0x1f38840/d;
v0x1ed4ae0_0 .net "a", 0 0, L_0x1f38c30;  1 drivers
v0x1ed4ba0_0 .net "addSub", 0 0, L_0x1f36ee0;  1 drivers
v0x1ed4c70_0 .net "andRes", 0 0, L_0x1f36270;  1 drivers
v0x1ed4d40_0 .net "b", 0 0, L_0x1f38d90;  1 drivers
v0x1ed4e10_0 .net "carryIn", 0 0, L_0x1f364e0;  1 drivers
v0x1ed4eb0_0 .net "carryOut", 0 0, L_0x1f373c0;  1 drivers
v0x1ed4f80_0 .net "initialResult", 0 0, L_0x1f38840;  1 drivers
v0x1ed5020_0 .net "isAdd", 0 0, L_0x1f37990;  1 drivers
v0x1ed50c0_0 .net "isAnd", 0 0, L_0x1f38100;  1 drivers
v0x1ed51f0_0 .net "isNand", 0 0, L_0x1f382e0;  1 drivers
v0x1ed5290_0 .net "isNor", 0 0, L_0x1f38090;  1 drivers
v0x1ed5330_0 .net "isOr", 0 0, L_0x1f38670;  1 drivers
v0x1ed53f0_0 .net "isSLT", 0 0, L_0x1f37f30;  1 drivers
v0x1ed54b0_0 .net "isSub", 0 0, L_0x1f37b40;  1 drivers
v0x1ed5570_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed5610_0 .net "isXor", 0 0, L_0x1f37d50;  1 drivers
v0x1ed56d0_0 .net "nandRes", 0 0, L_0x1f35a50;  1 drivers
v0x1ed5880_0 .net "norRes", 0 0, L_0x1f36af0;  1 drivers
v0x1ed5920_0 .net "orRes", 0 0, L_0x1f33eb0;  1 drivers
v0x1ed59c0_0 .net "s0", 0 0, L_0x1f36580;  1 drivers
v0x1ed5a60_0 .net "s0inv", 0 0, L_0x1f375c0;  1 drivers
v0x1ed5b20_0 .net "s1", 0 0, L_0x1f36620;  1 drivers
v0x1ed5be0_0 .net "s1inv", 0 0, L_0x1f37720;  1 drivers
v0x1ed5ca0_0 .net "s2", 0 0, L_0x1f366c0;  1 drivers
v0x1ed5d60_0 .net "s2inv", 0 0, L_0x1f377e0;  1 drivers
v0x1ed5e20_0 .net "xorRes", 0 0, L_0x1f36bb0;  1 drivers
S_0x1ed3ee0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed3be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f36d10/d .functor XOR 1, L_0x1f38d90, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f36d10 .delay 1 (40000,40000,40000) L_0x1f36d10/d;
L_0x1f36d80/d .functor XOR 1, L_0x1f38c30, L_0x1f36d10, C4<0>, C4<0>;
L_0x1f36d80 .delay 1 (40000,40000,40000) L_0x1f36d80/d;
L_0x1f36ee0/d .functor XOR 1, L_0x1f36d80, L_0x1f364e0, C4<0>, C4<0>;
L_0x1f36ee0 .delay 1 (40000,40000,40000) L_0x1f36ee0/d;
L_0x1f370e0/d .functor AND 1, L_0x1f38c30, L_0x1f36d10, C4<1>, C4<1>;
L_0x1f370e0 .delay 1 (40000,40000,40000) L_0x1f370e0/d;
L_0x1f37350/d .functor AND 1, L_0x1f36d80, L_0x1f364e0, C4<1>, C4<1>;
L_0x1f37350 .delay 1 (40000,40000,40000) L_0x1f37350/d;
L_0x1f373c0/d .functor OR 1, L_0x1f370e0, L_0x1f37350, C4<0>, C4<0>;
L_0x1f373c0 .delay 1 (40000,40000,40000) L_0x1f373c0/d;
v0x1ed4190_0 .net "AandB", 0 0, L_0x1f370e0;  1 drivers
v0x1ed4250_0 .net "BxorSub", 0 0, L_0x1f36d10;  1 drivers
v0x1ed4310_0 .net "a", 0 0, L_0x1f38c30;  alias, 1 drivers
v0x1ed43e0_0 .net "b", 0 0, L_0x1f38d90;  alias, 1 drivers
v0x1ed44a0_0 .net "carryin", 0 0, L_0x1f364e0;  alias, 1 drivers
v0x1ed45b0_0 .net "carryout", 0 0, L_0x1f373c0;  alias, 1 drivers
v0x1ed4670_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed4710_0 .net "res", 0 0, L_0x1f36ee0;  alias, 1 drivers
v0x1ed47d0_0 .net "xAorB", 0 0, L_0x1f36d80;  1 drivers
v0x1ed4920_0 .net "xAorBandCin", 0 0, L_0x1f37350;  1 drivers
S_0x1ed6000 .scope generate, "genblk1[27]" "genblk1[27]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ed61c0 .param/l "i" 0 3 165, +C4<011011>;
S_0x1ed6280 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed6000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f38cd0/d .functor AND 1, L_0x1f3b640, L_0x1f3b7a0, C4<1>, C4<1>;
L_0x1f38cd0 .delay 1 (40000,40000,40000) L_0x1f38cd0/d;
L_0x1f36960/d .functor NAND 1, L_0x1f3b640, L_0x1f3b7a0, C4<1>, C4<1>;
L_0x1f36960 .delay 1 (20000,20000,20000) L_0x1f36960/d;
L_0x1f36800/d .functor OR 1, L_0x1f3b640, L_0x1f3b7a0, C4<0>, C4<0>;
L_0x1f36800 .delay 1 (40000,40000,40000) L_0x1f36800/d;
L_0x1f39540/d .functor NOR 1, L_0x1f3b640, L_0x1f3b7a0, C4<0>, C4<0>;
L_0x1f39540 .delay 1 (20000,20000,20000) L_0x1f39540/d;
L_0x1f39600/d .functor XOR 1, L_0x1f3b640, L_0x1f3b7a0, C4<0>, C4<0>;
L_0x1f39600 .delay 1 (40000,40000,40000) L_0x1f39600/d;
L_0x1f3a040/d .functor NOT 1, L_0x1f38fe0, C4<0>, C4<0>, C4<0>;
L_0x1f3a040 .delay 1 (10000,10000,10000) L_0x1f3a040/d;
L_0x1ed7820/d .functor NOT 1, L_0x1f39080, C4<0>, C4<0>, C4<0>;
L_0x1ed7820 .delay 1 (10000,10000,10000) L_0x1ed7820/d;
L_0x1f3a1f0/d .functor NOT 1, L_0x1f39120, C4<0>, C4<0>, C4<0>;
L_0x1f3a1f0 .delay 1 (10000,10000,10000) L_0x1f3a1f0/d;
L_0x1f3a3a0/d .functor AND 1, L_0x1f39980, L_0x1f3a040, L_0x1ed7820, L_0x1f3a1f0;
L_0x1f3a3a0 .delay 1 (80000,80000,80000) L_0x1f3a3a0/d;
L_0x1f3a550/d .functor AND 1, L_0x1f39980, L_0x1f38fe0, L_0x1ed7820, L_0x1f3a1f0;
L_0x1f3a550 .delay 1 (80000,80000,80000) L_0x1f3a550/d;
L_0x1f3a760/d .functor AND 1, L_0x1f39600, L_0x1f3a040, L_0x1f39080, L_0x1f3a1f0;
L_0x1f3a760 .delay 1 (80000,80000,80000) L_0x1f3a760/d;
L_0x1f3a940/d .functor AND 1, L_0x1f39980, L_0x1f38fe0, L_0x1f39080, L_0x1f3a1f0;
L_0x1f3a940 .delay 1 (80000,80000,80000) L_0x1f3a940/d;
L_0x1f3ab10/d .functor AND 1, L_0x1f38cd0, L_0x1f3a040, L_0x1ed7820, L_0x1f39120;
L_0x1f3ab10 .delay 1 (80000,80000,80000) L_0x1f3ab10/d;
L_0x1f3acf0/d .functor AND 1, L_0x1f36960, L_0x1f38fe0, L_0x1ed7820, L_0x1f39120;
L_0x1f3acf0 .delay 1 (80000,80000,80000) L_0x1f3acf0/d;
L_0x1f3aaa0/d .functor AND 1, L_0x1f39540, L_0x1f3a040, L_0x1f39080, L_0x1f39120;
L_0x1f3aaa0 .delay 1 (80000,80000,80000) L_0x1f3aaa0/d;
L_0x1f3b080/d .functor AND 1, L_0x1f36800, L_0x1f38fe0, L_0x1f39080, L_0x1f39120;
L_0x1f3b080 .delay 1 (80000,80000,80000) L_0x1f3b080/d;
L_0x1f3b250/0/0 .functor OR 1, L_0x1f3a3a0, L_0x1f3a550, L_0x1f3a760, L_0x1f3ab10;
L_0x1f3b250/0/4 .functor OR 1, L_0x1f3acf0, L_0x1f3aaa0, L_0x1f3b080, L_0x1f3a940;
L_0x1f3b250/d .functor OR 1, L_0x1f3b250/0/0, L_0x1f3b250/0/4, C4<0>, C4<0>;
L_0x1f3b250 .delay 1 (160000,160000,160000) L_0x1f3b250/d;
v0x1ed7180_0 .net "a", 0 0, L_0x1f3b640;  1 drivers
v0x1ed7240_0 .net "addSub", 0 0, L_0x1f39980;  1 drivers
v0x1ed7310_0 .net "andRes", 0 0, L_0x1f38cd0;  1 drivers
v0x1ed73e0_0 .net "b", 0 0, L_0x1f3b7a0;  1 drivers
v0x1ed74b0_0 .net "carryIn", 0 0, L_0x1f38f40;  1 drivers
v0x1ed7550_0 .net "carryOut", 0 0, L_0x1f39e40;  1 drivers
v0x1ed7620_0 .net "initialResult", 0 0, L_0x1f3b250;  1 drivers
v0x1ed76c0_0 .net "isAdd", 0 0, L_0x1f3a3a0;  1 drivers
v0x1ed7760_0 .net "isAnd", 0 0, L_0x1f3ab10;  1 drivers
v0x1ed7890_0 .net "isNand", 0 0, L_0x1f3acf0;  1 drivers
v0x1ed7930_0 .net "isNor", 0 0, L_0x1f3aaa0;  1 drivers
v0x1ed79d0_0 .net "isOr", 0 0, L_0x1f3b080;  1 drivers
v0x1ed7a90_0 .net "isSLT", 0 0, L_0x1f3a940;  1 drivers
v0x1ed7b50_0 .net "isSub", 0 0, L_0x1f3a550;  1 drivers
v0x1ed7c10_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed7cb0_0 .net "isXor", 0 0, L_0x1f3a760;  1 drivers
v0x1ed7d70_0 .net "nandRes", 0 0, L_0x1f36960;  1 drivers
v0x1ed7f20_0 .net "norRes", 0 0, L_0x1f39540;  1 drivers
v0x1ed7fc0_0 .net "orRes", 0 0, L_0x1f36800;  1 drivers
v0x1ed8060_0 .net "s0", 0 0, L_0x1f38fe0;  1 drivers
v0x1ed8100_0 .net "s0inv", 0 0, L_0x1f3a040;  1 drivers
v0x1ed81c0_0 .net "s1", 0 0, L_0x1f39080;  1 drivers
v0x1ed8280_0 .net "s1inv", 0 0, L_0x1ed7820;  1 drivers
v0x1ed8340_0 .net "s2", 0 0, L_0x1f39120;  1 drivers
v0x1ed8400_0 .net "s2inv", 0 0, L_0x1f3a1f0;  1 drivers
v0x1ed84c0_0 .net "xorRes", 0 0, L_0x1f39600;  1 drivers
S_0x1ed6580 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed6280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f39760/d .functor XOR 1, L_0x1f3b7a0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f39760 .delay 1 (40000,40000,40000) L_0x1f39760/d;
L_0x1f39820/d .functor XOR 1, L_0x1f3b640, L_0x1f39760, C4<0>, C4<0>;
L_0x1f39820 .delay 1 (40000,40000,40000) L_0x1f39820/d;
L_0x1f39980/d .functor XOR 1, L_0x1f39820, L_0x1f38f40, C4<0>, C4<0>;
L_0x1f39980 .delay 1 (40000,40000,40000) L_0x1f39980/d;
L_0x1f39b80/d .functor AND 1, L_0x1f3b640, L_0x1f39760, C4<1>, C4<1>;
L_0x1f39b80 .delay 1 (40000,40000,40000) L_0x1f39b80/d;
L_0x1f36870/d .functor AND 1, L_0x1f39820, L_0x1f38f40, C4<1>, C4<1>;
L_0x1f36870 .delay 1 (40000,40000,40000) L_0x1f36870/d;
L_0x1f39e40/d .functor OR 1, L_0x1f39b80, L_0x1f36870, C4<0>, C4<0>;
L_0x1f39e40 .delay 1 (40000,40000,40000) L_0x1f39e40/d;
v0x1ed6810_0 .net "AandB", 0 0, L_0x1f39b80;  1 drivers
v0x1ed68f0_0 .net "BxorSub", 0 0, L_0x1f39760;  1 drivers
v0x1ed69b0_0 .net "a", 0 0, L_0x1f3b640;  alias, 1 drivers
v0x1ed6a80_0 .net "b", 0 0, L_0x1f3b7a0;  alias, 1 drivers
v0x1ed6b40_0 .net "carryin", 0 0, L_0x1f38f40;  alias, 1 drivers
v0x1ed6c50_0 .net "carryout", 0 0, L_0x1f39e40;  alias, 1 drivers
v0x1ed6d10_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed6db0_0 .net "res", 0 0, L_0x1f39980;  alias, 1 drivers
v0x1ed6e70_0 .net "xAorB", 0 0, L_0x1f39820;  1 drivers
v0x1ed6fc0_0 .net "xAorBandCin", 0 0, L_0x1f36870;  1 drivers
S_0x1ed86a0 .scope generate, "genblk1[28]" "genblk1[28]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ed8860 .param/l "i" 0 3 165, +C4<011100>;
S_0x1ed8920 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1ed86a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f3b6e0/d .functor AND 1, L_0x1f3e080, L_0x1f3e1e0, C4<1>, C4<1>;
L_0x1f3b6e0 .delay 1 (40000,40000,40000) L_0x1f3b6e0/d;
L_0x1f3aee0/d .functor NAND 1, L_0x1f3e080, L_0x1f3e1e0, C4<1>, C4<1>;
L_0x1f3aee0 .delay 1 (20000,20000,20000) L_0x1f3aee0/d;
L_0x1f39260/d .functor OR 1, L_0x1f3e080, L_0x1f3e1e0, C4<0>, C4<0>;
L_0x1f39260 .delay 1 (40000,40000,40000) L_0x1f39260/d;
L_0x1f3bf30/d .functor NOR 1, L_0x1f3e080, L_0x1f3e1e0, C4<0>, C4<0>;
L_0x1f3bf30 .delay 1 (20000,20000,20000) L_0x1f3bf30/d;
L_0x1f3bff0/d .functor XOR 1, L_0x1f3e080, L_0x1f3e1e0, C4<0>, C4<0>;
L_0x1f3bff0 .delay 1 (40000,40000,40000) L_0x1f3bff0/d;
L_0x1f3ca80/d .functor NOT 1, L_0x1f3e4c0, C4<0>, C4<0>, C4<0>;
L_0x1f3ca80 .delay 1 (10000,10000,10000) L_0x1f3ca80/d;
L_0x1ed9ec0/d .functor NOT 1, L_0x1f3b950, C4<0>, C4<0>, C4<0>;
L_0x1ed9ec0 .delay 1 (10000,10000,10000) L_0x1ed9ec0/d;
L_0x1f3cc30/d .functor NOT 1, L_0x1f3b9f0, C4<0>, C4<0>, C4<0>;
L_0x1f3cc30 .delay 1 (10000,10000,10000) L_0x1f3cc30/d;
L_0x1f3cde0/d .functor AND 1, L_0x1f3c3c0, L_0x1f3ca80, L_0x1ed9ec0, L_0x1f3cc30;
L_0x1f3cde0 .delay 1 (80000,80000,80000) L_0x1f3cde0/d;
L_0x1f3cf90/d .functor AND 1, L_0x1f3c3c0, L_0x1f3e4c0, L_0x1ed9ec0, L_0x1f3cc30;
L_0x1f3cf90 .delay 1 (80000,80000,80000) L_0x1f3cf90/d;
L_0x1f3d1a0/d .functor AND 1, L_0x1f3bff0, L_0x1f3ca80, L_0x1f3b950, L_0x1f3cc30;
L_0x1f3d1a0 .delay 1 (80000,80000,80000) L_0x1f3d1a0/d;
L_0x1f3d380/d .functor AND 1, L_0x1f3c3c0, L_0x1f3e4c0, L_0x1f3b950, L_0x1f3cc30;
L_0x1f3d380 .delay 1 (80000,80000,80000) L_0x1f3d380/d;
L_0x1f3d550/d .functor AND 1, L_0x1f3b6e0, L_0x1f3ca80, L_0x1ed9ec0, L_0x1f3b9f0;
L_0x1f3d550 .delay 1 (80000,80000,80000) L_0x1f3d550/d;
L_0x1f3d730/d .functor AND 1, L_0x1f3aee0, L_0x1f3e4c0, L_0x1ed9ec0, L_0x1f3b9f0;
L_0x1f3d730 .delay 1 (80000,80000,80000) L_0x1f3d730/d;
L_0x1f3d4e0/d .functor AND 1, L_0x1f3bf30, L_0x1f3ca80, L_0x1f3b950, L_0x1f3b9f0;
L_0x1f3d4e0 .delay 1 (80000,80000,80000) L_0x1f3d4e0/d;
L_0x1f3dac0/d .functor AND 1, L_0x1f39260, L_0x1f3e4c0, L_0x1f3b950, L_0x1f3b9f0;
L_0x1f3dac0 .delay 1 (80000,80000,80000) L_0x1f3dac0/d;
L_0x1f3dc90/0/0 .functor OR 1, L_0x1f3cde0, L_0x1f3cf90, L_0x1f3d1a0, L_0x1f3d550;
L_0x1f3dc90/0/4 .functor OR 1, L_0x1f3d730, L_0x1f3d4e0, L_0x1f3dac0, L_0x1f3d380;
L_0x1f3dc90/d .functor OR 1, L_0x1f3dc90/0/0, L_0x1f3dc90/0/4, C4<0>, C4<0>;
L_0x1f3dc90 .delay 1 (160000,160000,160000) L_0x1f3dc90/d;
v0x1ed9820_0 .net "a", 0 0, L_0x1f3e080;  1 drivers
v0x1ed98e0_0 .net "addSub", 0 0, L_0x1f3c3c0;  1 drivers
v0x1ed99b0_0 .net "andRes", 0 0, L_0x1f3b6e0;  1 drivers
v0x1ed9a80_0 .net "b", 0 0, L_0x1f3e1e0;  1 drivers
v0x1ed9b50_0 .net "carryIn", 0 0, L_0x1f3e390;  1 drivers
v0x1ed9bf0_0 .net "carryOut", 0 0, L_0x1f3c880;  1 drivers
v0x1ed9cc0_0 .net "initialResult", 0 0, L_0x1f3dc90;  1 drivers
v0x1ed9d60_0 .net "isAdd", 0 0, L_0x1f3cde0;  1 drivers
v0x1ed9e00_0 .net "isAnd", 0 0, L_0x1f3d550;  1 drivers
v0x1ed9f30_0 .net "isNand", 0 0, L_0x1f3d730;  1 drivers
v0x1ed9fd0_0 .net "isNor", 0 0, L_0x1f3d4e0;  1 drivers
v0x1eda070_0 .net "isOr", 0 0, L_0x1f3dac0;  1 drivers
v0x1eda130_0 .net "isSLT", 0 0, L_0x1f3d380;  1 drivers
v0x1eda1f0_0 .net "isSub", 0 0, L_0x1f3cf90;  1 drivers
v0x1eda2b0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1eda350_0 .net "isXor", 0 0, L_0x1f3d1a0;  1 drivers
v0x1eda410_0 .net "nandRes", 0 0, L_0x1f3aee0;  1 drivers
v0x1eda5c0_0 .net "norRes", 0 0, L_0x1f3bf30;  1 drivers
v0x1eda660_0 .net "orRes", 0 0, L_0x1f39260;  1 drivers
v0x1eda700_0 .net "s0", 0 0, L_0x1f3e4c0;  1 drivers
v0x1eda7a0_0 .net "s0inv", 0 0, L_0x1f3ca80;  1 drivers
v0x1eda860_0 .net "s1", 0 0, L_0x1f3b950;  1 drivers
v0x1eda920_0 .net "s1inv", 0 0, L_0x1ed9ec0;  1 drivers
v0x1eda9e0_0 .net "s2", 0 0, L_0x1f3b9f0;  1 drivers
v0x1edaaa0_0 .net "s2inv", 0 0, L_0x1f3cc30;  1 drivers
v0x1edab60_0 .net "xorRes", 0 0, L_0x1f3bff0;  1 drivers
S_0x1ed8c20 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1ed8920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f3c150/d .functor XOR 1, L_0x1f3e1e0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f3c150 .delay 1 (40000,40000,40000) L_0x1f3c150/d;
L_0x1f3c210/d .functor XOR 1, L_0x1f3e080, L_0x1f3c150, C4<0>, C4<0>;
L_0x1f3c210 .delay 1 (40000,40000,40000) L_0x1f3c210/d;
L_0x1f3c3c0/d .functor XOR 1, L_0x1f3c210, L_0x1f3e390, C4<0>, C4<0>;
L_0x1f3c3c0 .delay 1 (40000,40000,40000) L_0x1f3c3c0/d;
L_0x1f3c5c0/d .functor AND 1, L_0x1f3e080, L_0x1f3c150, C4<1>, C4<1>;
L_0x1f3c5c0 .delay 1 (40000,40000,40000) L_0x1f3c5c0/d;
L_0x1f392d0/d .functor AND 1, L_0x1f3c210, L_0x1f3e390, C4<1>, C4<1>;
L_0x1f392d0 .delay 1 (40000,40000,40000) L_0x1f392d0/d;
L_0x1f3c880/d .functor OR 1, L_0x1f3c5c0, L_0x1f392d0, C4<0>, C4<0>;
L_0x1f3c880 .delay 1 (40000,40000,40000) L_0x1f3c880/d;
v0x1ed8eb0_0 .net "AandB", 0 0, L_0x1f3c5c0;  1 drivers
v0x1ed8f90_0 .net "BxorSub", 0 0, L_0x1f3c150;  1 drivers
v0x1ed9050_0 .net "a", 0 0, L_0x1f3e080;  alias, 1 drivers
v0x1ed9120_0 .net "b", 0 0, L_0x1f3e1e0;  alias, 1 drivers
v0x1ed91e0_0 .net "carryin", 0 0, L_0x1f3e390;  alias, 1 drivers
v0x1ed92f0_0 .net "carryout", 0 0, L_0x1f3c880;  alias, 1 drivers
v0x1ed93b0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ed9450_0 .net "res", 0 0, L_0x1f3c3c0;  alias, 1 drivers
v0x1ed9510_0 .net "xAorB", 0 0, L_0x1f3c210;  1 drivers
v0x1ed9660_0 .net "xAorBandCin", 0 0, L_0x1f392d0;  1 drivers
S_0x1edad40 .scope generate, "genblk1[29]" "genblk1[29]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1edaf00 .param/l "i" 0 3 165, +C4<011101>;
S_0x1edafc0 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1edad40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f3e120/d .functor AND 1, L_0x1f40af0, L_0x1f40c50, C4<1>, C4<1>;
L_0x1f3e120 .delay 1 (40000,40000,40000) L_0x1f3e120/d;
L_0x1f3d920/d .functor NAND 1, L_0x1f40af0, L_0x1f40c50, C4<1>, C4<1>;
L_0x1f3d920 .delay 1 (20000,20000,20000) L_0x1f3d920/d;
L_0x1f3bb80/d .functor OR 1, L_0x1f40af0, L_0x1f40c50, C4<0>, C4<0>;
L_0x1f3bb80 .delay 1 (40000,40000,40000) L_0x1f3bb80/d;
L_0x1f3bd20/d .functor NOR 1, L_0x1f40af0, L_0x1f40c50, C4<0>, C4<0>;
L_0x1f3bd20 .delay 1 (20000,20000,20000) L_0x1f3bd20/d;
L_0x1f3eae0/d .functor XOR 1, L_0x1f40af0, L_0x1f40c50, C4<0>, C4<0>;
L_0x1f3eae0 .delay 1 (40000,40000,40000) L_0x1f3eae0/d;
L_0x1f3f4a0/d .functor NOT 1, L_0x1f3e600, C4<0>, C4<0>, C4<0>;
L_0x1f3f4a0 .delay 1 (10000,10000,10000) L_0x1f3f4a0/d;
L_0x1edc560/d .functor NOT 1, L_0x1f3e6a0, C4<0>, C4<0>, C4<0>;
L_0x1edc560 .delay 1 (10000,10000,10000) L_0x1edc560/d;
L_0x1f3f650/d .functor NOT 1, L_0x1f3e740, C4<0>, C4<0>, C4<0>;
L_0x1f3f650 .delay 1 (10000,10000,10000) L_0x1f3f650/d;
L_0x1f3f800/d .functor AND 1, L_0x1f3edc0, L_0x1f3f4a0, L_0x1edc560, L_0x1f3f650;
L_0x1f3f800 .delay 1 (80000,80000,80000) L_0x1f3f800/d;
L_0x1f3fa00/d .functor AND 1, L_0x1f3edc0, L_0x1f3e600, L_0x1edc560, L_0x1f3f650;
L_0x1f3fa00 .delay 1 (80000,80000,80000) L_0x1f3fa00/d;
L_0x1f3fc10/d .functor AND 1, L_0x1f3eae0, L_0x1f3f4a0, L_0x1f3e6a0, L_0x1f3f650;
L_0x1f3fc10 .delay 1 (80000,80000,80000) L_0x1f3fc10/d;
L_0x1f3fdf0/d .functor AND 1, L_0x1f3edc0, L_0x1f3e600, L_0x1f3e6a0, L_0x1f3f650;
L_0x1f3fdf0 .delay 1 (80000,80000,80000) L_0x1f3fdf0/d;
L_0x1f3ffc0/d .functor AND 1, L_0x1f3e120, L_0x1f3f4a0, L_0x1edc560, L_0x1f3e740;
L_0x1f3ffc0 .delay 1 (80000,80000,80000) L_0x1f3ffc0/d;
L_0x1f401a0/d .functor AND 1, L_0x1f3d920, L_0x1f3e600, L_0x1edc560, L_0x1f3e740;
L_0x1f401a0 .delay 1 (80000,80000,80000) L_0x1f401a0/d;
L_0x1f3ff50/d .functor AND 1, L_0x1f3bd20, L_0x1f3f4a0, L_0x1f3e6a0, L_0x1f3e740;
L_0x1f3ff50 .delay 1 (80000,80000,80000) L_0x1f3ff50/d;
L_0x1f40530/d .functor AND 1, L_0x1f3bb80, L_0x1f3e600, L_0x1f3e6a0, L_0x1f3e740;
L_0x1f40530 .delay 1 (80000,80000,80000) L_0x1f40530/d;
L_0x1f40700/0/0 .functor OR 1, L_0x1f3f800, L_0x1f3fa00, L_0x1f3fc10, L_0x1f3ffc0;
L_0x1f40700/0/4 .functor OR 1, L_0x1f401a0, L_0x1f3ff50, L_0x1f40530, L_0x1f3fdf0;
L_0x1f40700/d .functor OR 1, L_0x1f40700/0/0, L_0x1f40700/0/4, C4<0>, C4<0>;
L_0x1f40700 .delay 1 (160000,160000,160000) L_0x1f40700/d;
v0x1edbec0_0 .net "a", 0 0, L_0x1f40af0;  1 drivers
v0x1edbf80_0 .net "addSub", 0 0, L_0x1f3edc0;  1 drivers
v0x1edc050_0 .net "andRes", 0 0, L_0x1f3e120;  1 drivers
v0x1edc120_0 .net "b", 0 0, L_0x1f40c50;  1 drivers
v0x1edc1f0_0 .net "carryIn", 0 0, L_0x1f3e560;  1 drivers
v0x1edc290_0 .net "carryOut", 0 0, L_0x1f3f2a0;  1 drivers
v0x1edc360_0 .net "initialResult", 0 0, L_0x1f40700;  1 drivers
v0x1edc400_0 .net "isAdd", 0 0, L_0x1f3f800;  1 drivers
v0x1edc4a0_0 .net "isAnd", 0 0, L_0x1f3ffc0;  1 drivers
v0x1edc5d0_0 .net "isNand", 0 0, L_0x1f401a0;  1 drivers
v0x1edc670_0 .net "isNor", 0 0, L_0x1f3ff50;  1 drivers
v0x1edc710_0 .net "isOr", 0 0, L_0x1f40530;  1 drivers
v0x1edc7d0_0 .net "isSLT", 0 0, L_0x1f3fdf0;  1 drivers
v0x1edc890_0 .net "isSub", 0 0, L_0x1f3fa00;  1 drivers
v0x1edc950_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1edc9f0_0 .net "isXor", 0 0, L_0x1f3fc10;  1 drivers
v0x1edcab0_0 .net "nandRes", 0 0, L_0x1f3d920;  1 drivers
v0x1edcc60_0 .net "norRes", 0 0, L_0x1f3bd20;  1 drivers
v0x1edcd00_0 .net "orRes", 0 0, L_0x1f3bb80;  1 drivers
v0x1edcda0_0 .net "s0", 0 0, L_0x1f3e600;  1 drivers
v0x1edce40_0 .net "s0inv", 0 0, L_0x1f3f4a0;  1 drivers
v0x1edcf00_0 .net "s1", 0 0, L_0x1f3e6a0;  1 drivers
v0x1edcfc0_0 .net "s1inv", 0 0, L_0x1edc560;  1 drivers
v0x1edd080_0 .net "s2", 0 0, L_0x1f3e740;  1 drivers
v0x1edd140_0 .net "s2inv", 0 0, L_0x1f3f650;  1 drivers
v0x1edd200_0 .net "xorRes", 0 0, L_0x1f3eae0;  1 drivers
S_0x1edb2c0 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1edafc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f3eb50/d .functor XOR 1, L_0x1f40c50, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f3eb50 .delay 1 (40000,40000,40000) L_0x1f3eb50/d;
L_0x1f3ecb0/d .functor XOR 1, L_0x1f40af0, L_0x1f3eb50, C4<0>, C4<0>;
L_0x1f3ecb0 .delay 1 (40000,40000,40000) L_0x1f3ecb0/d;
L_0x1f3edc0/d .functor XOR 1, L_0x1f3ecb0, L_0x1f3e560, C4<0>, C4<0>;
L_0x1f3edc0 .delay 1 (40000,40000,40000) L_0x1f3edc0/d;
L_0x1f3efc0/d .functor AND 1, L_0x1f40af0, L_0x1f3eb50, C4<1>, C4<1>;
L_0x1f3efc0 .delay 1 (40000,40000,40000) L_0x1f3efc0/d;
L_0x1f3f230/d .functor AND 1, L_0x1f3ecb0, L_0x1f3e560, C4<1>, C4<1>;
L_0x1f3f230 .delay 1 (40000,40000,40000) L_0x1f3f230/d;
L_0x1f3f2a0/d .functor OR 1, L_0x1f3efc0, L_0x1f3f230, C4<0>, C4<0>;
L_0x1f3f2a0 .delay 1 (40000,40000,40000) L_0x1f3f2a0/d;
v0x1edb550_0 .net "AandB", 0 0, L_0x1f3efc0;  1 drivers
v0x1edb630_0 .net "BxorSub", 0 0, L_0x1f3eb50;  1 drivers
v0x1edb6f0_0 .net "a", 0 0, L_0x1f40af0;  alias, 1 drivers
v0x1edb7c0_0 .net "b", 0 0, L_0x1f40c50;  alias, 1 drivers
v0x1edb880_0 .net "carryin", 0 0, L_0x1f3e560;  alias, 1 drivers
v0x1edb990_0 .net "carryout", 0 0, L_0x1f3f2a0;  alias, 1 drivers
v0x1edba50_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1edbaf0_0 .net "res", 0 0, L_0x1f3edc0;  alias, 1 drivers
v0x1edbbb0_0 .net "xAorB", 0 0, L_0x1f3ecb0;  1 drivers
v0x1edbd00_0 .net "xAorBandCin", 0 0, L_0x1f3f230;  1 drivers
S_0x1edd3e0 .scope generate, "genblk1[30]" "genblk1[30]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1edd5a0 .param/l "i" 0 3 165, +C4<011110>;
S_0x1edd660 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1edd3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f40b90/d .functor AND 1, L_0x1f43540, L_0x1f189a0, C4<1>, C4<1>;
L_0x1f40b90 .delay 1 (40000,40000,40000) L_0x1f40b90/d;
L_0x1f40390/d .functor NAND 1, L_0x1f43540, L_0x1f189a0, C4<1>, C4<1>;
L_0x1f40390 .delay 1 (20000,20000,20000) L_0x1f40390/d;
L_0x1f3e880/d .functor OR 1, L_0x1f43540, L_0x1f189a0, C4<0>, C4<0>;
L_0x1f3e880 .delay 1 (40000,40000,40000) L_0x1f3e880/d;
L_0x1f41440/d .functor NOR 1, L_0x1f43540, L_0x1f189a0, C4<0>, C4<0>;
L_0x1f41440 .delay 1 (20000,20000,20000) L_0x1f41440/d;
L_0x1f414b0/d .functor XOR 1, L_0x1f43540, L_0x1f189a0, C4<0>, C4<0>;
L_0x1f414b0 .delay 1 (40000,40000,40000) L_0x1f414b0/d;
L_0x1f41f40/d .functor NOT 1, L_0x1f18df0, C4<0>, C4<0>, C4<0>;
L_0x1f41f40 .delay 1 (10000,10000,10000) L_0x1f41f40/d;
L_0x1edec00/d .functor NOT 1, L_0x1f40e00, C4<0>, C4<0>, C4<0>;
L_0x1edec00 .delay 1 (10000,10000,10000) L_0x1edec00/d;
L_0x1f420f0/d .functor NOT 1, L_0x1f40ea0, C4<0>, C4<0>, C4<0>;
L_0x1f420f0 .delay 1 (10000,10000,10000) L_0x1f420f0/d;
L_0x1f422a0/d .functor AND 1, L_0x1f41880, L_0x1f41f40, L_0x1edec00, L_0x1f420f0;
L_0x1f422a0 .delay 1 (80000,80000,80000) L_0x1f422a0/d;
L_0x1f42450/d .functor AND 1, L_0x1f41880, L_0x1f18df0, L_0x1edec00, L_0x1f420f0;
L_0x1f42450 .delay 1 (80000,80000,80000) L_0x1f42450/d;
L_0x1f42660/d .functor AND 1, L_0x1f414b0, L_0x1f41f40, L_0x1f40e00, L_0x1f420f0;
L_0x1f42660 .delay 1 (80000,80000,80000) L_0x1f42660/d;
L_0x1f42840/d .functor AND 1, L_0x1f41880, L_0x1f18df0, L_0x1f40e00, L_0x1f420f0;
L_0x1f42840 .delay 1 (80000,80000,80000) L_0x1f42840/d;
L_0x1f42a10/d .functor AND 1, L_0x1f40b90, L_0x1f41f40, L_0x1edec00, L_0x1f40ea0;
L_0x1f42a10 .delay 1 (80000,80000,80000) L_0x1f42a10/d;
L_0x1f42bf0/d .functor AND 1, L_0x1f40390, L_0x1f18df0, L_0x1edec00, L_0x1f40ea0;
L_0x1f42bf0 .delay 1 (80000,80000,80000) L_0x1f42bf0/d;
L_0x1f429a0/d .functor AND 1, L_0x1f41440, L_0x1f41f40, L_0x1f40e00, L_0x1f40ea0;
L_0x1f429a0 .delay 1 (80000,80000,80000) L_0x1f429a0/d;
L_0x1f42f80/d .functor AND 1, L_0x1f3e880, L_0x1f18df0, L_0x1f40e00, L_0x1f40ea0;
L_0x1f42f80 .delay 1 (80000,80000,80000) L_0x1f42f80/d;
L_0x1f43150/0/0 .functor OR 1, L_0x1f422a0, L_0x1f42450, L_0x1f42660, L_0x1f42a10;
L_0x1f43150/0/4 .functor OR 1, L_0x1f42bf0, L_0x1f429a0, L_0x1f42f80, L_0x1f42840;
L_0x1f43150/d .functor OR 1, L_0x1f43150/0/0, L_0x1f43150/0/4, C4<0>, C4<0>;
L_0x1f43150 .delay 1 (160000,160000,160000) L_0x1f43150/d;
v0x1ede560_0 .net "a", 0 0, L_0x1f43540;  1 drivers
v0x1ede620_0 .net "addSub", 0 0, L_0x1f41880;  1 drivers
v0x1ede6f0_0 .net "andRes", 0 0, L_0x1f40b90;  1 drivers
v0x1ede7c0_0 .net "b", 0 0, L_0x1f189a0;  1 drivers
v0x1ede890_0 .net "carryIn", 0 0, L_0x1f18cc0;  1 drivers
v0x1ede930_0 .net "carryOut", 0 0, L_0x1f41d40;  1 drivers
v0x1edea00_0 .net "initialResult", 0 0, L_0x1f43150;  1 drivers
v0x1edeaa0_0 .net "isAdd", 0 0, L_0x1f422a0;  1 drivers
v0x1edeb40_0 .net "isAnd", 0 0, L_0x1f42a10;  1 drivers
v0x1edec70_0 .net "isNand", 0 0, L_0x1f42bf0;  1 drivers
v0x1eded10_0 .net "isNor", 0 0, L_0x1f429a0;  1 drivers
v0x1ededb0_0 .net "isOr", 0 0, L_0x1f42f80;  1 drivers
v0x1edee70_0 .net "isSLT", 0 0, L_0x1f42840;  1 drivers
v0x1edef30_0 .net "isSub", 0 0, L_0x1f42450;  1 drivers
v0x1edeff0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1edf090_0 .net "isXor", 0 0, L_0x1f42660;  1 drivers
v0x1edf150_0 .net "nandRes", 0 0, L_0x1f40390;  1 drivers
v0x1edf300_0 .net "norRes", 0 0, L_0x1f41440;  1 drivers
v0x1edf3a0_0 .net "orRes", 0 0, L_0x1f3e880;  1 drivers
v0x1edf440_0 .net "s0", 0 0, L_0x1f18df0;  1 drivers
v0x1edf4e0_0 .net "s0inv", 0 0, L_0x1f41f40;  1 drivers
v0x1edf5a0_0 .net "s1", 0 0, L_0x1f40e00;  1 drivers
v0x1edf660_0 .net "s1inv", 0 0, L_0x1edec00;  1 drivers
v0x1edf720_0 .net "s2", 0 0, L_0x1f40ea0;  1 drivers
v0x1edf7e0_0 .net "s2inv", 0 0, L_0x1f420f0;  1 drivers
v0x1edf8a0_0 .net "xorRes", 0 0, L_0x1f414b0;  1 drivers
S_0x1edd960 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1edd660;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f41610/d .functor XOR 1, L_0x1f189a0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f41610 .delay 1 (40000,40000,40000) L_0x1f41610/d;
L_0x1f416d0/d .functor XOR 1, L_0x1f43540, L_0x1f41610, C4<0>, C4<0>;
L_0x1f416d0 .delay 1 (40000,40000,40000) L_0x1f416d0/d;
L_0x1f41880/d .functor XOR 1, L_0x1f416d0, L_0x1f18cc0, C4<0>, C4<0>;
L_0x1f41880 .delay 1 (40000,40000,40000) L_0x1f41880/d;
L_0x1f41a80/d .functor AND 1, L_0x1f43540, L_0x1f41610, C4<1>, C4<1>;
L_0x1f41a80 .delay 1 (40000,40000,40000) L_0x1f41a80/d;
L_0x1f3e8f0/d .functor AND 1, L_0x1f416d0, L_0x1f18cc0, C4<1>, C4<1>;
L_0x1f3e8f0 .delay 1 (40000,40000,40000) L_0x1f3e8f0/d;
L_0x1f41d40/d .functor OR 1, L_0x1f41a80, L_0x1f3e8f0, C4<0>, C4<0>;
L_0x1f41d40 .delay 1 (40000,40000,40000) L_0x1f41d40/d;
v0x1eddbf0_0 .net "AandB", 0 0, L_0x1f41a80;  1 drivers
v0x1eddcd0_0 .net "BxorSub", 0 0, L_0x1f41610;  1 drivers
v0x1eddd90_0 .net "a", 0 0, L_0x1f43540;  alias, 1 drivers
v0x1edde60_0 .net "b", 0 0, L_0x1f189a0;  alias, 1 drivers
v0x1eddf20_0 .net "carryin", 0 0, L_0x1f18cc0;  alias, 1 drivers
v0x1ede030_0 .net "carryout", 0 0, L_0x1f41d40;  alias, 1 drivers
v0x1ede0f0_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ede190_0 .net "res", 0 0, L_0x1f41880;  alias, 1 drivers
v0x1ede250_0 .net "xAorB", 0 0, L_0x1f416d0;  1 drivers
v0x1ede3a0_0 .net "xAorBandCin", 0 0, L_0x1f3e8f0;  1 drivers
S_0x1edfa80 .scope generate, "genblk1[31]" "genblk1[31]" 3 165, 3 165 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1edfc40 .param/l "i" 0 3 165, +C4<011111>;
S_0x1edfd00 .scope module, "aluBitSlice" "aluBitSlice" 3 168, 3 60 0, S_0x1edfa80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x1f435e0/d .functor AND 1, L_0x1f47030, L_0x1f43ec0, C4<1>, C4<1>;
L_0x1f435e0 .delay 1 (40000,40000,40000) L_0x1f435e0/d;
L_0x1f42de0/d .functor NAND 1, L_0x1f47030, L_0x1f43ec0, C4<1>, C4<1>;
L_0x1f42de0 .delay 1 (20000,20000,20000) L_0x1f42de0/d;
L_0x1f40fe0/d .functor OR 1, L_0x1f47030, L_0x1f43ec0, C4<0>, C4<0>;
L_0x1f40fe0 .delay 1 (40000,40000,40000) L_0x1f40fe0/d;
L_0x1f41220/d .functor NOR 1, L_0x1f47030, L_0x1f43ec0, C4<0>, C4<0>;
L_0x1f41220 .delay 1 (20000,20000,20000) L_0x1f41220/d;
L_0x1f412e0/d .functor XOR 1, L_0x1f47030, L_0x1f43ec0, C4<0>, C4<0>;
L_0x1f412e0 .delay 1 (40000,40000,40000) L_0x1f412e0/d;
L_0x1f44dd0/d .functor NOT 1, L_0x1f18f70, C4<0>, C4<0>, C4<0>;
L_0x1f44dd0 .delay 1 (10000,10000,10000) L_0x1f44dd0/d;
L_0x1f44f30/d .functor NOT 1, L_0x1f19010, C4<0>, C4<0>, C4<0>;
L_0x1f44f30 .delay 1 (10000,10000,10000) L_0x1f44f30/d;
L_0x1f44ff0/d .functor NOT 1, L_0x1f190b0, C4<0>, C4<0>, C4<0>;
L_0x1f44ff0 .delay 1 (10000,10000,10000) L_0x1f44ff0/d;
L_0x1f451a0/d .functor AND 1, L_0x1f44710, L_0x1f44dd0, L_0x1f44f30, L_0x1f44ff0;
L_0x1f451a0 .delay 1 (80000,80000,80000) L_0x1f451a0/d;
L_0x1f45350/d .functor AND 1, L_0x1f44710, L_0x1f18f70, L_0x1f44f30, L_0x1f44ff0;
L_0x1f45350 .delay 1 (80000,80000,80000) L_0x1f45350/d;
L_0x1f45560/d .functor AND 1, L_0x1f412e0, L_0x1f44dd0, L_0x1f19010, L_0x1f44ff0;
L_0x1f45560 .delay 1 (80000,80000,80000) L_0x1f45560/d;
L_0x1f45740/d .functor AND 1, L_0x1f44710, L_0x1f18f70, L_0x1f19010, L_0x1f44ff0;
L_0x1f45740 .delay 1 (80000,80000,80000) L_0x1f45740/d;
L_0x1f45910/d .functor AND 1, L_0x1f435e0, L_0x1f44dd0, L_0x1f44f30, L_0x1f190b0;
L_0x1f45910 .delay 1 (80000,80000,80000) L_0x1f45910/d;
L_0x1f45af0/d .functor AND 1, L_0x1f42de0, L_0x1f18f70, L_0x1f44f30, L_0x1f190b0;
L_0x1f45af0 .delay 1 (80000,80000,80000) L_0x1f45af0/d;
L_0x1f458a0/d .functor AND 1, L_0x1f41220, L_0x1f44dd0, L_0x1f19010, L_0x1f190b0;
L_0x1f458a0 .delay 1 (80000,80000,80000) L_0x1f458a0/d;
L_0x1f45e80/d .functor AND 1, L_0x1f40fe0, L_0x1f18f70, L_0x1f19010, L_0x1f190b0;
L_0x1f45e80 .delay 1 (80000,80000,80000) L_0x1f45e80/d;
L_0x1f46020/0/0 .functor OR 1, L_0x1f451a0, L_0x1f45350, L_0x1f45560, L_0x1f45910;
L_0x1f46020/0/4 .functor OR 1, L_0x1f45af0, L_0x1f458a0, L_0x1f45e80, L_0x1f45740;
L_0x1f46020/d .functor OR 1, L_0x1f46020/0/0, L_0x1f46020/0/4, C4<0>, C4<0>;
L_0x1f46020 .delay 1 (160000,160000,160000) L_0x1f46020/d;
v0x1ee0c00_0 .net "a", 0 0, L_0x1f47030;  1 drivers
v0x1ee0cc0_0 .net "addSub", 0 0, L_0x1f44710;  1 drivers
v0x1ee0d90_0 .net "andRes", 0 0, L_0x1f435e0;  1 drivers
v0x1ee0e60_0 .net "b", 0 0, L_0x1f43ec0;  1 drivers
v0x1ee0f30_0 .net "carryIn", 0 0, L_0x1f44070;  1 drivers
v0x1ee0fd0_0 .net "carryOut", 0 0, L_0x1f44bd0;  1 drivers
v0x1ee10a0_0 .net "initialResult", 0 0, L_0x1f46020;  1 drivers
v0x1ee1140_0 .net "isAdd", 0 0, L_0x1f451a0;  1 drivers
v0x1ee11e0_0 .net "isAnd", 0 0, L_0x1f45910;  1 drivers
v0x1ee1310_0 .net "isNand", 0 0, L_0x1f45af0;  1 drivers
v0x1ee13b0_0 .net "isNor", 0 0, L_0x1f458a0;  1 drivers
v0x1ee1450_0 .net "isOr", 0 0, L_0x1f45e80;  1 drivers
v0x1ee1510_0 .net "isSLT", 0 0, L_0x1f45740;  1 drivers
v0x1ee15d0_0 .net "isSub", 0 0, L_0x1f45350;  1 drivers
v0x1ee1690_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ee1730_0 .net "isXor", 0 0, L_0x1f45560;  1 drivers
v0x1ee17f0_0 .net "nandRes", 0 0, L_0x1f42de0;  1 drivers
v0x1ee19a0_0 .net "norRes", 0 0, L_0x1f41220;  1 drivers
v0x1ee1a40_0 .net "orRes", 0 0, L_0x1f40fe0;  1 drivers
v0x1ee1ae0_0 .net "s0", 0 0, L_0x1f18f70;  1 drivers
v0x1ee1b80_0 .net "s0inv", 0 0, L_0x1f44dd0;  1 drivers
v0x1ee1c40_0 .net "s1", 0 0, L_0x1f19010;  1 drivers
v0x1ee1d00_0 .net "s1inv", 0 0, L_0x1f44f30;  1 drivers
v0x1ee1dc0_0 .net "s2", 0 0, L_0x1f190b0;  1 drivers
v0x1ee1e80_0 .net "s2inv", 0 0, L_0x1f44ff0;  1 drivers
v0x1ee1f40_0 .net "xorRes", 0 0, L_0x1f412e0;  1 drivers
S_0x1ee0000 .scope module, "adder" "AdderAndSubtractor" 3 104, 3 39 0, S_0x1edfd00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x1f444a0/d .functor XOR 1, L_0x1f43ec0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f444a0 .delay 1 (40000,40000,40000) L_0x1f444a0/d;
L_0x1f44560/d .functor XOR 1, L_0x1f47030, L_0x1f444a0, C4<0>, C4<0>;
L_0x1f44560 .delay 1 (40000,40000,40000) L_0x1f44560/d;
L_0x1f44710/d .functor XOR 1, L_0x1f44560, L_0x1f44070, C4<0>, C4<0>;
L_0x1f44710 .delay 1 (40000,40000,40000) L_0x1f44710/d;
L_0x1f44910/d .functor AND 1, L_0x1f47030, L_0x1f444a0, C4<1>, C4<1>;
L_0x1f44910 .delay 1 (40000,40000,40000) L_0x1f44910/d;
L_0x1f41050/d .functor AND 1, L_0x1f44560, L_0x1f44070, C4<1>, C4<1>;
L_0x1f41050 .delay 1 (40000,40000,40000) L_0x1f41050/d;
L_0x1f44bd0/d .functor OR 1, L_0x1f44910, L_0x1f41050, C4<0>, C4<0>;
L_0x1f44bd0 .delay 1 (40000,40000,40000) L_0x1f44bd0/d;
v0x1ee0290_0 .net "AandB", 0 0, L_0x1f44910;  1 drivers
v0x1ee0370_0 .net "BxorSub", 0 0, L_0x1f444a0;  1 drivers
v0x1ee0430_0 .net "a", 0 0, L_0x1f47030;  alias, 1 drivers
v0x1ee0500_0 .net "b", 0 0, L_0x1f43ec0;  alias, 1 drivers
v0x1ee05c0_0 .net "carryin", 0 0, L_0x1f44070;  alias, 1 drivers
v0x1ee06d0_0 .net "carryout", 0 0, L_0x1f44bd0;  alias, 1 drivers
v0x1ee0790_0 .net "isSubtract", 0 0, L_0x1f49cb0;  alias, 1 drivers
v0x1ee0830_0 .net "res", 0 0, L_0x1f44710;  alias, 1 drivers
v0x1ee08f0_0 .net "xAorB", 0 0, L_0x1f44560;  1 drivers
v0x1ee0a40_0 .net "xAorBandCin", 0 0, L_0x1f41050;  1 drivers
S_0x1ee2120 .scope generate, "genblk2[0]" "genblk2[0]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ebb650 .param/l "j" 0 3 207, +C4<00>;
L_0x1f45ce0/d .functor AND 1, L_0x1f44110, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f45ce0 .delay 1 (40000,40000,40000) L_0x1f45ce0/d;
v0x1ee24f0_0 .net *"_s1", 0 0, L_0x1f44110;  1 drivers
S_0x1ee2590 .scope generate, "genblk2[1]" "genblk2[1]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee27a0 .param/l "j" 0 3 207, +C4<01>;
L_0x1f44250/d .functor AND 1, L_0x1f44360, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f44250 .delay 1 (40000,40000,40000) L_0x1f44250/d;
v0x1ee2860_0 .net *"_s1", 0 0, L_0x1f44360;  1 drivers
S_0x1ee2940 .scope generate, "genblk2[2]" "genblk2[2]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee2b50 .param/l "j" 0 3 207, +C4<010>;
L_0x1f47120/d .functor AND 1, L_0x1f47190, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47120 .delay 1 (40000,40000,40000) L_0x1f47120/d;
v0x1ee2c10_0 .net *"_s1", 0 0, L_0x1f47190;  1 drivers
S_0x1ee2cf0 .scope generate, "genblk2[3]" "genblk2[3]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee2f00 .param/l "j" 0 3 207, +C4<011>;
L_0x1f47380/d .functor AND 1, L_0x1f47480, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47380 .delay 1 (40000,40000,40000) L_0x1f47380/d;
v0x1ee2fc0_0 .net *"_s1", 0 0, L_0x1f47480;  1 drivers
S_0x1ee30a0 .scope generate, "genblk2[4]" "genblk2[4]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee32b0 .param/l "j" 0 3 207, +C4<0100>;
L_0x1f47570/d .functor AND 1, L_0x1f48100, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47570 .delay 1 (40000,40000,40000) L_0x1f47570/d;
v0x1ee3370_0 .net *"_s1", 0 0, L_0x1f48100;  1 drivers
S_0x1ee3450 .scope generate, "genblk2[5]" "genblk2[5]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee3660 .param/l "j" 0 3 207, +C4<0101>;
L_0x1f47ad0/d .functor AND 1, L_0x1f47b90, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47ad0 .delay 1 (40000,40000,40000) L_0x1f47ad0/d;
v0x1ee3720_0 .net *"_s1", 0 0, L_0x1f47b90;  1 drivers
S_0x1ee3800 .scope generate, "genblk2[6]" "genblk2[6]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee3a10 .param/l "j" 0 3 207, +C4<0110>;
L_0x1f47cf0/d .functor AND 1, L_0x1f47db0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47cf0 .delay 1 (40000,40000,40000) L_0x1f47cf0/d;
v0x1ee3ad0_0 .net *"_s1", 0 0, L_0x1f47db0;  1 drivers
S_0x1ee3bb0 .scope generate, "genblk2[7]" "genblk2[7]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee3dc0 .param/l "j" 0 3 207, +C4<0111>;
L_0x1f472f0/d .functor AND 1, L_0x1f48950, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f472f0 .delay 1 (40000,40000,40000) L_0x1f472f0/d;
v0x1ee3e80_0 .net *"_s1", 0 0, L_0x1f48950;  1 drivers
S_0x1ee3f60 .scope generate, "genblk2[8]" "genblk2[8]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee4170 .param/l "j" 0 3 207, +C4<01000>;
L_0x1f489f0/d .functor AND 1, L_0x1f48ab0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f489f0 .delay 1 (40000,40000,40000) L_0x1f489f0/d;
v0x1ee4230_0 .net *"_s1", 0 0, L_0x1f48ab0;  1 drivers
S_0x1ee4310 .scope generate, "genblk2[9]" "genblk2[9]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee4520 .param/l "j" 0 3 207, +C4<01001>;
L_0x1f481f0/d .functor AND 1, L_0x1f482b0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f481f0 .delay 1 (40000,40000,40000) L_0x1f481f0/d;
v0x1ee45e0_0 .net *"_s1", 0 0, L_0x1f482b0;  1 drivers
S_0x1ee46c0 .scope generate, "genblk2[10]" "genblk2[10]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee48d0 .param/l "j" 0 3 207, +C4<01010>;
L_0x1f48410/d .functor AND 1, L_0x1f484d0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f48410 .delay 1 (40000,40000,40000) L_0x1f48410/d;
v0x1ee4990_0 .net *"_s1", 0 0, L_0x1f484d0;  1 drivers
S_0x1ee4a70 .scope generate, "genblk2[11]" "genblk2[11]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee4c80 .param/l "j" 0 3 207, +C4<01011>;
L_0x1f48630/d .functor AND 1, L_0x1f486f0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f48630 .delay 1 (40000,40000,40000) L_0x1f48630/d;
v0x1ee4d40_0 .net *"_s1", 0 0, L_0x1f486f0;  1 drivers
S_0x1ee4e20 .scope generate, "genblk2[12]" "genblk2[12]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee5030 .param/l "j" 0 3 207, +C4<01100>;
L_0x1f492d0/d .functor AND 1, L_0x1f49340, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f492d0 .delay 1 (40000,40000,40000) L_0x1f492d0/d;
v0x1ee50f0_0 .net *"_s1", 0 0, L_0x1f49340;  1 drivers
S_0x1ee51d0 .scope generate, "genblk2[13]" "genblk2[13]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee53e0 .param/l "j" 0 3 207, +C4<01101>;
L_0x1f48c10/d .functor AND 1, L_0x1f48cd0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f48c10 .delay 1 (40000,40000,40000) L_0x1f48c10/d;
v0x1ee54a0_0 .net *"_s1", 0 0, L_0x1f48cd0;  1 drivers
S_0x1ee5580 .scope generate, "genblk2[14]" "genblk2[14]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee5790 .param/l "j" 0 3 207, +C4<01110>;
L_0x1f48e30/d .functor AND 1, L_0x1f48ef0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f48e30 .delay 1 (40000,40000,40000) L_0x1f48e30/d;
v0x1ee5850_0 .net *"_s1", 0 0, L_0x1f48ef0;  1 drivers
S_0x1ee5930 .scope generate, "genblk2[15]" "genblk2[15]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee5b40 .param/l "j" 0 3 207, +C4<01111>;
L_0x1f47f10/d .functor AND 1, L_0x1f48840, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f47f10 .delay 1 (40000,40000,40000) L_0x1f47f10/d;
v0x1ee5c00_0 .net *"_s1", 0 0, L_0x1f48840;  1 drivers
S_0x1ee5ce0 .scope generate, "genblk2[16]" "genblk2[16]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee5ef0 .param/l "j" 0 3 207, +C4<010000>;
L_0x1f49d40/d .functor AND 1, L_0x1f49e00, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f49d40 .delay 1 (40000,40000,40000) L_0x1f49d40/d;
v0x1ee5fb0_0 .net *"_s1", 0 0, L_0x1f49e00;  1 drivers
S_0x1ee6090 .scope generate, "genblk2[17]" "genblk2[17]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee62a0 .param/l "j" 0 3 207, +C4<010001>;
L_0x1f494a0/d .functor AND 1, L_0x1f49560, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f494a0 .delay 1 (40000,40000,40000) L_0x1f494a0/d;
v0x1ee6360_0 .net *"_s1", 0 0, L_0x1f49560;  1 drivers
S_0x1ee6440 .scope generate, "genblk2[18]" "genblk2[18]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee6650 .param/l "j" 0 3 207, +C4<010010>;
L_0x1f496c0/d .functor AND 1, L_0x1f49780, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f496c0 .delay 1 (40000,40000,40000) L_0x1f496c0/d;
v0x1ee6710_0 .net *"_s1", 0 0, L_0x1f49780;  1 drivers
S_0x1ee67f0 .scope generate, "genblk2[19]" "genblk2[19]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee6a00 .param/l "j" 0 3 207, +C4<010011>;
L_0x1f498e0/d .functor AND 1, L_0x1f499a0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f498e0 .delay 1 (40000,40000,40000) L_0x1f498e0/d;
v0x1ee6ac0_0 .net *"_s1", 0 0, L_0x1f499a0;  1 drivers
S_0x1ee6ba0 .scope generate, "genblk2[20]" "genblk2[20]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee6db0 .param/l "j" 0 3 207, +C4<010100>;
L_0x1f4a610/d .functor AND 1, L_0x1f4a6d0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4a610 .delay 1 (40000,40000,40000) L_0x1f4a610/d;
v0x1ee6e70_0 .net *"_s1", 0 0, L_0x1f4a6d0;  1 drivers
S_0x1ee6f50 .scope generate, "genblk2[21]" "genblk2[21]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee7160 .param/l "j" 0 3 207, +C4<010101>;
L_0x1f49f60/d .functor AND 1, L_0x1f4a020, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f49f60 .delay 1 (40000,40000,40000) L_0x1f49f60/d;
v0x1ee7220_0 .net *"_s1", 0 0, L_0x1f4a020;  1 drivers
S_0x1ee7300 .scope generate, "genblk2[22]" "genblk2[22]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee7510 .param/l "j" 0 3 207, +C4<010110>;
L_0x1f4a180/d .functor AND 1, L_0x1f4a240, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4a180 .delay 1 (40000,40000,40000) L_0x1f4a180/d;
v0x1ee75d0_0 .net *"_s1", 0 0, L_0x1f4a240;  1 drivers
S_0x1ee76b0 .scope generate, "genblk2[23]" "genblk2[23]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee78c0 .param/l "j" 0 3 207, +C4<010111>;
L_0x1f4a3a0/d .functor AND 1, L_0x1f4a460, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4a3a0 .delay 1 (40000,40000,40000) L_0x1f4a3a0/d;
v0x1ee7980_0 .net *"_s1", 0 0, L_0x1f4a460;  1 drivers
S_0x1ee7a60 .scope generate, "genblk2[24]" "genblk2[24]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee7c70 .param/l "j" 0 3 207, +C4<011000>;
L_0x1f4a500/d .functor AND 1, L_0x1f4af50, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4a500 .delay 1 (40000,40000,40000) L_0x1f4a500/d;
v0x1ee7d30_0 .net *"_s1", 0 0, L_0x1f4af50;  1 drivers
S_0x1ee7e10 .scope generate, "genblk2[25]" "genblk2[25]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee8020 .param/l "j" 0 3 207, +C4<011001>;
L_0x1f4a830/d .functor AND 1, L_0x1f4a8f0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4a830 .delay 1 (40000,40000,40000) L_0x1f4a830/d;
v0x1ee80e0_0 .net *"_s1", 0 0, L_0x1f4a8f0;  1 drivers
S_0x1ee81c0 .scope generate, "genblk2[26]" "genblk2[26]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee83d0 .param/l "j" 0 3 207, +C4<011010>;
L_0x1f4aa50/d .functor AND 1, L_0x1f4ab10, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4aa50 .delay 1 (40000,40000,40000) L_0x1f4aa50/d;
v0x1ee8490_0 .net *"_s1", 0 0, L_0x1f4ab10;  1 drivers
S_0x1ee8570 .scope generate, "genblk2[27]" "genblk2[27]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee8780 .param/l "j" 0 3 207, +C4<011011>;
L_0x1f4ac70/d .functor AND 1, L_0x1f4ad30, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4ac70 .delay 1 (40000,40000,40000) L_0x1f4ac70/d;
v0x1ee8840_0 .net *"_s1", 0 0, L_0x1f4ad30;  1 drivers
S_0x1ee8920 .scope generate, "genblk2[28]" "genblk2[28]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee8b30 .param/l "j" 0 3 207, +C4<011100>;
L_0x1f4add0/d .functor AND 1, L_0x1f4b7f0, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4add0 .delay 1 (40000,40000,40000) L_0x1f4add0/d;
v0x1ee8bf0_0 .net *"_s1", 0 0, L_0x1f4b7f0;  1 drivers
S_0x1ee8cd0 .scope generate, "genblk2[29]" "genblk2[29]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee8ee0 .param/l "j" 0 3 207, +C4<011101>;
L_0x1f4b0b0/d .functor AND 1, L_0x1f4b170, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4b0b0 .delay 1 (40000,40000,40000) L_0x1f4b0b0/d;
v0x1ee8fa0_0 .net *"_s1", 0 0, L_0x1f4b170;  1 drivers
S_0x1ee9080 .scope generate, "genblk2[30]" "genblk2[30]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee9290 .param/l "j" 0 3 207, +C4<011110>;
L_0x1f4b2d0/d .functor AND 1, L_0x1f4b390, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4b2d0 .delay 1 (40000,40000,40000) L_0x1f4b2d0/d;
v0x1ee9350_0 .net *"_s1", 0 0, L_0x1f4b390;  1 drivers
S_0x1ee9430 .scope generate, "genblk2[31]" "genblk2[31]" 3 207, 3 207 0, S_0x1e440c0;
 .timescale -9 -12;
P_0x1ee9640 .param/l "j" 0 3 207, +C4<011111>;
L_0x1f4cb70/d .functor AND 1, L_0x1f49b50, L_0x1f4f040, C4<1>, C4<1>;
L_0x1f4cb70 .delay 1 (40000,40000,40000) L_0x1f4cb70/d;
v0x1ee9700_0 .net *"_s1", 0 0, L_0x1f49b50;  1 drivers
S_0x1ee97e0 .scope module, "overflowCalc" "didOverflow" 3 184, 3 12 0, S_0x1e440c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x1f4d130/d .functor XOR 1, L_0x1f4d8d0, L_0x1f49cb0, C4<0>, C4<0>;
L_0x1f4d130 .delay 1 (40000,40000,40000) L_0x1f4d130/d;
L_0x1f4d1f0/d .functor NOT 1, L_0x1f4e680, C4<0>, C4<0>, C4<0>;
L_0x1f4d1f0 .delay 1 (10000,10000,10000) L_0x1f4d1f0/d;
L_0x1f4d350/d .functor NOT 1, L_0x1f4d130, C4<0>, C4<0>, C4<0>;
L_0x1f4d350 .delay 1 (10000,10000,10000) L_0x1f4d350/d;
L_0x1f4d460/d .functor NOT 1, L_0x1f4d9c0, C4<0>, C4<0>, C4<0>;
L_0x1f4d460 .delay 1 (10000,10000,10000) L_0x1f4d460/d;
L_0x1f4d5c0/d .functor AND 1, L_0x1f4e680, L_0x1f4d130, C4<1>, C4<1>;
L_0x1f4d5c0 .delay 1 (40000,40000,40000) L_0x1f4d5c0/d;
L_0x1f4e010/d .functor AND 1, L_0x1f4d1f0, L_0x1f4d350, C4<1>, C4<1>;
L_0x1f4e010 .delay 1 (40000,40000,40000) L_0x1f4e010/d;
L_0x1f4e120/d .functor AND 1, L_0x1f4d5c0, L_0x1f4d460, C4<1>, C4<1>;
L_0x1f4e120 .delay 1 (40000,40000,40000) L_0x1f4e120/d;
L_0x1f4e2d0/d .functor AND 1, L_0x1f4e010, L_0x1f4d9c0, C4<1>, C4<1>;
L_0x1f4e2d0 .delay 1 (40000,40000,40000) L_0x1f4e2d0/d;
L_0x1f4e4d0/d .functor OR 1, L_0x1f4e120, L_0x1f4e2d0, C4<0>, C4<0>;
L_0x1f4e4d0 .delay 1 (40000,40000,40000) L_0x1f4e4d0/d;
v0x1ee2360_0 .net "BxorSub", 0 0, L_0x1f4d130;  1 drivers
v0x1ee2440_0 .net "a", 0 0, L_0x1f4e680;  1 drivers
v0x1ee9de0_0 .net "aAndB", 0 0, L_0x1f4d5c0;  1 drivers
v0x1ee9eb0_0 .net "b", 0 0, L_0x1f4d8d0;  1 drivers
v0x1ee9f70_0 .net "negToPos", 0 0, L_0x1f4e120;  1 drivers
v0x1eea080_0 .net "notA", 0 0, L_0x1f4d1f0;  1 drivers
v0x1eea140_0 .net "notB", 0 0, L_0x1f4d350;  1 drivers
v0x1eea200_0 .net "notS", 0 0, L_0x1f4d460;  1 drivers
v0x1eea2c0_0 .net "notaAndNotb", 0 0, L_0x1f4e010;  1 drivers
v0x1eea410_0 .net "overflow", 0 0, L_0x1f4e4d0;  alias, 1 drivers
v0x1eea4d0_0 .net "posToNeg", 0 0, L_0x1f4e2d0;  1 drivers
v0x1eea590_0 .net "s", 0 0, L_0x1f4d9c0;  1 drivers
v0x1eea650_0 .net "sub", 0 0, L_0x1f49cb0;  alias, 1 drivers
S_0x1ebc320 .scope module, "zeroCalc" "isZero" 3 216, 3 134 0, S_0x1e440c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "bit"
    .port_info 1 /OUTPUT 1 "out"
L_0x1f4eb80/0/0 .functor OR 1, L_0x1f4eeb0, L_0x1f4eda0, L_0x1f4fc40, L_0x1f4fd30;
L_0x1f4eb80/0/4 .functor OR 1, L_0x1f4ff30, L_0x1f4ffd0, L_0x1f500c0, L_0x1f501b0;
L_0x1f4eb80/0/8 .functor OR 1, L_0x1f502f0, L_0x1f503e0, L_0x1f50530, L_0x1f505d0;
L_0x1f4eb80/0/12 .functor OR 1, L_0x1f4fe90, L_0x1f50920, L_0x1f50a90, L_0x1f50b80;
L_0x1f4eb80/0/16 .functor OR 1, L_0x1f50d00, L_0x1f50df0, L_0x1f50f80, L_0x1f51020;
L_0x1f4eb80/0/20 .functor OR 1, L_0x1f50ee0, L_0x1f51210, L_0x1f51110, L_0x1f51410;
L_0x1f4eb80/0/24 .functor OR 1, L_0x1f51300, L_0x1f51620, L_0x1f51500, L_0x1f51840;
L_0x1f4eb80/0/28 .functor OR 1, L_0x1f51710, L_0x1f507b0, L_0x1f506c0, L_0x1f51e40;
L_0x1f4eb80/1/0 .functor OR 1, L_0x1f4eb80/0/0, L_0x1f4eb80/0/4, L_0x1f4eb80/0/8, L_0x1f4eb80/0/12;
L_0x1f4eb80/1/4 .functor OR 1, L_0x1f4eb80/0/16, L_0x1f4eb80/0/20, L_0x1f4eb80/0/24, L_0x1f4eb80/0/28;
L_0x1f4eb80/d .functor NOR 1, L_0x1f4eb80/1/0, L_0x1f4eb80/1/4, C4<0>, C4<0>;
L_0x1f4eb80 .delay 1 (320000,320000,320000) L_0x1f4eb80/d;
v0x1ebc510_0 .net *"_s10", 0 0, L_0x1f4ff30;  1 drivers
v0x1ebc610_0 .net *"_s12", 0 0, L_0x1f4ffd0;  1 drivers
v0x1eeaf20_0 .net *"_s14", 0 0, L_0x1f500c0;  1 drivers
v0x1eeb010_0 .net *"_s16", 0 0, L_0x1f501b0;  1 drivers
v0x1eeb0f0_0 .net *"_s18", 0 0, L_0x1f502f0;  1 drivers
v0x1eeb220_0 .net *"_s2", 0 0, L_0x1f4eeb0;  1 drivers
v0x1eeb300_0 .net *"_s20", 0 0, L_0x1f503e0;  1 drivers
v0x1eeb3e0_0 .net *"_s22", 0 0, L_0x1f50530;  1 drivers
v0x1eeb4c0_0 .net *"_s24", 0 0, L_0x1f505d0;  1 drivers
v0x1eeb630_0 .net *"_s26", 0 0, L_0x1f4fe90;  1 drivers
v0x1eeb710_0 .net *"_s28", 0 0, L_0x1f50920;  1 drivers
v0x1eeb7f0_0 .net *"_s30", 0 0, L_0x1f50a90;  1 drivers
v0x1eeb8d0_0 .net *"_s32", 0 0, L_0x1f50b80;  1 drivers
v0x1eeb9b0_0 .net *"_s34", 0 0, L_0x1f50d00;  1 drivers
v0x1eeba90_0 .net *"_s36", 0 0, L_0x1f50df0;  1 drivers
v0x1eebb70_0 .net *"_s38", 0 0, L_0x1f50f80;  1 drivers
v0x1eebc50_0 .net *"_s4", 0 0, L_0x1f4eda0;  1 drivers
v0x1eebe00_0 .net *"_s40", 0 0, L_0x1f51020;  1 drivers
v0x1eebea0_0 .net *"_s42", 0 0, L_0x1f50ee0;  1 drivers
v0x1eebf80_0 .net *"_s44", 0 0, L_0x1f51210;  1 drivers
v0x1eec060_0 .net *"_s46", 0 0, L_0x1f51110;  1 drivers
v0x1eec140_0 .net *"_s48", 0 0, L_0x1f51410;  1 drivers
v0x1eec220_0 .net *"_s50", 0 0, L_0x1f51300;  1 drivers
v0x1eec300_0 .net *"_s52", 0 0, L_0x1f51620;  1 drivers
v0x1eec3e0_0 .net *"_s54", 0 0, L_0x1f51500;  1 drivers
v0x1eec4c0_0 .net *"_s56", 0 0, L_0x1f51840;  1 drivers
v0x1eec5a0_0 .net *"_s58", 0 0, L_0x1f51710;  1 drivers
v0x1eec680_0 .net *"_s6", 0 0, L_0x1f4fc40;  1 drivers
v0x1eec760_0 .net *"_s60", 0 0, L_0x1f507b0;  1 drivers
v0x1eec840_0 .net *"_s62", 0 0, L_0x1f506c0;  1 drivers
v0x1eec920_0 .net *"_s64", 0 0, L_0x1f51e40;  1 drivers
v0x1eeca00_0 .net *"_s8", 0 0, L_0x1f4fd30;  1 drivers
v0x1eecae0_0 .net8 "bit", 31 0, RS_0x7fc866165778;  alias, 2 drivers
v0x1eebd30_0 .net "out", 0 0, L_0x1f4eb80;  alias, 1 drivers
L_0x1f4eeb0 .part RS_0x7fc866165778, 0, 1;
L_0x1f4eda0 .part RS_0x7fc866165778, 1, 1;
L_0x1f4fc40 .part RS_0x7fc866165778, 2, 1;
L_0x1f4fd30 .part RS_0x7fc866165778, 3, 1;
L_0x1f4ff30 .part RS_0x7fc866165778, 4, 1;
L_0x1f4ffd0 .part RS_0x7fc866165778, 5, 1;
L_0x1f500c0 .part RS_0x7fc866165778, 6, 1;
L_0x1f501b0 .part RS_0x7fc866165778, 7, 1;
L_0x1f502f0 .part RS_0x7fc866165778, 8, 1;
L_0x1f503e0 .part RS_0x7fc866165778, 9, 1;
L_0x1f50530 .part RS_0x7fc866165778, 10, 1;
L_0x1f505d0 .part RS_0x7fc866165778, 11, 1;
L_0x1f4fe90 .part RS_0x7fc866165778, 12, 1;
L_0x1f50920 .part RS_0x7fc866165778, 13, 1;
L_0x1f50a90 .part RS_0x7fc866165778, 14, 1;
L_0x1f50b80 .part RS_0x7fc866165778, 15, 1;
L_0x1f50d00 .part RS_0x7fc866165778, 16, 1;
L_0x1f50df0 .part RS_0x7fc866165778, 17, 1;
L_0x1f50f80 .part RS_0x7fc866165778, 18, 1;
L_0x1f51020 .part RS_0x7fc866165778, 19, 1;
L_0x1f50ee0 .part RS_0x7fc866165778, 20, 1;
L_0x1f51210 .part RS_0x7fc866165778, 21, 1;
L_0x1f51110 .part RS_0x7fc866165778, 22, 1;
L_0x1f51410 .part RS_0x7fc866165778, 23, 1;
L_0x1f51300 .part RS_0x7fc866165778, 24, 1;
L_0x1f51620 .part RS_0x7fc866165778, 25, 1;
L_0x1f51500 .part RS_0x7fc866165778, 26, 1;
L_0x1f51840 .part RS_0x7fc866165778, 27, 1;
L_0x1f51710 .part RS_0x7fc866165778, 28, 1;
L_0x1f507b0 .part RS_0x7fc866165778, 29, 1;
L_0x1f506c0 .part RS_0x7fc866165778, 30, 1;
L_0x1f51e40 .part RS_0x7fc866165778, 31, 1;
    .scope S_0x1e444a0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e440c0 {0 0 0};
    %vpi_call 2 20 "$display", "TESTING BASIC GATES" {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 14, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 24 "$display", "OR Test Failed - result: %b%b%b%b", &PV<v0x1ef06b0_0, 3, 1>, &PV<v0x1ef06b0_0, 2, 1>, &PV<v0x1ef06b0_0, 1, 1>, &PV<v0x1ef06b0_0, 0, 1> {0 0 0};
T_0.0 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 4294967281, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 28 "$display", "NOR Test Failed - result: %b%b%b%b", &PV<v0x1ef06b0_0, 3, 1>, &PV<v0x1ef06b0_0, 2, 1>, &PV<v0x1ef06b0_0, 1, 1>, &PV<v0x1ef06b0_0, 0, 1> {0 0 0};
T_0.2 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 29 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 33 "$display", "XOR Test Failed - result: %b%b%b%b", &PV<v0x1ef06b0_0, 3, 1>, &PV<v0x1ef06b0_0, 2, 1>, &PV<v0x1ef06b0_0, 1, 1>, &PV<v0x1ef06b0_0, 0, 1> {0 0 0};
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 2 37 "$display", "AND Test Failed - result: %b%b%b%b", &PV<v0x1ef06b0_0, 3, 1>, &PV<v0x1ef06b0_0, 2, 1>, &PV<v0x1ef06b0_0, 1, 1>, &PV<v0x1ef06b0_0, 0, 1> {0 0 0};
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 4294967287, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 2 41 "$display", "NAND Test Failed - result: %b%b%b%b %b", &PV<v0x1ef06b0_0, 3, 1>, &PV<v0x1ef06b0_0, 2, 1>, &PV<v0x1ef06b0_0, 1, 1>, &PV<v0x1ef06b0_0, 0, 1> {0 0 0};
T_0.10 ;
    %vpi_call 2 43 "$display", "TESTING ADD" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 46 "$display", "p + p = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.12 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 47 "$display", "p + p = p OVERFLOW FAILED" {0 0 0};
T_0.14 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 2 48 "$display", "p + p = p CARRYOUT FAILED" {0 0 0};
T_0.16 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 14000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %vpi_call 2 50 "$display", "p + p = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.18 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 2 51 "$display", "p + p = n OVERFLOW FAILED" {0 0 0};
T_0.20 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 2 52 "$display", "p + p = n CARRYOUT FAILED" {0 0 0};
T_0.22 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 2 53 "$display", "ZERO FAILED - was not 0 part 1" {0 0 0};
T_0.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 87000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 87000, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 2 55 "$display", "0 + p = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.26 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %vpi_call 2 56 "$display", "0 + p = p OVERFLOW FAILED" {0 0 0};
T_0.28 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 2 57 "$display", "0 + p = p CARRYOUT FAILED" {0 0 0};
T_0.30 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 58 "$display", "ZERO FAILED - was not 0 part 2" {0 0 0};
T_0.32 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2997483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 2 60 "$display", "n + n = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.34 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 2 61 "$display", "n + n = n OVERFLOW FAILED" {0 0 0};
T_0.36 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %vpi_call 2 62 "$display", "n + n = n CARRYOUT FAILED" {0 0 0};
T_0.38 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 2 63 "$display", "ZERO FAILED - was not 0 part 3" {0 0 0};
T_0.40 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %vpi_call 2 65 "$display", "n + n = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.42 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 2 66 "$display", "n + n = p OVERFLOW FAILED" {0 0 0};
T_0.44 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 2 67 "$display", "n + n = p CARRYOUT FAILED" {0 0 0};
T_0.46 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 2 68 "$display", "ZERO FAILED - was not 0 part 4" {0 0 0};
T_0.48 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 2 70 "$display", "n + p = 0 TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.50 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 2 71 "$display", "n + p = 0 OVERFLOW FAILED" {0 0 0};
T_0.52 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 2 72 "$display", "n + p = 0 CARRYOUT FAILED" {0 0 0};
T_0.54 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 2 73 "$display", "ZERO FAILED - was 0" {0 0 0};
T_0.56 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 637483645, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 2 75 "$display", "n + p = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.58 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %vpi_call 2 76 "$display", "n + p = p OVERFLOW FAILED" {0 0 0};
T_0.60 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 2 77 "$display", "n + p = p CARRYOUT FAILED" {0 0 0};
T_0.62 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 2 78 "$display", "ZERO FAILED - was not 0 part 5" {0 0 0};
T_0.64 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 637483643, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 2 80 "$display", "n + p = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.66 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 2 81 "$display", "n + p = n OVERFLOW FAILED" {0 0 0};
T_0.68 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %vpi_call 2 82 "$display", "n + p = n CARRYOUT FAILED" {0 0 0};
T_0.70 ;
    %vpi_call 2 85 "$display", "TESTING SUBTRACT" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 3657483652, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 2 88 "$display", "0 - p = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.72 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 2 89 "$display", "0 - p = n OVERFLOW FAILED" {0 0 0};
T_0.74 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 2 90 "$display", "0 - p = n CARRYOUT FAILED" {0 0 0};
T_0.76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 637483644, 0, 32;
    %jmp/0xz  T_0.78, 4;
    %vpi_call 2 92 "$display", "0 - n = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.78 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.80, 4;
    %vpi_call 2 93 "$display", "0 - n = p OVERFLOW FAILED" {0 0 0};
T_0.80 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.82, 4;
    %vpi_call 2 94 "$display", "0 - n = p CARRYOUT FAILED" {0 0 0};
T_0.82 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.84, 4;
    %vpi_call 2 96 "$display", "n - n = 0 TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.84 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.86, 4;
    %vpi_call 2 97 "$display", "n - n = 0 OVERFLOW FAILED" {0 0 0};
T_0.86 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.88, 4;
    %vpi_call 2 98 "$display", "n - n = 0 CARRYOUT FAILED" {0 0 0};
T_0.88 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.90, 4;
    %vpi_call 2 99 "$display", "ZERO FAILED - was 0 part 1" {0 0 0};
T_0.90 ;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 637483644, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.92, 4;
    %vpi_call 2 101 "$display", "p - p = 0 TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.92 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.94, 4;
    %vpi_call 2 102 "$display", "p - p = 0 OVERFLOW FAILED" {0 0 0};
T_0.94 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.96, 4;
    %vpi_call 2 103 "$display", "p - p = 0 CARRYOUT FAILED" {0 0 0};
T_0.96 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.98, 4;
    %vpi_call 2 104 "$display", "ZERO FAILED - was 0 part 2" {0 0 0};
T_0.98 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 236258181, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 200000000, 0, 32;
    %jmp/0xz  T_0.100, 4;
    %vpi_call 2 106 "$display", "p - p = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.100 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.102, 4;
    %vpi_call 2 107 "$display", "p - p = p OVERFLOW FAILED" {0 0 0};
T_0.102 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.104, 4;
    %vpi_call 2 108 "$display", "p - p = p CARRYOUT FAILED" {0 0 0};
T_0.104 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.106, 4;
    %vpi_call 2 109 "$display", "ZERO FAILED - was not 0" {0 0 0};
T_0.106 ;
    %pushi/vec4 436258181, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2013265920, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 2717959557, 0, 32;
    %jmp/0xz  T_0.108, 4;
    %vpi_call 2 111 "$display", "p - p = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.108 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.110, 4;
    %vpi_call 2 112 "$display", "p - p = n OVERFLOW FAILED" {0 0 0};
T_0.110 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.112, 4;
    %vpi_call 2 113 "$display", "p - p = n CARRYOUT FAILED" {0 0 0};
T_0.112 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483653, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_0.114, 4;
    %vpi_call 2 115 "$display", "n - n = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.114 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.116, 4;
    %vpi_call 2 116 "$display", "n - n = n OVERFLOW FAILED" {0 0 0};
T_0.116 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.118, 4;
    %vpi_call 2 117 "$display", "n - n = n CARRYOUT FAILED" {0 0 0};
T_0.118 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483651, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.120, 4;
    %vpi_call 2 119 "$display", "n - n = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.120 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.122, 4;
    %vpi_call 2 120 "$display", "n - n = p OVERFLOW FAILED" {0 0 0};
T_0.122 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.124, 4;
    %vpi_call 2 121 "$display", "n - n = p CARRYOUT FAILED" {0 0 0};
T_0.124 ;
    %pushi/vec4 7000, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 21000, 0, 32;
    %jmp/0xz  T_0.126, 4;
    %vpi_call 2 123 "$display", "p - n = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.126 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.128, 4;
    %vpi_call 2 124 "$display", "p - n = p OVERFLOW FAILED" {0 0 0};
T_0.128 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.130, 4;
    %vpi_call 2 125 "$display", "p - n = p CARRYOUT FAILED" {0 0 0};
T_0.130 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 4294953296, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 2147497647, 0, 32;
    %jmp/0xz  T_0.132, 4;
    %vpi_call 2 127 "$display", "p - n = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.132 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.134, 4;
    %vpi_call 2 128 "$display", "p - n = n OVERFLOW FAILED" {0 0 0};
T_0.134 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.136, 4;
    %vpi_call 2 129 "$display", "p - n = n CARRYOUT FAILED" {0 0 0};
T_0.136 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 1297483644, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 2360000008, 0, 32;
    %jmp/0xz  T_0.138, 4;
    %vpi_call 2 131 "$display", "n - p = n TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.138 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.140, 4;
    %vpi_call 2 132 "$display", "n - p = n OVERFLOW FAILED" {0 0 0};
T_0.140 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.142, 4;
    %vpi_call 2 133 "$display", "n - p = n CARRYOUT FAILED" {0 0 0};
T_0.142 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2147483644, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_0.144, 4;
    %vpi_call 2 135 "$display", "n - p = p TEST FAILED - result: %d", v0x1ef06b0_0 {0 0 0};
T_0.144 ;
    %load/vec4 v0x1ef05c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.146, 4;
    %vpi_call 2 136 "$display", "n - p = p OVERFLOW FAILED" {0 0 0};
T_0.146 ;
    %load/vec4 v0x1ef0260_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.148, 4;
    %vpi_call 2 137 "$display", "n - p = p CARRYOUT FAILED" {0 0 0};
T_0.148 ;
    %vpi_call 2 139 "$display", "TESTING SLT" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1ef0320_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.150, 4;
    %vpi_call 2 142 "$display", "0 < p TEST FAILED - result: %b", v0x1ef06b0_0 {0 0 0};
T_0.150 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 10000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.152, 4;
    %vpi_call 2 144 "$display", "p not < 0 TEST FAILED" {0 0 0};
T_0.152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.154, 4;
    %vpi_call 2 146 "$display", "0 not < n TEST FAILED" {0 0 0};
T_0.154 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.156, 4;
    %vpi_call 2 148 "$display", "n < 0 TEST FAILED" {0 0 0};
T_0.156 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.158, 4;
    %vpi_call 2 150 "$display", "p < p TEST FAILED" {0 0 0};
T_0.158 ;
    %pushi/vec4 2000, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.160, 4;
    %vpi_call 2 152 "$display", "p not < p TEST FAILED" {0 0 0};
T_0.160 ;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.162, 4;
    %vpi_call 2 154 "$display", "n < n TEST FAILED" {0 0 0};
T_0.162 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 2360000008, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.164, 4;
    %vpi_call 2 156 "$display", "n not < n TEST FAILED %b", v0x1ef06b0_0 {0 0 0};
T_0.164 ;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.166, 4;
    %vpi_call 2 158 "$display", "n < p TEST FAILED" {0 0 0};
T_0.166 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.168, 4;
    %vpi_call 2 159 "$display", "ZERO FAILED - was not 1" {0 0 0};
T_0.168 ;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x1ef03f0_0, 0, 32;
    %pushi/vec4 3657483652, 0, 32;
    %store/vec4 v0x1ef04f0_0, 0, 32;
    %delay 4000000, 0;
    %load/vec4 v0x1ef06b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.170, 4;
    %vpi_call 2 161 "$display", "p not < n TEST FAILED" {0 0 0};
T_0.170 ;
    %load/vec4 v0x1ef07a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.172, 4;
    %vpi_call 2 162 "$display", "ZERO FAILED - was 0 %b   %b ", v0x1ef07a0_0, v0x1ef06b0_0 {0 0 0};
T_0.172 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu_paige.v";
