// Seed: 2868526749
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3
);
  wire id_5, id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd54,
    parameter id_3 = 32'd66
) (
    input  supply0 _id_0,
    output uwire   id_1,
    input  uwire   id_2,
    input  supply0 _id_3,
    output uwire   id_4
);
  reg id_6;
  logic [-1 : id_3] id_7;
  ;
  wire [id_0 : id_3] id_8;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_1
  );
  always @(posedge -1) begin : LABEL_0
    id_6 = 1;
  end
endmodule
