# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prj.ip_user_files/bd/emu/ip/emu_axi_intc_0_0/sim/emu_axi_intc_0_0.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_psr_dma_pcie_aclk_0/sim/emu_psr_dma_pcie_aclk_0.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_psreset_gate_pr_kernel_0/sim/emu_psreset_gate_pr_kernel_0.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_psreset_gate_pr_kernel2_0/sim/emu_psreset_gate_pr_kernel2_0.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_psreset_gate_pr_kernel_1/sim/emu_psreset_gate_pr_kernel_1.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_psreset_gate_pr_kernel2_1/sim/emu_psreset_gate_pr_kernel2_1.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_axi_gpio_null_slr1_0/sim/emu_axi_gpio_null_slr1_0.vhd" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/cbd1/hdl/ip/kernel_gelinearsolver_0_ap_dcmp_0_no_dsp_64.vhd" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/cbd1/hdl/ip/kernel_gelinearsolver_0_ap_dmul_6_max_dsp_64.vhd" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/cbd1/hdl/ip/kernel_gelinearsolver_0_ap_dsub_6_full_dsp_64.vhd" \
"../../../../prj.srcs/sources_1/bd/emu/ipshared/cbd1/hdl/ip/kernel_gelinearsolver_0_ap_ddiv_29_no_dsp_64.vhd" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_gelinearsolver_0_1_0/sim/emu_kernel_gelinearsolver_0_1_0.vhd" \

# Do not sort compile order
nosort
