INFO: [VRFC 10-2263] Analyzing Verilog file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.sim/sim_1/impl/timing/Binary_to_BCD_SIM_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brett/Programming/School/CPE_133/final/Binary_to_BCD/Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Binary_to_BCD_SIM
