// Seed: 1615649815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  for (id_5 = id_3; 1; id_5 = "") begin : LABEL_0
    logic [1  &&  1 : 1] id_6;
    assign {id_6} = id_6;
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd57,
    parameter id_3  = 32'd29
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout supply0 id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire _id_3;
  input wire id_2;
  input wire id_1;
  assign id_3  = id_10;
  assign id_10 = -1;
  wire  _id_14;
  wire  id_15;
  wire  id_16;
  wire  id_17;
  logic id_18;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_15,
      id_18
  );
  logic [id_14 : id_3] id_19;
  logic id_20, id_21;
endmodule
