<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Ben/Desktop/Folders/Projects/Personal/Senior Project/FPGA Stuff/OZ4_Mandelbrot/Hardware/OZ4_Mandelbrot/mem_control_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="mem_control_tb" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="36" />
   <wvobject fp_name="/mem_control_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/next_state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">next_state</obj_property>
      <obj_property name="ObjectShortName">next_state</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/wrfifo_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wrfifo_empty</obj_property>
      <obj_property name="ObjectShortName">wrfifo_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/write_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/write_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">write_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">write_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/write_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write_en</obj_property>
      <obj_property name="ObjectShortName">write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/write_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">write_clk</obj_property>
      <obj_property name="ObjectShortName">write_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/read_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/read_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">read_oe</obj_property>
      <obj_property name="ObjectShortName">read_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/read_ce" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">read_ce</obj_property>
      <obj_property name="ObjectShortName">read_ce</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/mode" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mode</obj_property>
      <obj_property name="ObjectShortName">mode</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_data_bus" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ram_data_bus[15:0]</obj_property>
      <obj_property name="ObjectShortName">ram_data_bus[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ram_addr[22:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[22:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_oe" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_oe</obj_property>
      <obj_property name="ObjectShortName">ram_oe</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_we</obj_property>
      <obj_property name="ObjectShortName">ram_we</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_ub" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_ub</obj_property>
      <obj_property name="ObjectShortName">ram_ub</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_lb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_lb</obj_property>
      <obj_property name="ObjectShortName">ram_lb</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/ram_ce" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ram_ce</obj_property>
      <obj_property name="ObjectShortName">ram_ce</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/read_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">read_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/write_clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">write_clk_period</obj_property>
      <obj_property name="ObjectShortName">write_clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="divider43" type="divider">
      <obj_property name="label">New Divider</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">128 128 255</obj_property>
      <obj_property name="TextColor">230 230 230</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/almost_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">almost_empty</obj_property>
      <obj_property name="ObjectShortName">almost_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/wr_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_clk</obj_property>
      <obj_property name="ObjectShortName">wr_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/rd_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_clk</obj_property>
      <obj_property name="ObjectShortName">rd_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din[30:0]</obj_property>
      <obj_property name="ObjectShortName">din[30:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/wr_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/rd_en" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[30:0]</obj_property>
      <obj_property name="ObjectShortName">dout[30:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/almost_full" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">almost_full</obj_property>
      <obj_property name="ObjectShortName">almost_full</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/writeFIFO/empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_control_tb/uut/wrfifo_empty" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wrfifo_empty</obj_property>
      <obj_property name="ObjectShortName">wrfifo_empty</obj_property>
   </wvobject>
</wave_config>
