
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F4)
	S7= A_MEM.Out=>A_WB.In                                      Premise(F5)
	S8= B_MEM.Out=>B_WB.In                                      Premise(F6)
	S9= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                 Premise(F7)
	S10= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F8)
	S11= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F9)
	S12= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F10)
	S13= FU.Bub_IF=>CU_IF.Bub                                   Premise(F11)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F12)
	S15= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S16= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F14)
	S17= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F15)
	S18= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F16)
	S19= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S21= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F21)
	S24= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F22)
	S25= ICache.Hit=>FU.ICacheHit                               Premise(F23)
	S26= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F24)
	S27= IR_MEM.Out=>FU.IR_MEM                                  Premise(F25)
	S28= ALUOut_MEM.Out=>FU.InMEM                               Premise(F26)
	S29= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F27)
	S30= IMMU.Addr=>IAddrReg.In                                 Premise(F28)
	S31= PC.Out=>ICache.IEA                                     Premise(F29)
	S32= ICache.IEA=addr                                        Path(S4,S31)
	S33= ICache.Hit=ICacheHit(addr)                             ICache-Search(S32)
	S34= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S33,S15)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S33,S25)
	S36= PC.Out=>ICache.IEA                                     Premise(F30)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F31)
	S38= ICache.Out=>ICacheReg.In                               Premise(F32)
	S39= PC.Out=>IMMU.IEA                                       Premise(F33)
	S40= IMMU.IEA=addr                                          Path(S4,S39)
	S41= CP0.ASID=>IMMU.PID                                     Premise(F34)
	S42= IMMU.PID=pid                                           Path(S3,S41)
	S43= IMMU.Addr={pid,addr}                                   IMMU-Search(S42,S40)
	S44= IAddrReg.In={pid,addr}                                 Path(S43,S30)
	S45= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S42,S40)
	S46= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S45,S16)
	S47= IAddrReg.Out=>IMem.RAddr                               Premise(F35)
	S48= ICacheReg.Out=>IRMux.CacheData                         Premise(F36)
	S49= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F37)
	S50= IMem.Out=>IRMux.MemData                                Premise(F38)
	S51= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F39)
	S52= IR_MEM.Out=>IR_DMMU1.In                                Premise(F40)
	S53= ICache.Out=>IR_ID.In                                   Premise(F41)
	S54= IRMux.Out=>IR_ID.In                                    Premise(F42)
	S55= ICache.Out=>IR_IMMU.In                                 Premise(F43)
	S56= IR_MEM.Out=>IR_WB.In                                   Premise(F44)
	S57= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F45)
	S58= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F46)
	S59= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F47)
	S60= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F48)
	S61= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F49)
	S62= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F50)
	S63= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F51)
	S64= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F52)
	S65= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F53)
	S66= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F54)
	S67= IR_EX.Out31_26=>CU_EX.Op                               Premise(F55)
	S68= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F56)
	S69= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F57)
	S70= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F58)
	S71= IR_ID.Out31_26=>CU_ID.Op                               Premise(F59)
	S72= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F60)
	S73= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F61)
	S74= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F62)
	S75= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F63)
	S76= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F64)
	S77= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F65)
	S78= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F66)
	S79= IR_WB.Out31_26=>CU_WB.Op                               Premise(F67)
	S80= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F68)
	S81= CtrlA_EX=0                                             Premise(F69)
	S82= CtrlB_EX=0                                             Premise(F70)
	S83= CtrlALUOut_MEM=0                                       Premise(F71)
	S84= CtrlALUOut_DMMU1=0                                     Premise(F72)
	S85= CtrlALUOut_DMMU2=0                                     Premise(F73)
	S86= CtrlALUOut_WB=0                                        Premise(F74)
	S87= CtrlA_MEM=0                                            Premise(F75)
	S88= CtrlA_WB=0                                             Premise(F76)
	S89= CtrlB_MEM=0                                            Premise(F77)
	S90= CtrlB_WB=0                                             Premise(F78)
	S91= CtrlICache=0                                           Premise(F79)
	S92= CtrlIMMU=0                                             Premise(F80)
	S93= CtrlIR_DMMU1=0                                         Premise(F81)
	S94= CtrlIR_DMMU2=0                                         Premise(F82)
	S95= CtrlIR_EX=0                                            Premise(F83)
	S96= CtrlIR_ID=0                                            Premise(F84)
	S97= CtrlIR_IMMU=1                                          Premise(F85)
	S98= CtrlIR_MEM=0                                           Premise(F86)
	S99= CtrlIR_WB=0                                            Premise(F87)
	S100= CtrlGPR=0                                             Premise(F88)
	S101= CtrlIAddrReg=1                                        Premise(F89)
	S102= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S44,S101)
	S103= CtrlPC=0                                              Premise(F90)
	S104= CtrlPCInc=0                                           Premise(F91)
	S105= PC[Out]=addr                                          PC-Hold(S1,S103,S104)
	S106= CtrlIMem=0                                            Premise(F92)
	S107= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S106)
	S108= CtrlICacheReg=1                                       Premise(F93)
	S109= CtrlASIDIn=0                                          Premise(F94)
	S110= CtrlCP0=0                                             Premise(F95)
	S111= CP0[ASID]=pid                                         CP0-Hold(S0,S110)
	S112= CtrlEPCIn=0                                           Premise(F96)
	S113= CtrlExCodeIn=0                                        Premise(F97)
	S114= CtrlIRMux=0                                           Premise(F98)
	S115= GPR[rS]=a                                             Premise(F99)
	S116= GPR[rT]=b                                             Premise(F100)

IMMU	S117= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S102)
	S118= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S102)
	S119= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S102)
	S120= PC.Out=addr                                           PC-Out(S105)
	S121= CP0.ASID=pid                                          CP0-Read-ASID(S111)
	S122= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F101)
	S123= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F102)
	S124= A_MEM.Out=>A_WB.In                                    Premise(F103)
	S125= B_MEM.Out=>B_WB.In                                    Premise(F104)
	S126= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F105)
	S127= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F106)
	S128= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F107)
	S129= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F108)
	S130= FU.Bub_IF=>CU_IF.Bub                                  Premise(F109)
	S131= FU.Halt_IF=>CU_IF.Halt                                Premise(F110)
	S132= ICache.Hit=>CU_IF.ICacheHit                           Premise(F111)
	S133= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F112)
	S134= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F113)
	S135= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F114)
	S136= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F115)
	S137= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F116)
	S138= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F117)
	S139= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F118)
	S140= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F119)
	S141= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F120)
	S142= ICache.Hit=>FU.ICacheHit                              Premise(F121)
	S143= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F122)
	S144= IR_MEM.Out=>FU.IR_MEM                                 Premise(F123)
	S145= ALUOut_MEM.Out=>FU.InMEM                              Premise(F124)
	S146= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F125)
	S147= IMMU.Addr=>IAddrReg.In                                Premise(F126)
	S148= PC.Out=>ICache.IEA                                    Premise(F127)
	S149= ICache.IEA=addr                                       Path(S120,S148)
	S150= ICache.Hit=ICacheHit(addr)                            ICache-Search(S149)
	S151= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S150,S132)
	S152= FU.ICacheHit=ICacheHit(addr)                          Path(S150,S142)
	S153= PC.Out=>ICache.IEA                                    Premise(F128)
	S154= IMem.MEM8WordOut=>ICache.WData                        Premise(F129)
	S155= ICache.Out=>ICacheReg.In                              Premise(F130)
	S156= PC.Out=>IMMU.IEA                                      Premise(F131)
	S157= IMMU.IEA=addr                                         Path(S120,S156)
	S158= CP0.ASID=>IMMU.PID                                    Premise(F132)
	S159= IMMU.PID=pid                                          Path(S121,S158)
	S160= IMMU.Addr={pid,addr}                                  IMMU-Search(S159,S157)
	S161= IAddrReg.In={pid,addr}                                Path(S160,S147)
	S162= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S159,S157)
	S163= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S162,S133)
	S164= IAddrReg.Out=>IMem.RAddr                              Premise(F133)
	S165= IMem.RAddr={pid,addr}                                 Path(S117,S164)
	S166= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S165,S107)
	S167= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S165,S107)
	S168= ICache.WData=IMemGet8Word({pid,addr})                 Path(S167,S154)
	S169= ICacheReg.Out=>IRMux.CacheData                        Premise(F134)
	S170= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F135)
	S171= IMem.Out=>IRMux.MemData                               Premise(F136)
	S172= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S166,S171)
	S173= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S172)
	S174= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F137)
	S175= IR_MEM.Out=>IR_DMMU1.In                               Premise(F138)
	S176= ICache.Out=>IR_ID.In                                  Premise(F139)
	S177= IRMux.Out=>IR_ID.In                                   Premise(F140)
	S178= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S173,S177)
	S179= ICache.Out=>IR_IMMU.In                                Premise(F141)
	S180= IR_MEM.Out=>IR_WB.In                                  Premise(F142)
	S181= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F143)
	S182= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F144)
	S183= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F145)
	S184= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F146)
	S185= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F147)
	S186= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F148)
	S187= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F149)
	S188= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F150)
	S189= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F151)
	S190= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F152)
	S191= IR_EX.Out31_26=>CU_EX.Op                              Premise(F153)
	S192= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F154)
	S193= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F155)
	S194= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F156)
	S195= IR_ID.Out31_26=>CU_ID.Op                              Premise(F157)
	S196= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F158)
	S197= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F159)
	S198= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F160)
	S199= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F161)
	S200= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F162)
	S201= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F163)
	S202= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F164)
	S203= IR_WB.Out31_26=>CU_WB.Op                              Premise(F165)
	S204= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F166)
	S205= CtrlA_EX=0                                            Premise(F167)
	S206= CtrlB_EX=0                                            Premise(F168)
	S207= CtrlALUOut_MEM=0                                      Premise(F169)
	S208= CtrlALUOut_DMMU1=0                                    Premise(F170)
	S209= CtrlALUOut_DMMU2=0                                    Premise(F171)
	S210= CtrlALUOut_WB=0                                       Premise(F172)
	S211= CtrlA_MEM=0                                           Premise(F173)
	S212= CtrlA_WB=0                                            Premise(F174)
	S213= CtrlB_MEM=0                                           Premise(F175)
	S214= CtrlB_WB=0                                            Premise(F176)
	S215= CtrlICache=1                                          Premise(F177)
	S216= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S149,S168,S215)
	S217= CtrlIMMU=0                                            Premise(F178)
	S218= CtrlIR_DMMU1=0                                        Premise(F179)
	S219= CtrlIR_DMMU2=0                                        Premise(F180)
	S220= CtrlIR_EX=0                                           Premise(F181)
	S221= CtrlIR_ID=1                                           Premise(F182)
	S222= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S178,S221)
	S223= CtrlIR_IMMU=0                                         Premise(F183)
	S224= CtrlIR_MEM=0                                          Premise(F184)
	S225= CtrlIR_WB=0                                           Premise(F185)
	S226= CtrlGPR=0                                             Premise(F186)
	S227= GPR[rS]=a                                             GPR-Hold(S115,S226)
	S228= GPR[rT]=b                                             GPR-Hold(S116,S226)
	S229= CtrlIAddrReg=0                                        Premise(F187)
	S230= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S102,S229)
	S231= CtrlPC=0                                              Premise(F188)
	S232= CtrlPCInc=1                                           Premise(F189)
	S233= PC[Out]=addr+4                                        PC-Inc(S105,S231,S232)
	S234= PC[CIA]=addr                                          PC-Inc(S105,S231,S232)
	S235= CtrlIMem=0                                            Premise(F190)
	S236= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S107,S235)
	S237= CtrlICacheReg=0                                       Premise(F191)
	S238= CtrlASIDIn=0                                          Premise(F192)
	S239= CtrlCP0=0                                             Premise(F193)
	S240= CP0[ASID]=pid                                         CP0-Hold(S111,S239)
	S241= CtrlEPCIn=0                                           Premise(F194)
	S242= CtrlExCodeIn=0                                        Premise(F195)
	S243= CtrlIRMux=0                                           Premise(F196)

ID	S244= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S222)
	S245= IR_ID.Out31_26=0                                      IR-Out(S222)
	S246= IR_ID.Out25_21=rS                                     IR-Out(S222)
	S247= IR_ID.Out20_16=rT                                     IR-Out(S222)
	S248= IR_ID.Out15_11=rD                                     IR-Out(S222)
	S249= IR_ID.Out10_6=0                                       IR-Out(S222)
	S250= IR_ID.Out5_0=37                                       IR-Out(S222)
	S251= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S230)
	S252= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S230)
	S253= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S230)
	S254= PC.Out=addr+4                                         PC-Out(S233)
	S255= PC.CIA=addr                                           PC-Out(S234)
	S256= PC.CIA31_28=addr[31:28]                               PC-Out(S234)
	S257= CP0.ASID=pid                                          CP0-Read-ASID(S240)
	S258= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F197)
	S259= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F198)
	S260= A_MEM.Out=>A_WB.In                                    Premise(F199)
	S261= B_MEM.Out=>B_WB.In                                    Premise(F200)
	S262= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F201)
	S263= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F202)
	S264= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F203)
	S265= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F204)
	S266= FU.Bub_IF=>CU_IF.Bub                                  Premise(F205)
	S267= FU.Halt_IF=>CU_IF.Halt                                Premise(F206)
	S268= ICache.Hit=>CU_IF.ICacheHit                           Premise(F207)
	S269= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F208)
	S270= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F209)
	S271= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F210)
	S272= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F211)
	S273= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F212)
	S274= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F213)
	S275= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F214)
	S276= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F215)
	S277= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F216)
	S278= ICache.Hit=>FU.ICacheHit                              Premise(F217)
	S279= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F218)
	S280= IR_MEM.Out=>FU.IR_MEM                                 Premise(F219)
	S281= ALUOut_MEM.Out=>FU.InMEM                              Premise(F220)
	S282= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F221)
	S283= IMMU.Addr=>IAddrReg.In                                Premise(F222)
	S284= PC.Out=>ICache.IEA                                    Premise(F223)
	S285= ICache.IEA=addr+4                                     Path(S254,S284)
	S286= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S285)
	S287= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S286,S268)
	S288= FU.ICacheHit=ICacheHit(addr+4)                        Path(S286,S278)
	S289= PC.Out=>ICache.IEA                                    Premise(F224)
	S290= IMem.MEM8WordOut=>ICache.WData                        Premise(F225)
	S291= ICache.Out=>ICacheReg.In                              Premise(F226)
	S292= PC.Out=>IMMU.IEA                                      Premise(F227)
	S293= IMMU.IEA=addr+4                                       Path(S254,S292)
	S294= CP0.ASID=>IMMU.PID                                    Premise(F228)
	S295= IMMU.PID=pid                                          Path(S257,S294)
	S296= IMMU.Addr={pid,addr+4}                                IMMU-Search(S295,S293)
	S297= IAddrReg.In={pid,addr+4}                              Path(S296,S283)
	S298= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S295,S293)
	S299= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S298,S269)
	S300= IAddrReg.Out=>IMem.RAddr                              Premise(F229)
	S301= IMem.RAddr={pid,addr}                                 Path(S251,S300)
	S302= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S301,S236)
	S303= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S301,S236)
	S304= ICache.WData=IMemGet8Word({pid,addr})                 Path(S303,S290)
	S305= ICacheReg.Out=>IRMux.CacheData                        Premise(F230)
	S306= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F231)
	S307= IMem.Out=>IRMux.MemData                               Premise(F232)
	S308= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S302,S307)
	S309= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S308)
	S310= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F233)
	S311= IR_MEM.Out=>IR_DMMU1.In                               Premise(F234)
	S312= ICache.Out=>IR_ID.In                                  Premise(F235)
	S313= IRMux.Out=>IR_ID.In                                   Premise(F236)
	S314= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S309,S313)
	S315= ICache.Out=>IR_IMMU.In                                Premise(F237)
	S316= IR_MEM.Out=>IR_WB.In                                  Premise(F238)
	S317= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F239)
	S318= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F240)
	S319= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F241)
	S320= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F242)
	S321= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F243)
	S322= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F244)
	S323= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F245)
	S324= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F246)
	S325= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F247)
	S326= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F248)
	S327= IR_EX.Out31_26=>CU_EX.Op                              Premise(F249)
	S328= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F250)
	S329= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F251)
	S330= CU_ID.IRFunc1=rT                                      Path(S247,S329)
	S331= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F252)
	S332= CU_ID.IRFunc2=rS                                      Path(S246,S331)
	S333= IR_ID.Out31_26=>CU_ID.Op                              Premise(F253)
	S334= CU_ID.Op=0                                            Path(S245,S333)
	S335= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F254)
	S336= CU_ID.IRFunc=37                                       Path(S250,S335)
	S337= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F255)
	S338= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F256)
	S339= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F257)
	S340= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F258)
	S341= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F259)
	S342= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F260)
	S343= IR_WB.Out31_26=>CU_WB.Op                              Premise(F261)
	S344= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F262)
	S345= CtrlA_EX=1                                            Premise(F263)
	S346= CtrlB_EX=1                                            Premise(F264)
	S347= CtrlALUOut_MEM=0                                      Premise(F265)
	S348= CtrlALUOut_DMMU1=0                                    Premise(F266)
	S349= CtrlALUOut_DMMU2=0                                    Premise(F267)
	S350= CtrlALUOut_WB=0                                       Premise(F268)
	S351= CtrlA_MEM=0                                           Premise(F269)
	S352= CtrlA_WB=0                                            Premise(F270)
	S353= CtrlB_MEM=0                                           Premise(F271)
	S354= CtrlB_WB=0                                            Premise(F272)
	S355= CtrlICache=0                                          Premise(F273)
	S356= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S216,S355)
	S357= CtrlIMMU=0                                            Premise(F274)
	S358= CtrlIR_DMMU1=0                                        Premise(F275)
	S359= CtrlIR_DMMU2=0                                        Premise(F276)
	S360= CtrlIR_EX=1                                           Premise(F277)
	S361= CtrlIR_ID=0                                           Premise(F278)
	S362= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S222,S361)
	S363= CtrlIR_IMMU=0                                         Premise(F279)
	S364= CtrlIR_MEM=0                                          Premise(F280)
	S365= CtrlIR_WB=0                                           Premise(F281)
	S366= CtrlGPR=0                                             Premise(F282)
	S367= GPR[rS]=a                                             GPR-Hold(S227,S366)
	S368= GPR[rT]=b                                             GPR-Hold(S228,S366)
	S369= CtrlIAddrReg=0                                        Premise(F283)
	S370= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S230,S369)
	S371= CtrlPC=0                                              Premise(F284)
	S372= CtrlPCInc=0                                           Premise(F285)
	S373= PC[CIA]=addr                                          PC-Hold(S234,S372)
	S374= PC[Out]=addr+4                                        PC-Hold(S233,S371,S372)
	S375= CtrlIMem=0                                            Premise(F286)
	S376= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S236,S375)
	S377= CtrlICacheReg=0                                       Premise(F287)
	S378= CtrlASIDIn=0                                          Premise(F288)
	S379= CtrlCP0=0                                             Premise(F289)
	S380= CP0[ASID]=pid                                         CP0-Hold(S240,S379)
	S381= CtrlEPCIn=0                                           Premise(F290)
	S382= CtrlExCodeIn=0                                        Premise(F291)
	S383= CtrlIRMux=0                                           Premise(F292)

EX	S384= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S362)
	S385= IR_ID.Out31_26=0                                      IR-Out(S362)
	S386= IR_ID.Out25_21=rS                                     IR-Out(S362)
	S387= IR_ID.Out20_16=rT                                     IR-Out(S362)
	S388= IR_ID.Out15_11=rD                                     IR-Out(S362)
	S389= IR_ID.Out10_6=0                                       IR-Out(S362)
	S390= IR_ID.Out5_0=37                                       IR-Out(S362)
	S391= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S370)
	S392= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S370)
	S393= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S370)
	S394= PC.CIA=addr                                           PC-Out(S373)
	S395= PC.CIA31_28=addr[31:28]                               PC-Out(S373)
	S396= PC.Out=addr+4                                         PC-Out(S374)
	S397= CP0.ASID=pid                                          CP0-Read-ASID(S380)
	S398= ALU.Func=6'b000001                                    Premise(F293)
	S399= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F294)
	S400= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F295)
	S401= A_MEM.Out=>A_WB.In                                    Premise(F296)
	S402= B_MEM.Out=>B_WB.In                                    Premise(F297)
	S403= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F298)
	S404= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F299)
	S405= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F300)
	S406= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F301)
	S407= FU.Bub_IF=>CU_IF.Bub                                  Premise(F302)
	S408= FU.Halt_IF=>CU_IF.Halt                                Premise(F303)
	S409= ICache.Hit=>CU_IF.ICacheHit                           Premise(F304)
	S410= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F305)
	S411= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F306)
	S412= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F307)
	S413= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F308)
	S414= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F309)
	S415= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F310)
	S416= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F311)
	S417= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F312)
	S418= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F313)
	S419= ICache.Hit=>FU.ICacheHit                              Premise(F314)
	S420= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F315)
	S421= IR_MEM.Out=>FU.IR_MEM                                 Premise(F316)
	S422= ALUOut_MEM.Out=>FU.InMEM                              Premise(F317)
	S423= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F318)
	S424= IMMU.Addr=>IAddrReg.In                                Premise(F319)
	S425= PC.Out=>ICache.IEA                                    Premise(F320)
	S426= ICache.IEA=addr+4                                     Path(S396,S425)
	S427= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S426)
	S428= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S427,S409)
	S429= FU.ICacheHit=ICacheHit(addr+4)                        Path(S427,S419)
	S430= PC.Out=>ICache.IEA                                    Premise(F321)
	S431= IMem.MEM8WordOut=>ICache.WData                        Premise(F322)
	S432= ICache.Out=>ICacheReg.In                              Premise(F323)
	S433= PC.Out=>IMMU.IEA                                      Premise(F324)
	S434= IMMU.IEA=addr+4                                       Path(S396,S433)
	S435= CP0.ASID=>IMMU.PID                                    Premise(F325)
	S436= IMMU.PID=pid                                          Path(S397,S435)
	S437= IMMU.Addr={pid,addr+4}                                IMMU-Search(S436,S434)
	S438= IAddrReg.In={pid,addr+4}                              Path(S437,S424)
	S439= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S436,S434)
	S440= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S439,S410)
	S441= IAddrReg.Out=>IMem.RAddr                              Premise(F326)
	S442= IMem.RAddr={pid,addr}                                 Path(S391,S441)
	S443= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S442,S376)
	S444= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S442,S376)
	S445= ICache.WData=IMemGet8Word({pid,addr})                 Path(S444,S431)
	S446= ICacheReg.Out=>IRMux.CacheData                        Premise(F327)
	S447= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F328)
	S448= IMem.Out=>IRMux.MemData                               Premise(F329)
	S449= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S443,S448)
	S450= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S449)
	S451= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F330)
	S452= IR_MEM.Out=>IR_DMMU1.In                               Premise(F331)
	S453= ICache.Out=>IR_ID.In                                  Premise(F332)
	S454= IRMux.Out=>IR_ID.In                                   Premise(F333)
	S455= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S450,S454)
	S456= ICache.Out=>IR_IMMU.In                                Premise(F334)
	S457= IR_MEM.Out=>IR_WB.In                                  Premise(F335)
	S458= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S459= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S460= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S461= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S462= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S463= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S464= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S465= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S466= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S467= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S468= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S469= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S470= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S471= CU_ID.IRFunc1=rT                                      Path(S387,S470)
	S472= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S473= CU_ID.IRFunc2=rS                                      Path(S386,S472)
	S474= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S475= CU_ID.Op=0                                            Path(S385,S474)
	S476= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S477= CU_ID.IRFunc=37                                       Path(S390,S476)
	S478= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S479= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S480= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S481= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S482= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S483= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S484= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S485= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S486= CtrlA_EX=0                                            Premise(F360)
	S487= CtrlB_EX=0                                            Premise(F361)
	S488= CtrlALUOut_MEM=1                                      Premise(F362)
	S489= CtrlALUOut_DMMU1=0                                    Premise(F363)
	S490= CtrlALUOut_DMMU2=0                                    Premise(F364)
	S491= CtrlALUOut_WB=0                                       Premise(F365)
	S492= CtrlA_MEM=0                                           Premise(F366)
	S493= CtrlA_WB=0                                            Premise(F367)
	S494= CtrlB_MEM=0                                           Premise(F368)
	S495= CtrlB_WB=0                                            Premise(F369)
	S496= CtrlICache=0                                          Premise(F370)
	S497= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S356,S496)
	S498= CtrlIMMU=0                                            Premise(F371)
	S499= CtrlIR_DMMU1=0                                        Premise(F372)
	S500= CtrlIR_DMMU2=0                                        Premise(F373)
	S501= CtrlIR_EX=0                                           Premise(F374)
	S502= CtrlIR_ID=0                                           Premise(F375)
	S503= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S362,S502)
	S504= CtrlIR_IMMU=0                                         Premise(F376)
	S505= CtrlIR_MEM=1                                          Premise(F377)
	S506= CtrlIR_WB=0                                           Premise(F378)
	S507= CtrlGPR=0                                             Premise(F379)
	S508= GPR[rS]=a                                             GPR-Hold(S367,S507)
	S509= GPR[rT]=b                                             GPR-Hold(S368,S507)
	S510= CtrlIAddrReg=0                                        Premise(F380)
	S511= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S370,S510)
	S512= CtrlPC=0                                              Premise(F381)
	S513= CtrlPCInc=0                                           Premise(F382)
	S514= PC[CIA]=addr                                          PC-Hold(S373,S513)
	S515= PC[Out]=addr+4                                        PC-Hold(S374,S512,S513)
	S516= CtrlIMem=0                                            Premise(F383)
	S517= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S376,S516)
	S518= CtrlICacheReg=0                                       Premise(F384)
	S519= CtrlASIDIn=0                                          Premise(F385)
	S520= CtrlCP0=0                                             Premise(F386)
	S521= CP0[ASID]=pid                                         CP0-Hold(S380,S520)
	S522= CtrlEPCIn=0                                           Premise(F387)
	S523= CtrlExCodeIn=0                                        Premise(F388)
	S524= CtrlIRMux=0                                           Premise(F389)

MEM	S525= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S503)
	S526= IR_ID.Out31_26=0                                      IR-Out(S503)
	S527= IR_ID.Out25_21=rS                                     IR-Out(S503)
	S528= IR_ID.Out20_16=rT                                     IR-Out(S503)
	S529= IR_ID.Out15_11=rD                                     IR-Out(S503)
	S530= IR_ID.Out10_6=0                                       IR-Out(S503)
	S531= IR_ID.Out5_0=37                                       IR-Out(S503)
	S532= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S511)
	S533= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S511)
	S534= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S511)
	S535= PC.CIA=addr                                           PC-Out(S514)
	S536= PC.CIA31_28=addr[31:28]                               PC-Out(S514)
	S537= PC.Out=addr+4                                         PC-Out(S515)
	S538= CP0.ASID=pid                                          CP0-Read-ASID(S521)
	S539= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F390)
	S540= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F391)
	S541= A_MEM.Out=>A_WB.In                                    Premise(F392)
	S542= B_MEM.Out=>B_WB.In                                    Premise(F393)
	S543= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F394)
	S544= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F395)
	S545= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F396)
	S546= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F397)
	S547= FU.Bub_IF=>CU_IF.Bub                                  Premise(F398)
	S548= FU.Halt_IF=>CU_IF.Halt                                Premise(F399)
	S549= ICache.Hit=>CU_IF.ICacheHit                           Premise(F400)
	S550= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F401)
	S551= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F402)
	S552= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F403)
	S553= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F404)
	S554= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F405)
	S555= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F406)
	S556= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F407)
	S557= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F408)
	S558= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F409)
	S559= ICache.Hit=>FU.ICacheHit                              Premise(F410)
	S560= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F411)
	S561= IR_MEM.Out=>FU.IR_MEM                                 Premise(F412)
	S562= ALUOut_MEM.Out=>FU.InMEM                              Premise(F413)
	S563= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F414)
	S564= IMMU.Addr=>IAddrReg.In                                Premise(F415)
	S565= PC.Out=>ICache.IEA                                    Premise(F416)
	S566= ICache.IEA=addr+4                                     Path(S537,S565)
	S567= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S566)
	S568= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S567,S549)
	S569= FU.ICacheHit=ICacheHit(addr+4)                        Path(S567,S559)
	S570= PC.Out=>ICache.IEA                                    Premise(F417)
	S571= IMem.MEM8WordOut=>ICache.WData                        Premise(F418)
	S572= ICache.Out=>ICacheReg.In                              Premise(F419)
	S573= PC.Out=>IMMU.IEA                                      Premise(F420)
	S574= IMMU.IEA=addr+4                                       Path(S537,S573)
	S575= CP0.ASID=>IMMU.PID                                    Premise(F421)
	S576= IMMU.PID=pid                                          Path(S538,S575)
	S577= IMMU.Addr={pid,addr+4}                                IMMU-Search(S576,S574)
	S578= IAddrReg.In={pid,addr+4}                              Path(S577,S564)
	S579= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S576,S574)
	S580= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S579,S550)
	S581= IAddrReg.Out=>IMem.RAddr                              Premise(F422)
	S582= IMem.RAddr={pid,addr}                                 Path(S532,S581)
	S583= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S582,S517)
	S584= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S582,S517)
	S585= ICache.WData=IMemGet8Word({pid,addr})                 Path(S584,S571)
	S586= ICacheReg.Out=>IRMux.CacheData                        Premise(F423)
	S587= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F424)
	S588= IMem.Out=>IRMux.MemData                               Premise(F425)
	S589= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S583,S588)
	S590= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S589)
	S591= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F426)
	S592= IR_MEM.Out=>IR_DMMU1.In                               Premise(F427)
	S593= ICache.Out=>IR_ID.In                                  Premise(F428)
	S594= IRMux.Out=>IR_ID.In                                   Premise(F429)
	S595= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S590,S594)
	S596= ICache.Out=>IR_IMMU.In                                Premise(F430)
	S597= IR_MEM.Out=>IR_WB.In                                  Premise(F431)
	S598= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F432)
	S599= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F433)
	S600= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F434)
	S601= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F435)
	S602= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F436)
	S603= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F437)
	S604= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F438)
	S605= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F439)
	S606= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F440)
	S607= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F441)
	S608= IR_EX.Out31_26=>CU_EX.Op                              Premise(F442)
	S609= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F443)
	S610= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F444)
	S611= CU_ID.IRFunc1=rT                                      Path(S528,S610)
	S612= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F445)
	S613= CU_ID.IRFunc2=rS                                      Path(S527,S612)
	S614= IR_ID.Out31_26=>CU_ID.Op                              Premise(F446)
	S615= CU_ID.Op=0                                            Path(S526,S614)
	S616= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F447)
	S617= CU_ID.IRFunc=37                                       Path(S531,S616)
	S618= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F448)
	S619= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F449)
	S620= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F450)
	S621= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F451)
	S622= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F452)
	S623= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F453)
	S624= IR_WB.Out31_26=>CU_WB.Op                              Premise(F454)
	S625= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F455)
	S626= CtrlA_EX=0                                            Premise(F456)
	S627= CtrlB_EX=0                                            Premise(F457)
	S628= CtrlALUOut_MEM=0                                      Premise(F458)
	S629= CtrlALUOut_DMMU1=1                                    Premise(F459)
	S630= CtrlALUOut_DMMU2=0                                    Premise(F460)
	S631= CtrlALUOut_WB=1                                       Premise(F461)
	S632= CtrlA_MEM=0                                           Premise(F462)
	S633= CtrlA_WB=1                                            Premise(F463)
	S634= CtrlB_MEM=0                                           Premise(F464)
	S635= CtrlB_WB=1                                            Premise(F465)
	S636= CtrlICache=0                                          Premise(F466)
	S637= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S497,S636)
	S638= CtrlIMMU=0                                            Premise(F467)
	S639= CtrlIR_DMMU1=1                                        Premise(F468)
	S640= CtrlIR_DMMU2=0                                        Premise(F469)
	S641= CtrlIR_EX=0                                           Premise(F470)
	S642= CtrlIR_ID=0                                           Premise(F471)
	S643= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S503,S642)
	S644= CtrlIR_IMMU=0                                         Premise(F472)
	S645= CtrlIR_MEM=0                                          Premise(F473)
	S646= CtrlIR_WB=1                                           Premise(F474)
	S647= CtrlGPR=0                                             Premise(F475)
	S648= GPR[rS]=a                                             GPR-Hold(S508,S647)
	S649= GPR[rT]=b                                             GPR-Hold(S509,S647)
	S650= CtrlIAddrReg=0                                        Premise(F476)
	S651= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S511,S650)
	S652= CtrlPC=0                                              Premise(F477)
	S653= CtrlPCInc=0                                           Premise(F478)
	S654= PC[CIA]=addr                                          PC-Hold(S514,S653)
	S655= PC[Out]=addr+4                                        PC-Hold(S515,S652,S653)
	S656= CtrlIMem=0                                            Premise(F479)
	S657= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S517,S656)
	S658= CtrlICacheReg=0                                       Premise(F480)
	S659= CtrlASIDIn=0                                          Premise(F481)
	S660= CtrlCP0=0                                             Premise(F482)
	S661= CP0[ASID]=pid                                         CP0-Hold(S521,S660)
	S662= CtrlEPCIn=0                                           Premise(F483)
	S663= CtrlExCodeIn=0                                        Premise(F484)
	S664= CtrlIRMux=0                                           Premise(F485)

WB	S665= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S643)
	S666= IR_ID.Out31_26=0                                      IR-Out(S643)
	S667= IR_ID.Out25_21=rS                                     IR-Out(S643)
	S668= IR_ID.Out20_16=rT                                     IR-Out(S643)
	S669= IR_ID.Out15_11=rD                                     IR-Out(S643)
	S670= IR_ID.Out10_6=0                                       IR-Out(S643)
	S671= IR_ID.Out5_0=37                                       IR-Out(S643)
	S672= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S651)
	S673= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S651)
	S674= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S651)
	S675= PC.CIA=addr                                           PC-Out(S654)
	S676= PC.CIA31_28=addr[31:28]                               PC-Out(S654)
	S677= PC.Out=addr+4                                         PC-Out(S655)
	S678= CP0.ASID=pid                                          CP0-Read-ASID(S661)
	S679= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F678)
	S680= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F679)
	S681= A_MEM.Out=>A_WB.In                                    Premise(F680)
	S682= B_MEM.Out=>B_WB.In                                    Premise(F681)
	S683= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F682)
	S684= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F683)
	S685= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F684)
	S686= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F685)
	S687= FU.Bub_IF=>CU_IF.Bub                                  Premise(F686)
	S688= FU.Halt_IF=>CU_IF.Halt                                Premise(F687)
	S689= ICache.Hit=>CU_IF.ICacheHit                           Premise(F688)
	S690= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F689)
	S691= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F690)
	S692= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F691)
	S693= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F692)
	S694= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F693)
	S695= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F694)
	S696= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F695)
	S697= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F696)
	S698= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F697)
	S699= ICache.Hit=>FU.ICacheHit                              Premise(F698)
	S700= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F699)
	S701= IR_MEM.Out=>FU.IR_MEM                                 Premise(F700)
	S702= ALUOut_MEM.Out=>FU.InMEM                              Premise(F701)
	S703= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F702)
	S704= IMMU.Addr=>IAddrReg.In                                Premise(F703)
	S705= PC.Out=>ICache.IEA                                    Premise(F704)
	S706= ICache.IEA=addr+4                                     Path(S677,S705)
	S707= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S706)
	S708= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S707,S689)
	S709= FU.ICacheHit=ICacheHit(addr+4)                        Path(S707,S699)
	S710= PC.Out=>ICache.IEA                                    Premise(F705)
	S711= IMem.MEM8WordOut=>ICache.WData                        Premise(F706)
	S712= ICache.Out=>ICacheReg.In                              Premise(F707)
	S713= PC.Out=>IMMU.IEA                                      Premise(F708)
	S714= IMMU.IEA=addr+4                                       Path(S677,S713)
	S715= CP0.ASID=>IMMU.PID                                    Premise(F709)
	S716= IMMU.PID=pid                                          Path(S678,S715)
	S717= IMMU.Addr={pid,addr+4}                                IMMU-Search(S716,S714)
	S718= IAddrReg.In={pid,addr+4}                              Path(S717,S704)
	S719= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S716,S714)
	S720= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S719,S690)
	S721= IAddrReg.Out=>IMem.RAddr                              Premise(F710)
	S722= IMem.RAddr={pid,addr}                                 Path(S672,S721)
	S723= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S722,S657)
	S724= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S722,S657)
	S725= ICache.WData=IMemGet8Word({pid,addr})                 Path(S724,S711)
	S726= ICacheReg.Out=>IRMux.CacheData                        Premise(F711)
	S727= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F712)
	S728= IMem.Out=>IRMux.MemData                               Premise(F713)
	S729= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S723,S728)
	S730= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S729)
	S731= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F714)
	S732= IR_MEM.Out=>IR_DMMU1.In                               Premise(F715)
	S733= ICache.Out=>IR_ID.In                                  Premise(F716)
	S734= IRMux.Out=>IR_ID.In                                   Premise(F717)
	S735= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S730,S734)
	S736= ICache.Out=>IR_IMMU.In                                Premise(F718)
	S737= IR_MEM.Out=>IR_WB.In                                  Premise(F719)
	S738= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F720)
	S739= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F721)
	S740= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F722)
	S741= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F723)
	S742= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F724)
	S743= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F725)
	S744= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F726)
	S745= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F727)
	S746= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F728)
	S747= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F729)
	S748= IR_EX.Out31_26=>CU_EX.Op                              Premise(F730)
	S749= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F731)
	S750= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F732)
	S751= CU_ID.IRFunc1=rT                                      Path(S668,S750)
	S752= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F733)
	S753= CU_ID.IRFunc2=rS                                      Path(S667,S752)
	S754= IR_ID.Out31_26=>CU_ID.Op                              Premise(F734)
	S755= CU_ID.Op=0                                            Path(S666,S754)
	S756= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F735)
	S757= CU_ID.IRFunc=37                                       Path(S671,S756)
	S758= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F736)
	S759= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F737)
	S760= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F738)
	S761= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F739)
	S762= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F740)
	S763= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F741)
	S764= IR_WB.Out31_26=>CU_WB.Op                              Premise(F742)
	S765= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F743)
	S766= CtrlA_EX=0                                            Premise(F744)
	S767= CtrlB_EX=0                                            Premise(F745)
	S768= CtrlALUOut_MEM=0                                      Premise(F746)
	S769= CtrlALUOut_DMMU1=0                                    Premise(F747)
	S770= CtrlALUOut_DMMU2=0                                    Premise(F748)
	S771= CtrlALUOut_WB=0                                       Premise(F749)
	S772= CtrlA_MEM=0                                           Premise(F750)
	S773= CtrlA_WB=0                                            Premise(F751)
	S774= CtrlB_MEM=0                                           Premise(F752)
	S775= CtrlB_WB=0                                            Premise(F753)
	S776= CtrlICache=0                                          Premise(F754)
	S777= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S776)
	S778= CtrlIMMU=0                                            Premise(F755)
	S779= CtrlIR_DMMU1=0                                        Premise(F756)
	S780= CtrlIR_DMMU2=0                                        Premise(F757)
	S781= CtrlIR_EX=0                                           Premise(F758)
	S782= CtrlIR_ID=0                                           Premise(F759)
	S783= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S643,S782)
	S784= CtrlIR_IMMU=0                                         Premise(F760)
	S785= CtrlIR_MEM=0                                          Premise(F761)
	S786= CtrlIR_WB=0                                           Premise(F762)
	S787= CtrlGPR=1                                             Premise(F763)
	S788= CtrlIAddrReg=0                                        Premise(F764)
	S789= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S651,S788)
	S790= CtrlPC=0                                              Premise(F765)
	S791= CtrlPCInc=0                                           Premise(F766)
	S792= PC[CIA]=addr                                          PC-Hold(S654,S791)
	S793= PC[Out]=addr+4                                        PC-Hold(S655,S790,S791)
	S794= CtrlIMem=0                                            Premise(F767)
	S795= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S657,S794)
	S796= CtrlICacheReg=0                                       Premise(F768)
	S797= CtrlASIDIn=0                                          Premise(F769)
	S798= CtrlCP0=0                                             Premise(F770)
	S799= CP0[ASID]=pid                                         CP0-Hold(S661,S798)
	S800= CtrlEPCIn=0                                           Premise(F771)
	S801= CtrlExCodeIn=0                                        Premise(F772)
	S802= CtrlIRMux=0                                           Premise(F773)

POST	S777= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S637,S776)
	S783= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S643,S782)
	S789= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S651,S788)
	S792= PC[CIA]=addr                                          PC-Hold(S654,S791)
	S793= PC[Out]=addr+4                                        PC-Hold(S655,S790,S791)
	S795= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S657,S794)
	S799= CP0[ASID]=pid                                         CP0-Hold(S661,S798)

