#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Mar  3 20:10:02 2019
# Process ID: 13076
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15132 C:\Users\David\Desktop\BIKE KeyGen\KeyGen\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 831.910 ; gain = 121.777
update_compile_order -fileset sources_1
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v}}
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_g -dir {c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {mem_g} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {159} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips mem_g]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mem_g' to 'mem_g' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/sources_1/ip/mem_g/mem_g.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem_g'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/sources_1/ip/mem_g/mem_g.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/sources_1/ip/mem_g/mem_g.xci}}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g}
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {159} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Mon Mar  4 10:10:26 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/blk_mem_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1204.102 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'DAVID-NTU-DESKT' and cannot be killed from host 'David-NTU-Desktop'

INFO: [Project 1-386] Moving file 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_g -dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g}
set_property -dict [list CONFIG.Component_Name {mem_g} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {159} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips mem_g]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mem_g' to 'mem_g' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem_g'...
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem_g'...
catch { config_ip_cache -export [get_ips -all mem_g] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mem_g, cache-ID = 6b33600479fb7015; cache size = 31.232 MB.
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci'
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g/mem_g.xci}}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_g -dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip}
set_property -dict [list CONFIG.Component_Name {mem_g} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {159} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips mem_g]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mem_g' to 'mem_g' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem_g'...
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem_g'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem_g'...
catch { config_ip_cache -export [get_ips -all mem_g] }
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci}}]
launch_runs -jobs 4 mem_g_synth_1
[Mon Mar  4 10:16:20 2019] Launched mem_g_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mem_g_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1218.723 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_rng -dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip}
set_property -dict [list CONFIG.Component_Name {fifo_rng} CONFIG.Input_Data_Width {64} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {16} CONFIG.Almost_Full_Flag {false} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13}] [get_ips fifo_rng]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_rng' to 'fifo_rng' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_rng'...
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_rng'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_rng'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_rng'...
catch { config_ip_cache -export [get_ips -all fifo_rng] }
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}]
launch_runs -jobs 4 fifo_rng_synth_1
[Mon Mar  4 11:21:12 2019] Launched fifo_rng_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/fifo_rng_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1233.035 ; gain = 6.172
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: prng_lcg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.133 ; gain = 110.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'prng_lcg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:22]
	Parameter ST_PRE bound to: 2'b00 
	Parameter RNG_GEN bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'mul_64bit' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mul_64bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mul_64bit' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mul_64bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prng_lcg' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.473 ; gain = 151.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.473 ; gain = 151.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1467.473 ; gain = 151.664
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/mul_64bit/mul_64bit.dcp' for cell 'multiplier'
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.582 ; gain = 302.773
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1618.582 ; gain = 306.426
set_property top BIKE_1_top [current_fileset]
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v}}
update_compile_order -fileset sources_1
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar  4 20:19:49 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1645.234 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar  4 20:28:23 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1645.234 ; gain = 0.000
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar  4 20:47:29 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1645.234 ; gain = 0.000
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar  4 20:48:50 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1645.234 ; gain = 0.000
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar  4 20:56:02 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1645.234 ; gain = 0.000
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
Command: report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
INFO: [Timing 38-253] The multi-corner and the min_max analysis have been enable for the timing DRC
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1676.895 ; gain = 17.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
ERROR: [Synth 8-448] named port connection 'done' does not exist for instance 'g_ctrl' of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'fifo_rng_din' does not match port width (64) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'rng_start' does not match port width (2) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.578 ; gain = 59.629
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.613 ; gain = 63.668
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1748.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.402 ; gain = 1.148
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1748.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'fifo_rng_din' does not match port width (64) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'rng_start' does not match port width (2) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:86]
WARNING: [Synth 8-350] instance 'g_ctrl' of module 'g_ctrl' requires 11 connections, but only 10 given [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (64) of module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:99]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
ERROR: [Synth 8-685] variable 'g_douta' should not be used in output port connection [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:112]
ERROR: [Synth 8-6156] failed synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.402 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1748.402 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1752.316 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'fifo_rng_din' does not match port width (64) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'rng_start' does not match port width (2) of module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:86]
WARNING: [Synth 8-350] instance 'g_ctrl' of module 'g_ctrl' requires 11 connections, but only 10 given [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'dout' does not match port width (64) of module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:99]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net rng_rst_b in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:33]
WARNING: [Synth 8-3848] Net g_out in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:36]
WARNING: [Synth 8-3848] Net h0_out in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:37]
WARNING: [Synth 8-3848] Net h1_out in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:38]
WARNING: [Synth 8-3848] Net g_ctrl_rst_b in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:47]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design BIKE_1_top has unconnected port rng_rst_b
WARNING: [Synth 8-3331] design BIKE_1_top has unconnected port g_out
WARNING: [Synth 8-3331] design BIKE_1_top has unconnected port h0_out
WARNING: [Synth 8-3331] design BIKE_1_top has unconnected port h1_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.348 ; gain = 0.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
WARNING: [Synth 8-3295] tying undriven pin g_ctrl:rst_b to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
WARNING: [Synth 8-3295] tying undriven pin g_ctrl:fifo_rng_empty to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.348 ; gain = 0.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.348 ; gain = 0.031
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.109 ; gain = 19.633
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Tue Mar  5 09:34:44 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1768.109 ; gain = 0.000
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Tue Mar  5 09:36:28 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1768.109 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Tue Mar  5 09:46:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1768.109 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top_tb.v}}
close_design
set_property top BIKE_1_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property -name {modelsim.simulate.runtime} -value {} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:37:52 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:37:53 on Mar 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:37:53 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Compiling module mem_g
# -- Compiling module fifo_rng
# -- Compiling module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Compiling module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:37:53 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:37:54 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:37:54 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.109 ; gain = 0.000
INFO: [USF-ModelSim-69] 'compile' step finished in '7' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=17400)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.109 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:03:51 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:03:51 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:03:51 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:03:51 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:03:52 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:03:52 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=12452)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:10:31 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:10:31 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:10:31 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:10:31 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:10:31 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:10:31 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=19500)
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_1_top
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:74]
ERROR: [Synth 8-2715] syntax error near . [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:86]
INFO: [Synth 8-2350] module BIKE_1_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v'
1 Infos, 1 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_1_top
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1768.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net g_ctrl_rst_b in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:46]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.109 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
WARNING: [Synth 8-3295] tying undriven pin g_ctrl:rst_b to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1768.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.109 ; gain = 0.000
20 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1768.109 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:34:26 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:34:26 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:34:26 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:34:26 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:34:26 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:34:26 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=14952)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:42:15 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:42:15 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:42:15 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:42:15 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:42:15 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:42:15 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=2868)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:47:56 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:47:57 on Mar 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:47:57 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:47:57 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:47:57 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:47:57 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=15024)
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
Command: report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-54 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
INFO: [Timing 38-253] The multi-corner and the min_max analysis have been enable for the timing DRC
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.801 ; gain = 11.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.637 ; gain = 40.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:64]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.637 ; gain = 40.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1810.637 ; gain = 40.664
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1826.707 ; gain = 58.598
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:36 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 19:54:36 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:36 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 19:54:37 on Mar 05,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:54:37 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:54:37 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20528)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Tue Mar  5 20:32:16 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1826.707 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:33:21 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:33:21 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:33:21 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:33:21 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:33:21 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:33:21 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21872)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:44:08 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:44:08 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:44:09 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:44:09 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:44:09 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:44:09 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20276)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:54:17 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:54:17 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:54:17 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:54:17 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:54:17 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:54:17 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=18736)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:05:42 on Mar 05,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 21:05:42 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:05:42 on Mar 05,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 21:05:42 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 21:05:42 on Mar 05,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:05:42 on Mar 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=12368)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:105]
ERROR: [Synth 8-2715] syntax error near end [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:227]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.707 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:106]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:217]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:217]
WARNING: [Synth 8-6014] Unused sequential element hw_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:91]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1826.707 ; gain = 0.000
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Wed Mar  6 10:16:15 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1826.707 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:38:58 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:38:58 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:38:58 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:38:58 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:38:58 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:38:58 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=16696)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:25:11 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:25:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:25:11 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Compiling module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:25:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:25:11 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:25:12 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=10460)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:29:31 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:29:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:29:31 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Compiling module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:29:32 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:29:32 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:29:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21836)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.707 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1839.047 ; gain = 12.340
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Wed Mar  6 11:53:01 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1839.047 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.047 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1846.926 ; gain = 7.879
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:57:06 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:57:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:57:06 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:57:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:57:06 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:57:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21672)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:04:07 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 12:04:07 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:04:07 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# ** Error: (vlog-13069) ../../../../src/g_ctrl.v(171): near "hw_sel": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# End time: 12:04:07 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 28
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:04:07 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# ** Error: (vlog-13069) ../../../../src/g_ctrl.v(171): near "hw_sel": syntax error, unexpected IDENTIFIER, expecting ';'.
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# End time: 12:04:07 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:01:52 . Memory (MB): peak = 1846.926 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:52 . Memory (MB): peak = 1846.926 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
ERROR: [Synth 8-2715] syntax error near hw_sel [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:171]
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
INFO: [Synth 8-2350] module g_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-2350] module hw_sum ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1846.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:231]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.926 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.926 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.926 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1854.945 ; gain = 8.020
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:06:35 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 12:06:35 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:06:35 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 12:06:36 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 12:06:36 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:06:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=13956)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:32 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:12:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:32 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:12:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:32 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:12:32 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20808)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:45:27 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:45:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:45:27 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# ** Error: (vlog-13069) ../../../../src/g_ctrl.v(226): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: ../../../../src/g_ctrl.v(252): (vlog-2730) Undefined variable: 'tm2p'.
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# End time: 20:45:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 28
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:45:27 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# ** Error: (vlog-13069) ../../../../src/g_ctrl.v(226): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: ../../../../src/g_ctrl.v(252): (vlog-2730) Undefined variable: 'tm2p'.
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# End time: 20:45:27 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1854.945 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1854.945 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-1031] tm2p is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:252]
INFO: [Synth 8-2350] module hw_sum ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.945 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.945 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1866.379 ; gain = 11.434
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:48:02 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:48:02 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:48:02 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:48:02 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:48:02 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:48:02 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=24320)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:55:15 on Mar 06,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:55:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:55:15 on Mar 06,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Compiling module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:55:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:55:15 on Mar 06,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:55:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21828)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:10:33 on Mar 07,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:10:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:10:33 on Mar 07,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:10:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:10:33 on Mar 07,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:10:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=18148)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Thu Mar  7 10:18:21 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1866.379 ; gain = 0.000
open_run synth_6 -name synth_6
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.992 ; gain = 376.168
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Shift_Register}] [get_ips fifo_rng]
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_rng'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_rng'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_rng'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_rng'...
catch { config_ip_cache -export [get_ips -all fifo_rng] }
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}] -no_script -sync -force -quiet
reset_run fifo_rng_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/fifo_rng_synth_1

launch_runs -jobs 4 fifo_rng_synth_1
[Thu Mar  7 10:27:37 2019] Launched fifo_rng_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/fifo_rng_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2609.199 ; gain = 4.734
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Thu Mar  7 10:28:09 2019] Launched fifo_rng_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/fifo_rng_synth_1/runme.log
[Thu Mar  7 10:28:09 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2609.277 ; gain = 0.078
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.250 ; gain = 8.352
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Mar  7 10:34:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.848 ; gain = 7.559
open_run impl_1
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 2740.742 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2740.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  SRLC16E => SRL16E: 64 instances

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.105 ; gain = 0.555
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_1'
[Thu Mar  7 11:04:48 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Thu Mar  7 11:04:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2807.328 ; gain = 3.379
refresh_design
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2815.215 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2815.215 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2815.215 ; gain = 7.887
current_design rtl_1
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2818.305 ; gain = 2.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.500 ; gain = 16.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:65]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.500 ; gain = 16.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2832.500 ; gain = 16.664
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.789 ; gain = 64.574
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:23 on Mar 07,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:26:23 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:23 on Mar 07,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Compiling module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:26:23 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:23 on Mar 07,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:26:23 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20708)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Thu Mar  7 11:31:39 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2879.789 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_1'
[Thu Mar  7 11:44:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2879.789 ; gain = 0.000
current_design impl_1
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2879.789 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem_h -dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip}
set_property -dict [list CONFIG.Component_Name {mem_h} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {71} CONFIG.Read_Width_A {14} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips mem_h]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'mem_h' to 'mem_h' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mem_h'...
generate_target all [get_files  {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_h'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mem_h'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mem_h'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mem_h'...
catch { config_ip_cache -export [get_ips -all mem_h] }
export_ip_user_files -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci}}]
launch_runs -jobs 4 mem_h_synth_1
[Thu Mar  7 19:48:09 2019] Launched mem_h_synth_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mem_h_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2879.789 ; gain = 0.000
export_simulation -of_objects [get_files {{c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.xci}}] -directory {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files} -ipstatic_source_dir {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib} {questa=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/questa} {riviera=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/riviera} {activehdl=C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_design rtl_1
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2879.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:159]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:165]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:175]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:181]
WARNING: [Synth 8-3848] Net rng2_valid in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:130]
WARNING: [Synth 8-3848] Net rng2_rd_en in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:61]
WARNING: [Synth 8-3848] Net h0_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:73]
WARNING: [Synth 8-3848] Net h0_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:73]
WARNING: [Synth 8-3848] Net h0_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:74]
WARNING: [Synth 8-3848] Net h0_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:74]
WARNING: [Synth 8-3848] Net h0_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:75]
WARNING: [Synth 8-3848] Net h0_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:75]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:78]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:79]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:79]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:80]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:80]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2879.789 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:84]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2879.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2879.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng2/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng2/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2930.070 ; gain = 50.281
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v}}
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:129]
ERROR: [Synth 8-448] named port connection 'rst_b' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:130]
ERROR: [Synth 8-448] named port connection 'start' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:131]
ERROR: [Synth 8-448] named port connection 'done' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:132]
ERROR: [Synth 8-448] named port connection 'fifo_rng_rd' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:134]
ERROR: [Synth 8-448] named port connection 'fifo_rng_empty' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:135]
ERROR: [Synth 8-448] named port connection 'fifo_rng_din' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:136]
ERROR: [Synth 8-448] named port connection 'rng_start' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:137]
ERROR: [Synth 8-448] named port connection 'h0_addra' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:139]
ERROR: [Synth 8-448] named port connection 'h0_wea' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:140]
ERROR: [Synth 8-448] named port connection 'h0_douta' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:141]
ERROR: [Synth 8-448] named port connection 'h0_addrb' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:142]
ERROR: [Synth 8-448] named port connection 'h0_web' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:143]
ERROR: [Synth 8-448] named port connection 'h0_doutb' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:144]
ERROR: [Synth 8-448] named port connection 'h1_addra' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:146]
ERROR: [Synth 8-448] named port connection 'h1_wea' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:147]
ERROR: [Synth 8-448] named port connection 'h1_douta' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:148]
ERROR: [Synth 8-448] named port connection 'h1_addrb' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:149]
ERROR: [Synth 8-448] named port connection 'h1_web' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:150]
ERROR: [Synth 8-448] named port connection 'h1_doutb' does not exist for instance 'h_ctrl' of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:151]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.070 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:201]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:207]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:217]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:223]
WARNING: [Synth 8-3848] Net h_ctrl_start in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:131]
WARNING: [Synth 8-3848] Net rng2_valid in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:172]
WARNING: [Synth 8-3848] Net rng2_rd_en in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:73]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:96]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2930.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 66 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng2/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng2/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.293 ; gain = 39.223
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2576] procedural assignment to a non-register rng_wr_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:234]
ERROR: [Synth 8-2576] procedural assignment to a non-register rng_wr_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:236]
ERROR: [Synth 8-2576] procedural assignment to a non-register rng_wr_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:238]
ERROR: [Synth 8-2576] procedural assignment to a non-register rng_wr_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:240]
INFO: [Synth 8-2350] module BIKE_1_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:51]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:52]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:55]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:62]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:67]
ERROR: [Synth 8-2715] syntax error near always [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:68]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2969.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:133]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:136]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:157]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:160]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:185]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:188]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:206]
ERROR: [Synth 8-2715] syntax error near 'd [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:209]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:60]
INFO: [Synth 8-2350] module h_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2969.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:133]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:133]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:136]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:136]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:157]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:157]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:160]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:160]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:185]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:185]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:188]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:188]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:206]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:206]
ERROR: [Synth 8-2715] syntax error near { [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:209]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:209]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:60]
INFO: [Synth 8-2350] module h_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.293 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:76]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:115]
WARNING: [Synth 8-6014] Unused sequential element entry_num_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:122]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:193]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:199]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:209]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:215]
WARNING: [Synth 8-3848] Net h0_ctrl_start in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:129]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2969.293 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3295] tying undriven pin h0_ctrl:start to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2969.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2969.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3029.797 ; gain = 60.504
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2715] syntax error near endmodule [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:267]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.797 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-3966] non-net port h_dina cannot be of mode input: `default_nettype is "none" [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:43]
ERROR: [Synth 8-3966] non-net port h_dinb cannot be of mode input: `default_nettype is "none" [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
INFO: [Synth 8-2350] module h_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3029.797 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3029.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-4471] merging register 'h_web_reg' into 'h_wea_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element h_web_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:195]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:201]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:211]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:217]
WARNING: [Synth 8-3848] Net h0_ctrl_start in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:129]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.797 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3295] tying undriven pin h0_ctrl:start to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3029.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3064.754 ; gain = 34.957
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3064.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-4471] merging register 'h_web_reg' into 'h_wea_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element h_web_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:195]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:201]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:211]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:217]
WARNING: [Synth 8-3848] Net h0_ctrl_start in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:129]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3064.754 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3295] tying undriven pin h0_ctrl:start to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3064.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3064.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.273 ; gain = 35.520
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:39:55 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:39:55 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:39:55 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Compiling module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:39:56 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:39:56 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:39:56 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=3300)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3100.273 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3100.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-4471] merging register 'h_web_reg' into 'h_wea_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element h_web_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:195]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:201]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:211]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:217]
WARNING: [Synth 8-3848] Net h0_ctrl_start in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:129]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:88]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:89]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:90]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.273 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3295] tying undriven pin h0_ctrl:start to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3100.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3109.938 ; gain = 9.664
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:49:02 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:49:02 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:49:02 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:49:03 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:49:03 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:49:03 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20516)
refresh_design
ERROR: [Synth 8-1031] h_gen_done is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:74]
INFO: [Synth 8-2350] module core_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3109.938 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3109.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 8 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-4471] merging register 'h_web_reg' into 'h_wea_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
WARNING: [Synth 8-6014] Unused sequential element h_web_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:139]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:202]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:208]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:218]
WARNING: [Synth 8-689] width (8) of port connection 'addrb' does not match port width (7) of module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:224]
WARNING: [Synth 8-3848] Net h1_ctrl_done in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:47]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3109.938 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h1_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:98]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3109.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3109.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.402 ; gain = 19.465
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:35:35 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 14:35:35 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:35:36 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 14:35:36 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 14:35:36 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:35:36 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=12792)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:11:02 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:11:02 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:11:02 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:11:02 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:11:02 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:11:02 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=14500)
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3129.402 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:26:39 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:26:39 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:26:39 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:26:39 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:26:39 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:26:40 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=15244)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:23 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:30:23 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:23 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:30:23 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:30:23 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:30:23 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20840)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:41:46 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:41:46 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:41:46 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:41:47 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:41:47 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:41:47 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21060)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:50:54 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:50:54 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:50:54 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:50:54 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:50:54 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:50:54 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=6168)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:17 on Mar 10,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:57:17 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:17 on Mar 10,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:57:17 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:17 on Mar 10,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:57:17 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=26872)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:25:20 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 09:25:20 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:25:21 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 09:25:21 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:25:21 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:25:21 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=27400)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:37:26 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 09:37:26 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:37:26 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 09:37:26 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 09:37:26 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 09:37:27 on Mar 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20564)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:20 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:46:20 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:20 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:46:20 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:20 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:46:20 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=2652)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3129.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-3848] Net h1_ctrl_done in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:47]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h1_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:98]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3129.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3154.047 ; gain = 24.645
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:24:53 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:24:53 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:24:53 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(260): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(269): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(287): near "endcase": syntax error, unexpected endcase.
# -- Skipping module BIKE_1_top_tb
# End time: 11:24:53 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 30
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:24:53 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(260): near "else": syntax error, unexpected else.
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(269): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) ../../../../src/h_ctrl.v(287): near "endcase": syntax error, unexpected endcase.
# -- Skipping module BIKE_1_top_tb
# End time: 11:24:53 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3154.047 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3154.047 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2715] syntax error near else [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:260]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
INFO: [Synth 8-2350] module h_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.047 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-3848] Net h1_ctrl_done in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:47]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3154.047 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h1_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:98]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3154.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3154.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.352 ; gain = 10.305
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:26 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:26:26 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:26 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:26:26 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:26:26 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:26:26 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=4232)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:43:43 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:43:43 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:43:43 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:43:43 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:43:44 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:43:44 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=19784)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:51:17 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:51:17 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:51:17 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 11:51:17 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:51:17 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:51:17 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=26772)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs synth_6 -jobs 4
[Mon Mar 11 11:53:12 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.352 ; gain = 0.000
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_1'
[Mon Mar 11 12:15:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3164.352 ; gain = 0.000
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3164.352 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3164.352 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3164.352 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3164.352 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/sim/mem_g.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/sim/mem_h.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/prng_lcg_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:]
create_run impl_2 -parent_run synth_6 -flow {Vivado Implementation 2018} -strategy {Vivado Implementation Defaults} -report_strategy {Vivado Implementation Default Reports}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7s50csga324-1
current_run [get_runs impl_2]
set_property strategy Performance_Explore [get_runs impl_2]
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Mon Mar 11 12:31:42 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3837.090 ; gain = 4.043
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
delete_runs "impl_1"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'delete_runs' was cancelled
open_run impl_2
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3839.359 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 3839.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  SRLC16E => SRL16E: 92 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3839.359 ; gain = 2.266
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3839.359 ; gain = 0.000
reset_run synth_6
reset_run impl_2
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Mon Mar 11 12:41:40 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Mon Mar 11 12:41:40 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3840.141 ; gain = 0.781
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3840.141 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3840.141 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3840.141 ; gain = 0.000
reset_run synth_6
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Mon Mar 11 12:53:22 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Mon Mar 11 12:53:22 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 3846.902 ; gain = 0.836
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3847.520 ; gain = 0.148
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3847.520 ; gain = 0.000
open_run impl_2
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3847.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3847.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  SRLC16E => SRL16E: 92 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3847.520 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_6
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Mon Mar 11 13:00:24 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Mon Mar 11 13:00:25 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3847.520 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3847.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3847.520 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3847.520 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
save_constraints
reset_run synth_6
reset_run impl_2
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Mon Mar 11 13:06:31 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Mon Mar 11 13:06:31 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3847.520 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3847.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3847.520 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3847.520 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:42:57 on Mar 11,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 19:42:57 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:42:57 on Mar 11,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 19:42:58 on Mar 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:42:58 on Mar 11,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:42:58 on Mar 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21536)
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3847.520 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:20:11 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:20:12 on Mar 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:20:12 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(247): (vlog-2730) Undefined variable: 'r'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 10:20:12 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 30
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:20:12 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# ** Error: ../../../../src/BIKE_1_top.v(247): (vlog-2730) Undefined variable: 'r'.
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 10:20:12 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3847.520 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3847.520 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_design rtl_1
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-1031] r is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:247]
ERROR: [Synth 8-1031] r is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:247]
INFO: [Synth 8-2350] module BIKE_1_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3847.520 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-1031] r is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:247]
ERROR: [Synth 8-1031] r is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:247]
INFO: [Synth 8-2350] module BIKE_1_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3847.520 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
current_design impl_2
current_design rtl_1
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3847.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:119]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-3848] Net h1_ctrl_done in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:48]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3853.121 ; gain = 5.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h1_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:98]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3854.438 ; gain = 6.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3854.438 ; gain = 6.918
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3919.961 ; gain = 72.441
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:40 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:23:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:40 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:23:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:23:40 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:23:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=23220)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:36:18 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:36:18 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:36:18 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:36:18 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:36:19 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:36:19 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=19492)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3919.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
WARNING: [Synth 8-3848] Net h1_ctrl_done in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:48]
WARNING: [Synth 8-3848] Net h1_wea in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addra in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dina in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
WARNING: [Synth 8-3848] Net h1_web in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:92]
WARNING: [Synth 8-3848] Net h1_addrb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:93]
WARNING: [Synth 8-3848] Net h1_dinb in module/entity BIKE_1_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:94]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3919.961 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin core_ctrl:h1_gen_done to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:98]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3919.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3919.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3925.262 ; gain = 5.301
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:39:19 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:39:19 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:39:19 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Compiling module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 10:39:19 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:39:19 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 10:39:19 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=27716)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Tue Mar 12 10:54:36 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Tue Mar 12 10:54:36 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3925.262 ; gain = 0.000
current_design impl_2
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3925.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3925.262 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 3925.262 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
save_constraints
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

reset_run impl_2
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Tue Mar 12 11:04:12 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Tue Mar 12 11:04:12 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3925.262 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 3925.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 3925.262 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3925.262 ; gain = 0.000
show_objects -name WARNING [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.262 ; gain = 0.000
current_design rtl_1
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3925.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'rng_start' does not match port width (2) of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:169]
WARNING: [Synth 8-689] width (1) of port connection 'h_addra' does not match port width (7) of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:171]
WARNING: [Synth 8-689] width (1) of port connection 'h_douta' does not match port width (14) of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:173]
WARNING: [Synth 8-689] width (1) of port connection 'h_addrb' does not match port width (7) of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:175]
WARNING: [Synth 8-689] width (1) of port connection 'h_doutb' does not match port width (14) of module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:177]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3925.262 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3925.262 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3925.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3950.398 ; gain = 25.137
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:05:06 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:05:06 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:05:06 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:05:06 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:05:07 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:05:07 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=13484)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:22 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:12:22 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:22 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:12:22 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:12:23 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:12:23 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=20568)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:15:40 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:15:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:15:40 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:15:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:15:40 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:15:40 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=22108)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3950.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3950.398 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3950.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3950.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3960.645 ; gain = 10.246
refresh_design
ERROR: [Synth 8-2715] syntax error near = [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-993] H1_GEN is an unknown type [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-1031] H_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:71]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:76]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:79]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:83]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:122]
INFO: [Synth 8-2350] module core_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.645 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near = [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-993] H1_GEN is an unknown type [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-1031] H_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:71]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:76]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:79]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:83]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:122]
INFO: [Synth 8-2350] module core_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3960.645 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near = [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-993] H1_GEN is an unknown type [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:45]
ERROR: [Synth 8-1031] H_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:71]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:76]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:79]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:83]
ERROR: [Synth 8-1031] H1_GEN is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:122]
INFO: [Synth 8-2350] module core_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3960.645 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3960.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H0_GEN bound to: 3'b010 
	Parameter H1_GEN bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.645 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3960.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3987.242 ; gain = 26.598
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:36 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:37:36 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:36 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:37:36 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:37:36 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:37:36 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=8944)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:06 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:57:06 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:06 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# ** Error: ../../../../src/BIKE_1_top.v(290): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(292): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(294): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(299): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(301): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(303): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 20:57:06 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 30
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:57:06 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# ** Error: ../../../../src/BIKE_1_top.v(290): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(292): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(294): (vlog-2110) Illegal reference to net "h0_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(299): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(301): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# ** Error: ../../../../src/BIKE_1_top.v(303): (vlog-2110) Illegal reference to net "h1_rng_rd_en".
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# End time: 20:57:06 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/s..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/mem_g/sim/mem_g.v" \
# "../../../../KeyGen.ip/fifo_rng/sim/fif..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 3987.242 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3987.242 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
ERROR: [Synth 8-2576] procedural assignment to a non-register h0_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:290]
ERROR: [Synth 8-2576] procedural assignment to a non-register h0_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:292]
ERROR: [Synth 8-2576] procedural assignment to a non-register h0_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:294]
ERROR: [Synth 8-2576] procedural assignment to a non-register h1_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:299]
ERROR: [Synth 8-2576] procedural assignment to a non-register h1_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:301]
ERROR: [Synth 8-2576] procedural assignment to a non-register h1_rng_rd_en is not permitted [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:303]
INFO: [Synth 8-2350] module BIKE_1_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3987.242 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3987.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_1_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter G_GEN bound to: 3'b001 
	Parameter H0_GEN bound to: 3'b010 
	Parameter H1_GEN bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'g_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter G_GEN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'hw_sum' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
	Parameter DAT_W bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hw_sum' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:232]
INFO: [Synth 8-6155] done synthesizing module 'g_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/g_ctrl.v:24]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/.Xil/Vivado-13076-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_1_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/src/BIKE_1_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3987.242 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3987.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3987.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_g/mem_g.dcp' for cell 'g'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 4001.504 ; gain = 14.262
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:59:53 on Mar 12,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:59:53 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:59:53 on Mar 12,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/BIKE_1_top.v ../../../../src/h_ctrl.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module mem_g
# -- Skipping module fifo_rng
# -- Skipping module mem_h
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module BIKE_1_top
# -- Skipping module h_ctrl
# -- Skipping module BIKE_1_top_tb
# 
# Top level modules:
# 	prng_lcg_tb
# 	BIKE_1_top_tb
# End time: 20:59:53 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:59:53 on Mar 12,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:59:53 on Mar 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=12076)
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Tue Mar 12 21:29:35 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Tue Mar 12 21:29:35 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4001.504 ; gain = 0.000
current_design impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 4001.504 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4001.504 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 4001.504 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 4001.504 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
save_constraints
reset_run synth_6
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6

reset_run impl_2
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Wed Mar 13 10:16:14 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/synth_6/runme.log
[Wed Mar 13 10:16:14 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4160.484 ; gain = 1.535
refresh_design
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4168.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 4168.738 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 4168.738 ; gain = 8.125
