Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Sep 13 20:37:16 2020
| Host         : swiftie running 64-bit unknown
| Command      : report_methodology -file selection_sort_design_wrapper_methodology_drc_routed.rpt -pb selection_sort_design_wrapper_methodology_drc_routed.pb -rpx selection_sort_design_wrapper_methodology_drc_routed.rpx
| Design       : selection_sort_design_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 2          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[0]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[1]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[2]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[3]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[4]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[5]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[6]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[7]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[1]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[2]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[5]/CLR,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[0]/PRE,
selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[0]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cnt_value[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cur_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


