$comment
	File created using the following command:
		vcd file rom64x8_1.msim.vcd -direction
$end
$date
	Sun Oct 23 10:11:39 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rom64x8_1_vlg_vec_tst $end
$var reg 6 ! addr [5:0] $end
$var reg 1 " SEL $end
$var wire 1 # d [7] $end
$var wire 1 $ d [6] $end
$var wire 1 % d [5] $end
$var wire 1 & d [4] $end
$var wire 1 ' d [3] $end
$var wire 1 ( d [2] $end
$var wire 1 ) d [1] $end
$var wire 1 * d [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 SEL~combout $end
$var wire 1 3 32a63|0a15|MS|inst26~10_combout $end
$var wire 1 4 32a63|0a15|MS|inst7~9_combout $end
$var wire 1 5 addr~combout [5] $end
$var wire 1 6 addr~combout [4] $end
$var wire 1 7 addr~combout [3] $end
$var wire 1 8 addr~combout [2] $end
$var wire 1 9 addr~combout [1] $end
$var wire 1 : addr~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110000 !
1"
0*
1)
0(
1'
0&
1%
0$
1#
x+
0,
1-
x.
1/
10
11
12
13
04
0:
z9
z8
z7
z6
z5
$end
#250000
b110001 !
1:
0+
14
03
1*
1(
1&
1$
0)
0'
0%
0#
#500000
b110011 !
b110010 !
0:
1+
04
13
0*
0(
0&
0$
1)
1'
1%
1#
#750000
b110011 !
1:
0+
14
03
1*
1(
1&
1$
0)
0'
0%
0#
#1000000
b110111 !
b110101 !
b110100 !
0:
1+
04
13
0*
0(
0&
0$
1)
1'
1%
1#
#1250000
0"
b110101 !
02
1:
0+
14
z*
z)
z(
z'
z&
z%
z$
z#
#1500000
b110111 !
b110110 !
0:
1+
#1750000
b110111 !
1:
0+
#2000000
b111111 !
b111011 !
b111001 !
b111000 !
0:
1+
#2250000
b111001 !
1:
0+
#2500000
1"
b111011 !
b111010 !
12
0:
1+
04
1*
1)
1(
1'
1&
1%
1$
1#
0*
0(
0&
0$
#2750000
b111011 !
1:
0+
14
03
1*
1(
1&
1$
0)
0'
0%
0#
#3000000
b111111 !
b111101 !
b111100 !
0:
1+
04
13
0*
0(
0&
0$
1)
1'
1%
1#
#3250000
b111101 !
1:
0+
14
03
1*
1(
1&
1$
0)
0'
0%
0#
#3500000
b111111 !
b111110 !
0:
1+
04
13
0*
0(
0&
0$
1)
1'
1%
1#
#3750000
b111111 !
1:
0+
14
03
1*
1(
1&
1$
0)
0'
0%
0#
#4000000
