Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:26:31 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/adpcm_main_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.131        0.000                      0                 8191        0.041        0.000                      0                 8191        3.458        0.000                       0                  3208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.131        0.000                      0                 8191        0.041        0.000                      0                 8191        3.458        0.000                       0                  3208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 3.414ns (58.352%)  route 2.437ns (41.648%))
  Logic Levels:           18  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.029     0.029    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y68         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]_rep/Q
                         net (fo=191, routed)         0.787     0.895    bd_0_i/hls_inst/inst/grp_encode_fu_333/dec_nbh_reg[0]
    SLICE_X79Y79         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     1.033 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/tmp_product_i_46__0/O
                         net (fo=1, routed)           0.291     1.324    bd_0_i/hls_inst/inst/grp_decode_fu_399/DSP_A_B_DATA_INST_96
    SLICE_X76Y75         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.469 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/tmp_product_i_15__6/O
                         net (fo=2, routed)           0.328     1.797    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/B[0]
    DSP48E2_X10Y20       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     1.948 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.948    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X10Y20       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     2.021 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X10Y20       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     2.630 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     2.630    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_MULTIPLIER.V<30>
    DSP48E2_X10Y20       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     2.676 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     2.676    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_M_DATA.V_DATA<30>
    DSP48E2_X10Y20       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     3.247 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.247    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y20       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.369 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.383    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/PCIN[47]
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[4])
                                                      0.546     3.929 f  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     3.929    bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     4.038 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/mul_15s_32s_47_1_1_U48/tmp_product__0/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.282     4.321    bd_0_i/hls_inst/inst/grp_filtep_fu_650/tmp_product[21]
    SLICE_X72Y64         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.419 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4/O
                         net (fo=1, routed)           0.022     4.441    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449[8]_i_4_n_20
    SLICE_X72Y64         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.600 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.626    bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[8]_i_1_n_20
    SLICE_X72Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.081     4.707 r  bd_0_i/hls_inst/inst/grp_filtep_fu_650/reg_449_reg[16]_i_1/O[2]
                         net (fo=3, routed)           0.340     5.047    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_return[11]
    SLICE_X73Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.097 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6/O
                         net (fo=1, routed)           0.009     5.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260[15]_i_6_n_20
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.260 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.286    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[15]_i_1_n_20
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.301 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.327    bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[23]_i_1_n_20
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     5.437 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/add_ln371_reg_1260_reg[31]_i_1/O[6]
                         net (fo=2, routed)           0.255     5.692    bd_0_i/hls_inst/inst/grp_decode_fu_399/trunc_ln372_fu_732_p1[30]
    SLICE_X76Y67         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     5.850 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_rh1[30]_i_1/O
                         net (fo=1, routed)           0.030     5.880    bd_0_i/hls_inst/inst/grp_decode_fu_399_n_886
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.021     8.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X76Y67         FDRE                                         r  bd_0_i/hls_inst/inst/dec_rh1_reg[30]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X76Y67         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/dec_rh1_reg[30]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  2.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dec_ph2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y60         FDRE                                         r  bd_0_i/hls_inst/inst/dec_ph2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dec_ph2_reg[1]/Q
                         net (fo=1, routed)           0.055     0.106    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[31]_0[1]
    SLICE_X83Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3370, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X83Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X83Y60         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_decode_fu_399/dec_ph2_load_reg_1198_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y16  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK



