# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 18:41:36 on Feb 26,2025
# vlog -reportprogress 300 -lint data_fields.sv 
# -- Compiling package data_fields
# 
# Top level modules:
# 	--none--
# End time: 18:41:36 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 18:41:36 on Feb 26,2025
# vlog -reportprogress 300 -lint design.sv 
# -- Compiling module FIFO_memory
# -- Compiling module read_empty
# -- Compiling module sync_r_to_w
# -- Compiling module sync_w_to_r
# -- Compiling module write_full
# -- Compiling module Asynch_FIFO
# 
# Top level modules:
# 	Asynch_FIFO
# End time: 18:41:36 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 18:41:37 on Feb 26,2025
# vlog -reportprogress 300 -lint top.sv 
# ** Note: (vlog-2286) test.sv(2): Using implicit +incdir+/pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package data_fields
# ** Warning: ** while parsing file included at top.sv(17)
# ** while parsing file included at test.sv(3)
# ** while parsing file included at environment.sv(3)
# ** while parsing file included at scoreboard.sv(2)
# ** while parsing file included at wr_agent.sv(3)
# ** while parsing file included at wr_monitor.sv(3)
# ** while parsing file included at wr_driver.sv(3)
# ** while parsing file included at wr_sequencer.sv(3)
# ** while parsing file included at wr_sequence.sv(3)
# ** while parsing file included at wr_sequence_items.sv(4)
# ** at data_fields.sv(1): (vlog-2275) Existing package 'data_fields' at line 1 will be overwritten.
# -- Compiling interface FIFO_int
# ** Warning: ** while parsing file included at top.sv(17)
# ** while parsing file included at test.sv(3)
# ** while parsing file included at environment.sv(3)
# ** while parsing file included at scoreboard.sv(2)
# ** while parsing file included at wr_agent.sv(3)
# ** while parsing file included at wr_monitor.sv(3)
# ** while parsing file included at wr_driver.sv(4)
# ** at interface.sv(2): (vlog-2275) Existing interface 'FIFO_int' at line 2 will be overwritten.
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package data_fields
# -- Compiling package data_fields
# -- Compiling interface FIFO_int
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:41:37 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim work.top 
# Start time: 18:41:37 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.data_fields(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.FIFO_int(fast)
# Loading /pkgs/mentor/questa/2021.3_1/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               test                    -     @471 
#   env                      environment             -     @478 
#     rag                    rd_ag                   -     @492 
#       rd                   rd_dr                   -     @507 
#         rsp_port           uvm_analysis_port       -     @522 
#         seq_item_port      uvm_seq_item_pull_port  -     @514 
#       rm                   rd_mn                   -     @530 
#         rd_mn_port         uvm_analysis_port       -     @647 
#       rsr                  rd_sqr                  -     @537 
#         rsp_export         uvm_analysis_export     -     @544 
#         seq_item_export    uvm_seq_item_pull_imp   -     @638 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     scb                    scoreboard              -     @499 
#       sc_rd_port           uvm_analysis_port       -     @669 
#       sc_wr_port           uvm_analysis_port       -     @661 
#     wag                    wr_ag                   -     @485 
#       wd                   wr_dr                   -     @678 
#         rsp_port           uvm_analysis_port       -     @693 
#         seq_item_port      uvm_seq_item_pull_port  -     @685 
#       wm                   wr_mn                   -     @701 
#         wr_mn_port         uvm_analysis_port       -     @818 
#       wsr                  wr_sqr                  -     @708 
#         rsp_export         uvm_analysis_export     -     @715 
#         seq_item_export    uvm_seq_item_pull_imp   -     @809 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# Sorry! Ran out of clock cycles!
# ** Note: $finish    : top.sv(76)
#    Time: 5 us  Iteration: 0  Instance: /top
# End time: 18:41:50 on Feb 26,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
