// Seed: 2627269807
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  tri0 id_4;
  assign id_0 = ~id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output wire id_6,
    output wand id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply0 id_10
);
  tri0 id_12;
  assign id_12 = 1 | 1;
  assign id_2  = 1;
  assign id_0  = 0;
  always @(posedge 1) begin
    id_0 = id_4 - 1'b0;
  end
  module_0(
      id_8, id_0
  );
  wire id_13;
endmodule
