// Seed: 506491328
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input  wor id_1
);
  id_3(
      .id_0(), .id_1(id_0), .id_2(1), .id_3(id_0), .id_4(id_1), .id_5(id_1), .id_6(1), .id_7({1, 1})
  ); module_0();
endmodule
