#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep  2 11:56:30 2024
# Process ID: 66052
# Current directory: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/vivado.jou
# Running On: prince-ThinkPad-E14-Gen-5, OS: Linux, CPU Frequency: 714.774 MHz, CPU Physical cores: 14, Host memory: 16411 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/prince/Documents/capstone/Gesture-AI/vitis_test'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xczu3eg-sbva484-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/design_1_gesture_model_0_2.dcp' for cell 'design_1_i/gesture_model_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/design_1_smartconnect_0_1.dcp' for cell 'design_1_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_xbar_4/design_1_xbar_4.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2159.938 ; gain = 0.000 ; free physical = 8335 ; free virtual = 13614
INFO: [Netlist 29-17] Analyzing 2546 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/bd_886d_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_2/design_1_proc_sys_reset_0_2.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.887 ; gain = 0.000 ; free physical = 8154 ; free virtual = 13433
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 487 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 41 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 241 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 74 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 71 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 48 instances

18 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2496.887 ; gain = 1169.363 ; free physical = 8154 ; free virtual = 13433
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2496.887 ; gain = 0.000 ; free physical = 8149 ; free virtual = 13430

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17b51202b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2837.309 ; gain = 340.422 ; free physical = 7932 ; free virtual = 13214

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/Range1_all_zeros_5_reg_833[0]_i_1 into driver instance design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/deleted_ones_reg_853[0]_i_5, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[11]_i_8 into driver instance design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[11]_i_19, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[3]_i_1 into driver instance design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[3]_i_2, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[4]_i_1 into driver instance design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/fpext_32ns_64_2_no_dsp_1_U1/gesture_model_fpext_32ns_64_2_no_dsp_1_ip_u/sh_amt_reg_802[4]_i_2, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/regslice_both_input_stream_V_data_V_U/ce_r_i_1 into driver instance design_1_i/gesture_model_0/inst/Loop_VITIS_LOOP_148_1_proc8_U0/regslice_both_input_stream_V_data_V_U/ram_reg_0_63_0_0_i_19, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_0_U0/flow_control_loop_pipe_U/count[1]_i_3__5, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/flow_control_loop_pipe_sequential_init_U/output_addr_reg_1254[4]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/flow_control_loop_pipe_sequential_init_U/i_fu_152[4]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/icmp_ln610_reg_1314[0]_i_2 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/deleted_ones_reg_1319[0]_i_4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/p_Result_15_reg_1308[0]_i_34 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/p_Val2_4_reg_1298[0]_i_13, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/p_Val2_10_reg_1272[10]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/p_Val2_10_reg_1272[10]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/p_Val2_10_reg_1272[23]_i_1 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298/overflow_reg_1298[0]_i_6, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/gesture_model_0/inst/dense_1_U0/reg_valid0_i_1__2 into driver instance design_1_i/gesture_model_0/inst/dense_1_U0/q1[23]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 61 inverter(s) to 1795 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1535ecae1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3120.168 ; gain = 0.000 ; free physical = 7708 ; free virtual = 12988
INFO: [Opt 31-389] Phase Retarget created 204 cells and removed 623 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 44 load pin(s).
Phase 2 Constant propagation | Checksum: 12580a68c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3120.168 ; gain = 0.000 ; free physical = 7710 ; free virtual = 12991
INFO: [Opt 31-389] Phase Constant propagation created 724 cells and removed 1323 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 168e50318

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3120.168 ; gain = 0.000 ; free physical = 7710 ; free virtual = 12991
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1483 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 168e50318

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3152.184 ; gain = 32.016 ; free physical = 7724 ; free virtual = 13005
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 168e50318

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3152.184 ; gain = 32.016 ; free physical = 7724 ; free virtual = 13005
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a5366993

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3152.184 ; gain = 32.016 ; free physical = 7724 ; free virtual = 13005
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             204  |             623  |                                             30  |
|  Constant propagation         |             724  |            1323  |                                             40  |
|  Sweep                        |               0  |            1483  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3152.184 ; gain = 0.000 ; free physical = 7724 ; free virtual = 13005
Ending Logic Optimization Task | Checksum: 814a9469

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3152.184 ; gain = 32.016 ; free physical = 7724 ; free virtual = 13005

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 136219272

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3886.199 ; gain = 0.000 ; free physical = 7290 ; free virtual = 12575
Ending Power Optimization Task | Checksum: 136219272

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3886.199 ; gain = 734.016 ; free physical = 7336 ; free virtual = 12622

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: c1330b24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3886.199 ; gain = 0.000 ; free physical = 7329 ; free virtual = 12614
Ending Final Cleanup Task | Checksum: c1330b24

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3886.199 ; gain = 0.000 ; free physical = 7331 ; free virtual = 12616

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3886.199 ; gain = 0.000 ; free physical = 7331 ; free virtual = 12616
Ending Netlist Obfuscation Task | Checksum: c1330b24

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3886.199 ; gain = 0.000 ; free physical = 7331 ; free virtual = 12616
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 3886.199 ; gain = 1389.312 ; free physical = 7331 ; free virtual = 12616
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3902.207 ; gain = 0.000 ; free physical = 7172 ; free virtual = 12470
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7528f900

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3902.207 ; gain = 0.000 ; free physical = 7172 ; free virtual = 12470
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3902.207 ; gain = 0.000 ; free physical = 7172 ; free virtual = 12470

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12ece83e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4299.305 ; gain = 397.098 ; free physical = 6800 ; free virtual = 12188

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 178b7be3d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4331.320 ; gain = 429.113 ; free physical = 6482 ; free virtual = 11979

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 178b7be3d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4331.320 ; gain = 429.113 ; free physical = 6483 ; free virtual = 11980
Phase 1 Placer Initialization | Checksum: 178b7be3d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 4331.320 ; gain = 429.113 ; free physical = 6552 ; free virtual = 11976

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1dbf556ca

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4347.328 ; gain = 445.121 ; free physical = 6616 ; free virtual = 12029

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1dbf556ca

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4347.328 ; gain = 445.121 ; free physical = 6613 ; free virtual = 12030

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2248d162a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 4347.328 ; gain = 445.121 ; free physical = 6613 ; free virtual = 12030

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2248d162a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 4377.684 ; gain = 475.477 ; free physical = 6564 ; free virtual = 12034

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 11b149fa3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4377.684 ; gain = 475.477 ; free physical = 6561 ; free virtual = 12031

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 17583a6f1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12013

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 17583a6f1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12012
Phase 2.1.1 Partition Driven Placement | Checksum: 17583a6f1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12012
Phase 2.1 Floorplanning | Checksum: 1fda459b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12012

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fda459b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12012

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fda459b3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 4407.699 ; gain = 505.492 ; free physical = 6542 ; free virtual = 12012

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1cd5df5a6

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6262 ; free virtual = 11898

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1049 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 392 nets or LUTs. Breaked 0 LUT, combined 392 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 19 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 16 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 16 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 6072 ; free virtual = 11808
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 6071 ; free virtual = 11812

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            392  |                   392  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            392  |                   396  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16109ee01

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5716 ; free virtual = 11681
Phase 2.4 Global Placement Core | Checksum: ee49eab1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5667 ; free virtual = 11632
Phase 2 Global Placement | Checksum: ee49eab1

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5666 ; free virtual = 11632

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fb8628f4

Time (s): cpu = 00:01:50 ; elapsed = 00:00:45 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5550 ; free virtual = 11604

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cbd5eeaa

Time (s): cpu = 00:02:00 ; elapsed = 00:00:49 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5675 ; free virtual = 11509

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1101b12e7

Time (s): cpu = 00:02:01 ; elapsed = 00:00:49 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5658 ; free virtual = 11493

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: dd1f1eb6

Time (s): cpu = 00:02:01 ; elapsed = 00:00:49 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5654 ; free virtual = 11488

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: bf32825d

Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5656 ; free virtual = 11481
Phase 3.3.3 Slice Area Swap | Checksum: bf32825d

Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5654 ; free virtual = 11479
Phase 3.3 Small Shape DP | Checksum: 117e71343

Time (s): cpu = 00:02:07 ; elapsed = 00:00:52 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5671 ; free virtual = 11489

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1ecf959b7

Time (s): cpu = 00:02:08 ; elapsed = 00:00:53 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5766 ; free virtual = 11528

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: c57fa006

Time (s): cpu = 00:02:09 ; elapsed = 00:00:53 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5767 ; free virtual = 11529
Phase 3 Detail Placement | Checksum: c57fa006

Time (s): cpu = 00:02:09 ; elapsed = 00:00:53 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5766 ; free virtual = 11528

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16ff2e072

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.646 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20333517c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5814 ; free virtual = 11594
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1fc534dc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5814 ; free virtual = 11594
Phase 4.1.1.1 BUFG Insertion | Checksum: 16ff2e072

Time (s): cpu = 00:02:34 ; elapsed = 00:01:00 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 5814 ; free virtual = 11591

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.646. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a2b7fd32

Time (s): cpu = 00:02:35 ; elapsed = 00:01:01 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6063 ; free virtual = 11876

Time (s): cpu = 00:02:35 ; elapsed = 00:01:01 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6063 ; free virtual = 11876
Phase 4.1 Post Commit Optimization | Checksum: 1a2b7fd32

Time (s): cpu = 00:02:36 ; elapsed = 00:01:01 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6061 ; free virtual = 11877
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 6035 ; free virtual = 11834

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c54195be

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6143 ; free virtual = 11831

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c54195be

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6154 ; free virtual = 11841
Phase 4.3 Placer Reporting | Checksum: 1c54195be

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6156 ; free virtual = 11844

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 6156 ; free virtual = 11844

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6156 ; free virtual = 11844
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14f66ca4e

Time (s): cpu = 00:02:39 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6158 ; free virtual = 11846
Ending Placer Task | Checksum: cc00abfb

Time (s): cpu = 00:02:39 ; elapsed = 00:01:03 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6160 ; free virtual = 11847
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:04 . Memory (MB): peak = 4423.707 ; gain = 521.500 ; free physical = 6242 ; free virtual = 11930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5642 ; free virtual = 11910
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5897 ; free virtual = 11876
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5878 ; free virtual = 11873
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5981 ; free virtual = 11879
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5970 ; free virtual = 11908
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5908 ; free virtual = 11911
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 49c0fdd8 ConstDB: 0 ShapeSum: 5fb61597 RouteDB: 2289988c
Nodegraph reading from file.  Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11719
Post Restoration Checksum: NetGraph: 6ca8428d NumContArr: c3f987dc Constraints: 84ae0408 Timing: 0
Phase 1 Build RT Design | Checksum: 1b54fce71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5915 ; free virtual = 11764

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b54fce71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11729

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b54fce71

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5833 ; free virtual = 11730

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17eb9d19c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5848 ; free virtual = 11682

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e66ef6e8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:09 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5747 ; free virtual = 11701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.751  | TNS=0.000  | WHS=-0.081 | THS=-12.668|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 41426
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37350
  Number of Partially Routed Nets     = 4076
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c355fa6b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5876 ; free virtual = 11770

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c355fa6b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:15 . Memory (MB): peak = 4423.707 ; gain = 0.000 ; free physical = 5867 ; free virtual = 11778
Phase 3 Initial Routing | Checksum: 265845d62

Time (s): cpu = 00:01:16 ; elapsed = 00:00:18 . Memory (MB): peak = 4423.895 ; gain = 0.188 ; free physical = 5805 ; free virtual = 11757

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8209
 Number of Nodes with overlaps = 634
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.003  | TNS=0.000  | WHS=-0.011 | THS=-0.029 |

Phase 4.1 Global Iteration 0 | Checksum: 1d8a18055

Time (s): cpu = 00:02:35 ; elapsed = 00:00:44 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5886 ; free virtual = 11825

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.003  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bb657a63

Time (s): cpu = 00:02:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5901 ; free virtual = 11824
Phase 4 Rip-up And Reroute | Checksum: 1bb657a63

Time (s): cpu = 00:02:40 ; elapsed = 00:00:46 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5885 ; free virtual = 11825

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bf93025b

Time (s): cpu = 00:02:51 ; elapsed = 00:00:49 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5916 ; free virtual = 11822
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.003  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 11ab5b58a

Time (s): cpu = 00:02:58 ; elapsed = 00:00:51 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5896 ; free virtual = 11834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.003  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 11ab5b58a

Time (s): cpu = 00:02:59 ; elapsed = 00:00:51 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5880 ; free virtual = 11834

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ab5b58a

Time (s): cpu = 00:02:59 ; elapsed = 00:00:51 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 6014 ; free virtual = 11834
Phase 5 Delay and Skew Optimization | Checksum: 11ab5b58a

Time (s): cpu = 00:02:59 ; elapsed = 00:00:51 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5994 ; free virtual = 11830

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15c916127

Time (s): cpu = 00:03:06 ; elapsed = 00:00:54 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5991 ; free virtual = 11829
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.003  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 116cb33f5

Time (s): cpu = 00:03:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5972 ; free virtual = 11831
Phase 6 Post Hold Fix | Checksum: 116cb33f5

Time (s): cpu = 00:03:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5956 ; free virtual = 11830

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.5497 %
  Global Horizontal Routing Utilization  = 7.77072 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1655d02ad

Time (s): cpu = 00:03:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5923 ; free virtual = 11829

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1655d02ad

Time (s): cpu = 00:03:07 ; elapsed = 00:00:54 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5911 ; free virtual = 11833

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1655d02ad

Time (s): cpu = 00:03:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5988 ; free virtual = 11840

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1655d02ad

Time (s): cpu = 00:03:10 ; elapsed = 00:00:56 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5953 ; free virtual = 11838

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.003  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1655d02ad

Time (s): cpu = 00:03:15 ; elapsed = 00:00:57 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 5989 ; free virtual = 11843
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:15 ; elapsed = 00:00:57 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 6036 ; free virtual = 11905

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:19 ; elapsed = 00:00:58 . Memory (MB): peak = 4439.902 ; gain = 16.195 ; free physical = 6036 ; free virtual = 11905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4439.902 ; gain = 0.000 ; free physical = 5890 ; free virtual = 11870
INFO: [Common 17-1381] The checkpoint '/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4447.906 ; gain = 8.004 ; free physical = 5878 ; free virtual = 11849
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 4513.449 ; gain = 0.000 ; free physical = 5915 ; free virtual = 11765
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.469 ; gain = 34.020 ; free physical = 5772 ; free virtual = 11712
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/r_V_8_reg_1628_reg multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_0_U0/r_V_8_reg_1628_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_0_U0/r_V_8_reg_1628_reg__0 multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_0_U0/r_V_8_reg_1628_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/r_V_5_reg_1477_reg multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_1_U0/r_V_5_reg_1477_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/batch_normalization_1_U0/r_V_5_reg_1477_reg__0 multiplier stage design_1_i/gesture_model_0/inst/batch_normalization_1_U0/r_V_5_reg_1477_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2 multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U55/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U56/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U57/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U58/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U59/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U60/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U61/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U62/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U63/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U64/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U65/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U66/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U67/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U68/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U69/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg multiplier stage design_1_i/gesture_model_0/inst/dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/mul_mul_24s_19s_43_4_1_U70/gesture_model_mul_mul_24s_19s_43_4_1_DSP48_1_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/gesture_model_0/inst/dense_1_U0/dexp_64ns_64ns_64_13_full_dsp_1_U114/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 72 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4710.254 ; gain = 162.785 ; free physical = 5689 ; free virtual = 11662
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 12:00:19 2024...
