// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/30/2017 03:01:17"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module demo_setup (
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CLOCK_50);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[7:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	CLOCK_50;

// Design Ports Information
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \bank|DataO[0]~0_combout ;
wire \bank|DataO[0]~2_combout ;
wire \bank|DataO[0]~3_combout ;
wire \bank|DataO[1]~5_combout ;
wire \bank|DataO[1]~7_combout ;
wire \bank|DataO[2]~10_combout ;
wire \bank|DataO[2]~11_combout ;
wire \bank|DataO[3]~15_combout ;
wire \bank|DataO[3]~16_combout ;
wire \bank|dec_in|Mux7~1_combout ;
wire \bank|dec_in|Mux7~2_combout ;
wire \bank|g1:3:reg|Q[0]~feeder_combout ;
wire \bank|g1:4:reg|Q[0]~feeder_combout ;
wire \bank|g1:0:reg|Q[1]~feeder_combout ;
wire \bank|g1:7:reg|Q[2]~feeder_combout ;
wire \bank|g1:4:reg|Q[2]~feeder_combout ;
wire \bank|g1:7:reg|Q[3]~feeder_combout ;
wire \bank|g1:3:reg|Q[3]~feeder_combout ;
wire \bank|g1:4:reg|Q[3]~feeder_combout ;
wire \bank|dec_in|Mux7~0_combout ;
wire \bank|g1:7:reg|Q[0]~feeder_combout ;
wire \bank|dec_in|Mux7~3_combout ;
wire \bank|DataO[0]~1_combout ;
wire \bank|DataO[0]~4_combout ;
wire \bank|DataO[1]~6_combout ;
wire \bank|dec_in|Mux7~4_combout ;
wire \bank|dec_in|Mux7~7_combout ;
wire \bank|DataO[1]~8_combout ;
wire \bank|DataO[1]~9_combout ;
wire \bank|dec_in|Mux7~5_combout ;
wire \bank|g1:0:reg|Q[3]~feeder_combout ;
wire \bank|dec_in|Mux7~6_combout ;
wire \bank|DataO[3]~17_combout ;
wire \bank|DataO[3]~18_combout ;
wire \bank|DataO[3]~19_combout ;
wire \bank|g1:0:reg|Q[2]~feeder_combout ;
wire \bank|DataO[2]~12_combout ;
wire \bank|DataO[2]~13_combout ;
wire \bank|DataO[2]~14_combout ;
wire \seg|Mux6~0_combout ;
wire \seg|Mux5~0_combout ;
wire \seg|Mux4~0_combout ;
wire \seg|Mux3~0_combout ;
wire \seg|Mux2~0_combout ;
wire \seg|Mux1~0_combout ;
wire \seg|Mux0~0_combout ;
wire [3:0] \bank|g1:1:reg|Q ;
wire [3:0] \bank|g1:2:reg|Q ;
wire [3:0] \bank|g1:3:reg|Q ;
wire [3:0] \bank|g1:4:reg|Q ;
wire [3:0] \bank|g1:5:reg|Q ;
wire [3:0] \bank|g1:6:reg|Q ;
wire [3:0] \bank|g1:7:reg|Q ;
wire [3:0] \bank|g1:0:reg|Q ;
wire [3:0] \KEY~combout ;
wire [9:0] \SW~combout ;


// Location: LCFF_X49_Y10_N25
cycloneii_lcell_ff \bank|g1:6:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:6:reg|Q [0]));

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \bank|g1:4:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:4:reg|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:4:reg|Q [0]));

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \bank|DataO[0]~0 (
// Equation(s):
// \bank|DataO[0]~0_combout  = (\SW~combout [3] & (\SW~combout [4])) # (!\SW~combout [3] & ((\SW~combout [4] & (\bank|g1:6:reg|Q [0])) # (!\SW~combout [4] & ((\bank|g1:4:reg|Q [0])))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:6:reg|Q [0]),
	.datad(\bank|g1:4:reg|Q [0]),
	.cin(gnd),
	.combout(\bank|DataO[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[0]~0 .lut_mask = 16'hD9C8;
defparam \bank|DataO[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N25
cycloneii_lcell_ff \bank|g1:2:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:2:reg|Q [0]));

// Location: LCFF_X47_Y10_N25
cycloneii_lcell_ff \bank|g1:1:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:1:reg|Q [0]));

// Location: LCFF_X48_Y10_N25
cycloneii_lcell_ff \bank|g1:0:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:0:reg|Q [0]));

// Location: LCCOMB_X47_Y10_N24
cycloneii_lcell_comb \bank|DataO[0]~2 (
// Equation(s):
// \bank|DataO[0]~2_combout  = (\SW~combout [3] & ((\SW~combout [4]) # ((\bank|g1:1:reg|Q [0])))) # (!\SW~combout [3] & (!\SW~combout [4] & ((\bank|g1:0:reg|Q [0]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:1:reg|Q [0]),
	.datad(\bank|g1:0:reg|Q [0]),
	.cin(gnd),
	.combout(\bank|DataO[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[0]~2 .lut_mask = 16'hB9A8;
defparam \bank|DataO[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N17
cycloneii_lcell_ff \bank|g1:3:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:3:reg|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:3:reg|Q [0]));

// Location: LCCOMB_X46_Y10_N24
cycloneii_lcell_comb \bank|DataO[0]~3 (
// Equation(s):
// \bank|DataO[0]~3_combout  = (\SW~combout [4] & ((\bank|DataO[0]~2_combout  & (\bank|g1:3:reg|Q [0])) # (!\bank|DataO[0]~2_combout  & ((\bank|g1:2:reg|Q [0]))))) # (!\SW~combout [4] & (((\bank|DataO[0]~2_combout ))))

	.dataa(\bank|g1:3:reg|Q [0]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:2:reg|Q [0]),
	.datad(\bank|DataO[0]~2_combout ),
	.cin(gnd),
	.combout(\bank|DataO[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[0]~3 .lut_mask = 16'hBBC0;
defparam \bank|DataO[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N27
cycloneii_lcell_ff \bank|g1:6:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:6:reg|Q [1]));

// Location: LCFF_X49_Y9_N3
cycloneii_lcell_ff \bank|g1:4:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:4:reg|Q [1]));

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \bank|DataO[1]~5 (
// Equation(s):
// \bank|DataO[1]~5_combout  = (\SW~combout [3] & (\SW~combout [4])) # (!\SW~combout [3] & ((\SW~combout [4] & (\bank|g1:6:reg|Q [1])) # (!\SW~combout [4] & ((\bank|g1:4:reg|Q [1])))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:6:reg|Q [1]),
	.datad(\bank|g1:4:reg|Q [1]),
	.cin(gnd),
	.combout(\bank|DataO[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[1]~5 .lut_mask = 16'hD9C8;
defparam \bank|DataO[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N3
cycloneii_lcell_ff \bank|g1:1:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:1:reg|Q [1]));

// Location: LCFF_X48_Y10_N3
cycloneii_lcell_ff \bank|g1:0:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:0:reg|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:0:reg|Q [1]));

// Location: LCCOMB_X47_Y10_N2
cycloneii_lcell_comb \bank|DataO[1]~7 (
// Equation(s):
// \bank|DataO[1]~7_combout  = (\SW~combout [3] & ((\SW~combout [4]) # ((\bank|g1:1:reg|Q [1])))) # (!\SW~combout [3] & (!\SW~combout [4] & ((\bank|g1:0:reg|Q [1]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:1:reg|Q [1]),
	.datad(\bank|g1:0:reg|Q [1]),
	.cin(gnd),
	.combout(\bank|DataO[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[1]~7 .lut_mask = 16'hB9A8;
defparam \bank|DataO[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y10_N17
cycloneii_lcell_ff \bank|g1:5:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:5:reg|Q [2]));

// Location: LCFF_X49_Y10_N21
cycloneii_lcell_ff \bank|g1:6:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:6:reg|Q [2]));

// Location: LCFF_X49_Y9_N5
cycloneii_lcell_ff \bank|g1:4:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:4:reg|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:4:reg|Q [2]));

// Location: LCCOMB_X49_Y10_N20
cycloneii_lcell_comb \bank|DataO[2]~10 (
// Equation(s):
// \bank|DataO[2]~10_combout  = (\SW~combout [3] & (\SW~combout [4])) # (!\SW~combout [3] & ((\SW~combout [4] & (\bank|g1:6:reg|Q [2])) # (!\SW~combout [4] & ((\bank|g1:4:reg|Q [2])))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:6:reg|Q [2]),
	.datad(\bank|g1:4:reg|Q [2]),
	.cin(gnd),
	.combout(\bank|DataO[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[2]~10 .lut_mask = 16'hD9C8;
defparam \bank|DataO[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y10_N13
cycloneii_lcell_ff \bank|g1:7:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:7:reg|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:7:reg|Q [2]));

// Location: LCCOMB_X44_Y10_N16
cycloneii_lcell_comb \bank|DataO[2]~11 (
// Equation(s):
// \bank|DataO[2]~11_combout  = (\SW~combout [3] & ((\bank|DataO[2]~10_combout  & (\bank|g1:7:reg|Q [2])) # (!\bank|DataO[2]~10_combout  & ((\bank|g1:5:reg|Q [2]))))) # (!\SW~combout [3] & (((\bank|DataO[2]~10_combout ))))

	.dataa(\bank|g1:7:reg|Q [2]),
	.datab(\SW~combout [3]),
	.datac(\bank|g1:5:reg|Q [2]),
	.datad(\bank|DataO[2]~10_combout ),
	.cin(gnd),
	.combout(\bank|DataO[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[2]~11 .lut_mask = 16'hBBC0;
defparam \bank|DataO[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N13
cycloneii_lcell_ff \bank|g1:3:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:3:reg|Q [2]));

// Location: LCFF_X44_Y10_N21
cycloneii_lcell_ff \bank|g1:5:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:5:reg|Q [3]));

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \bank|g1:6:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:6:reg|Q [3]));

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff \bank|g1:4:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:4:reg|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:4:reg|Q [3]));

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \bank|DataO[3]~15 (
// Equation(s):
// \bank|DataO[3]~15_combout  = (\SW~combout [3] & (((\SW~combout [4])))) # (!\SW~combout [3] & ((\SW~combout [4] & ((\bank|g1:6:reg|Q [3]))) # (!\SW~combout [4] & (\bank|g1:4:reg|Q [3]))))

	.dataa(\SW~combout [3]),
	.datab(\bank|g1:4:reg|Q [3]),
	.datac(\bank|g1:6:reg|Q [3]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\bank|DataO[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[3]~15 .lut_mask = 16'hFA44;
defparam \bank|DataO[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y10_N15
cycloneii_lcell_ff \bank|g1:7:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:7:reg|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:7:reg|Q [3]));

// Location: LCCOMB_X44_Y10_N20
cycloneii_lcell_comb \bank|DataO[3]~16 (
// Equation(s):
// \bank|DataO[3]~16_combout  = (\SW~combout [3] & ((\bank|DataO[3]~15_combout  & (\bank|g1:7:reg|Q [3])) # (!\bank|DataO[3]~15_combout  & ((\bank|g1:5:reg|Q [3]))))) # (!\SW~combout [3] & (((\bank|DataO[3]~15_combout ))))

	.dataa(\bank|g1:7:reg|Q [3]),
	.datab(\SW~combout [3]),
	.datac(\bank|g1:5:reg|Q [3]),
	.datad(\bank|DataO[3]~15_combout ),
	.cin(gnd),
	.combout(\bank|DataO[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[3]~16 .lut_mask = 16'hBBC0;
defparam \bank|DataO[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N15
cycloneii_lcell_ff \bank|g1:3:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:3:reg|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:3:reg|Q [3]));

// Location: LCCOMB_X46_Y10_N2
cycloneii_lcell_comb \bank|dec_in|Mux7~1 (
// Equation(s):
// \bank|dec_in|Mux7~1_combout  = (!\SW~combout [0] & (\SW~combout [1] & \SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~1 .lut_mask = 16'h5000;
defparam \bank|dec_in|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N12
cycloneii_lcell_comb \bank|dec_in|Mux7~2 (
// Equation(s):
// \bank|dec_in|Mux7~2_combout  = (!\SW~combout [0] & (!\SW~combout [1] & \SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~2 .lut_mask = 16'h0500;
defparam \bank|dec_in|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \bank|g1:3:reg|Q[0]~feeder (
// Equation(s):
// \bank|g1:3:reg|Q[0]~feeder_combout  = \SW~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\bank|g1:3:reg|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:3:reg|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:3:reg|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \bank|g1:4:reg|Q[0]~feeder (
// Equation(s):
// \bank|g1:4:reg|Q[0]~feeder_combout  = \SW~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\bank|g1:4:reg|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:4:reg|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:4:reg|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N2
cycloneii_lcell_comb \bank|g1:0:reg|Q[1]~feeder (
// Equation(s):
// \bank|g1:0:reg|Q[1]~feeder_combout  = \SW~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\bank|g1:0:reg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:0:reg|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:0:reg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N12
cycloneii_lcell_comb \bank|g1:7:reg|Q[2]~feeder (
// Equation(s):
// \bank|g1:7:reg|Q[2]~feeder_combout  = \SW~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\bank|g1:7:reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:7:reg|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:7:reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \bank|g1:4:reg|Q[2]~feeder (
// Equation(s):
// \bank|g1:4:reg|Q[2]~feeder_combout  = \SW~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\bank|g1:4:reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:4:reg|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:4:reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N14
cycloneii_lcell_comb \bank|g1:7:reg|Q[3]~feeder (
// Equation(s):
// \bank|g1:7:reg|Q[3]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bank|g1:7:reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:7:reg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:7:reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \bank|g1:3:reg|Q[3]~feeder (
// Equation(s):
// \bank|g1:3:reg|Q[3]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bank|g1:3:reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:3:reg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:3:reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \bank|g1:4:reg|Q[3]~feeder (
// Equation(s):
// \bank|g1:4:reg|Q[3]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bank|g1:4:reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:4:reg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:4:reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N8
cycloneii_lcell_comb \bank|dec_in|Mux7~0 (
// Equation(s):
// \bank|dec_in|Mux7~0_combout  = (\SW~combout [0] & (!\SW~combout [1] & \SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~0 .lut_mask = 16'h0A00;
defparam \bank|dec_in|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y10_N1
cycloneii_lcell_ff \bank|g1:5:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [6]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:5:reg|Q [0]));

// Location: LCCOMB_X43_Y10_N8
cycloneii_lcell_comb \bank|g1:7:reg|Q[0]~feeder (
// Equation(s):
// \bank|g1:7:reg|Q[0]~feeder_combout  = \SW~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\bank|g1:7:reg|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:7:reg|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:7:reg|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N22
cycloneii_lcell_comb \bank|dec_in|Mux7~3 (
// Equation(s):
// \bank|dec_in|Mux7~3_combout  = (\SW~combout [0] & (\SW~combout [1] & \SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~3 .lut_mask = 16'hA000;
defparam \bank|dec_in|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y10_N9
cycloneii_lcell_ff \bank|g1:7:reg|Q[0] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:7:reg|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:7:reg|Q [0]));

// Location: LCCOMB_X44_Y10_N0
cycloneii_lcell_comb \bank|DataO[0]~1 (
// Equation(s):
// \bank|DataO[0]~1_combout  = (\bank|DataO[0]~0_combout  & (((\bank|g1:7:reg|Q [0])) # (!\SW~combout [3]))) # (!\bank|DataO[0]~0_combout  & (\SW~combout [3] & (\bank|g1:5:reg|Q [0])))

	.dataa(\bank|DataO[0]~0_combout ),
	.datab(\SW~combout [3]),
	.datac(\bank|g1:5:reg|Q [0]),
	.datad(\bank|g1:7:reg|Q [0]),
	.cin(gnd),
	.combout(\bank|DataO[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[0]~1 .lut_mask = 16'hEA62;
defparam \bank|DataO[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N10
cycloneii_lcell_comb \bank|DataO[0]~4 (
// Equation(s):
// \bank|DataO[0]~4_combout  = (\SW~combout [5] & ((\bank|DataO[0]~1_combout ))) # (!\SW~combout [5] & (\bank|DataO[0]~3_combout ))

	.dataa(\bank|DataO[0]~3_combout ),
	.datab(\bank|DataO[0]~1_combout ),
	.datac(\SW~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bank|DataO[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[0]~4 .lut_mask = 16'hCACA;
defparam \bank|DataO[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X44_Y10_N5
cycloneii_lcell_ff \bank|g1:5:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:5:reg|Q [1]));

// Location: LCFF_X43_Y10_N19
cycloneii_lcell_ff \bank|g1:7:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:7:reg|Q [1]));

// Location: LCCOMB_X44_Y10_N4
cycloneii_lcell_comb \bank|DataO[1]~6 (
// Equation(s):
// \bank|DataO[1]~6_combout  = (\bank|DataO[1]~5_combout  & (((\bank|g1:7:reg|Q [1])) # (!\SW~combout [3]))) # (!\bank|DataO[1]~5_combout  & (\SW~combout [3] & (\bank|g1:5:reg|Q [1])))

	.dataa(\bank|DataO[1]~5_combout ),
	.datab(\SW~combout [3]),
	.datac(\bank|g1:5:reg|Q [1]),
	.datad(\bank|g1:7:reg|Q [1]),
	.cin(gnd),
	.combout(\bank|DataO[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[1]~6 .lut_mask = 16'hEA62;
defparam \bank|DataO[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N0
cycloneii_lcell_comb \bank|dec_in|Mux7~4 (
// Equation(s):
// \bank|dec_in|Mux7~4_combout  = (!\SW~combout [0] & (\SW~combout [1] & !\SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~4 .lut_mask = 16'h0050;
defparam \bank|dec_in|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N27
cycloneii_lcell_ff \bank|g1:2:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:2:reg|Q [1]));

// Location: LCCOMB_X46_Y10_N14
cycloneii_lcell_comb \bank|dec_in|Mux7~7 (
// Equation(s):
// \bank|dec_in|Mux7~7_combout  = (\SW~combout [0] & (\SW~combout [1] & !\SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~7 .lut_mask = 16'h00A0;
defparam \bank|dec_in|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N19
cycloneii_lcell_ff \bank|g1:3:reg|Q[1] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [7]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:3:reg|Q [1]));

// Location: LCCOMB_X46_Y10_N26
cycloneii_lcell_comb \bank|DataO[1]~8 (
// Equation(s):
// \bank|DataO[1]~8_combout  = (\bank|DataO[1]~7_combout  & (((\bank|g1:3:reg|Q [1])) # (!\SW~combout [4]))) # (!\bank|DataO[1]~7_combout  & (\SW~combout [4] & (\bank|g1:2:reg|Q [1])))

	.dataa(\bank|DataO[1]~7_combout ),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:2:reg|Q [1]),
	.datad(\bank|g1:3:reg|Q [1]),
	.cin(gnd),
	.combout(\bank|DataO[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[1]~8 .lut_mask = 16'hEA62;
defparam \bank|DataO[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N22
cycloneii_lcell_comb \bank|DataO[1]~9 (
// Equation(s):
// \bank|DataO[1]~9_combout  = (\SW~combout [5] & (\bank|DataO[1]~6_combout )) # (!\SW~combout [5] & ((\bank|DataO[1]~8_combout )))

	.dataa(vcc),
	.datab(\bank|DataO[1]~6_combout ),
	.datac(\SW~combout [5]),
	.datad(\bank|DataO[1]~8_combout ),
	.cin(gnd),
	.combout(\bank|DataO[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[1]~9 .lut_mask = 16'hCFC0;
defparam \bank|DataO[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X46_Y10_N7
cycloneii_lcell_ff \bank|g1:2:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:2:reg|Q [3]));

// Location: LCCOMB_X46_Y10_N18
cycloneii_lcell_comb \bank|dec_in|Mux7~5 (
// Equation(s):
// \bank|dec_in|Mux7~5_combout  = (\SW~combout [0] & (!\SW~combout [1] & !\SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~5 .lut_mask = 16'h000A;
defparam \bank|dec_in|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N31
cycloneii_lcell_ff \bank|g1:1:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [9]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:1:reg|Q [3]));

// Location: LCCOMB_X48_Y10_N30
cycloneii_lcell_comb \bank|g1:0:reg|Q[3]~feeder (
// Equation(s):
// \bank|g1:0:reg|Q[3]~feeder_combout  = \SW~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [9]),
	.cin(gnd),
	.combout(\bank|g1:0:reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:0:reg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:0:reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N20
cycloneii_lcell_comb \bank|dec_in|Mux7~6 (
// Equation(s):
// \bank|dec_in|Mux7~6_combout  = (!\SW~combout [0] & (!\SW~combout [1] & !\SW~combout [2]))

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\bank|dec_in|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \bank|dec_in|Mux7~6 .lut_mask = 16'h0005;
defparam \bank|dec_in|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N31
cycloneii_lcell_ff \bank|g1:0:reg|Q[3] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:0:reg|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:0:reg|Q [3]));

// Location: LCCOMB_X47_Y10_N30
cycloneii_lcell_comb \bank|DataO[3]~17 (
// Equation(s):
// \bank|DataO[3]~17_combout  = (\SW~combout [3] & ((\SW~combout [4]) # ((\bank|g1:1:reg|Q [3])))) # (!\SW~combout [3] & (!\SW~combout [4] & ((\bank|g1:0:reg|Q [3]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:1:reg|Q [3]),
	.datad(\bank|g1:0:reg|Q [3]),
	.cin(gnd),
	.combout(\bank|DataO[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[3]~17 .lut_mask = 16'hB9A8;
defparam \bank|DataO[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N6
cycloneii_lcell_comb \bank|DataO[3]~18 (
// Equation(s):
// \bank|DataO[3]~18_combout  = (\SW~combout [4] & ((\bank|DataO[3]~17_combout  & (\bank|g1:3:reg|Q [3])) # (!\bank|DataO[3]~17_combout  & ((\bank|g1:2:reg|Q [3]))))) # (!\SW~combout [4] & (((\bank|DataO[3]~17_combout ))))

	.dataa(\bank|g1:3:reg|Q [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:2:reg|Q [3]),
	.datad(\bank|DataO[3]~17_combout ),
	.cin(gnd),
	.combout(\bank|DataO[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[3]~18 .lut_mask = 16'hBBC0;
defparam \bank|DataO[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N14
cycloneii_lcell_comb \bank|DataO[3]~19 (
// Equation(s):
// \bank|DataO[3]~19_combout  = (\SW~combout [5] & (\bank|DataO[3]~16_combout )) # (!\SW~combout [5] & ((\bank|DataO[3]~18_combout )))

	.dataa(\bank|DataO[3]~16_combout ),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\bank|DataO[3]~18_combout ),
	.cin(gnd),
	.combout(\bank|DataO[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[3]~19 .lut_mask = 16'hAFA0;
defparam \bank|DataO[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X46_Y10_N29
cycloneii_lcell_ff \bank|g1:2:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:2:reg|Q [2]));

// Location: LCFF_X47_Y10_N5
cycloneii_lcell_ff \bank|g1:1:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(gnd),
	.sdata(\SW~combout [8]),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\bank|dec_in|Mux7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:1:reg|Q [2]));

// Location: LCCOMB_X48_Y10_N4
cycloneii_lcell_comb \bank|g1:0:reg|Q[2]~feeder (
// Equation(s):
// \bank|g1:0:reg|Q[2]~feeder_combout  = \SW~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [8]),
	.cin(gnd),
	.combout(\bank|g1:0:reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bank|g1:0:reg|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \bank|g1:0:reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N5
cycloneii_lcell_ff \bank|g1:0:reg|Q[2] (
	.clk(\KEY~combout [0]),
	.datain(\bank|g1:0:reg|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [1]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bank|dec_in|Mux7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bank|g1:0:reg|Q [2]));

// Location: LCCOMB_X47_Y10_N4
cycloneii_lcell_comb \bank|DataO[2]~12 (
// Equation(s):
// \bank|DataO[2]~12_combout  = (\SW~combout [3] & ((\SW~combout [4]) # ((\bank|g1:1:reg|Q [2])))) # (!\SW~combout [3] & (!\SW~combout [4] & ((\bank|g1:0:reg|Q [2]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:1:reg|Q [2]),
	.datad(\bank|g1:0:reg|Q [2]),
	.cin(gnd),
	.combout(\bank|DataO[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[2]~12 .lut_mask = 16'hB9A8;
defparam \bank|DataO[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N28
cycloneii_lcell_comb \bank|DataO[2]~13 (
// Equation(s):
// \bank|DataO[2]~13_combout  = (\SW~combout [4] & ((\bank|DataO[2]~12_combout  & (\bank|g1:3:reg|Q [2])) # (!\bank|DataO[2]~12_combout  & ((\bank|g1:2:reg|Q [2]))))) # (!\SW~combout [4] & (((\bank|DataO[2]~12_combout ))))

	.dataa(\bank|g1:3:reg|Q [2]),
	.datab(\SW~combout [4]),
	.datac(\bank|g1:2:reg|Q [2]),
	.datad(\bank|DataO[2]~12_combout ),
	.cin(gnd),
	.combout(\bank|DataO[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[2]~13 .lut_mask = 16'hBBC0;
defparam \bank|DataO[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N18
cycloneii_lcell_comb \bank|DataO[2]~14 (
// Equation(s):
// \bank|DataO[2]~14_combout  = (\SW~combout [5] & (\bank|DataO[2]~11_combout )) # (!\SW~combout [5] & ((\bank|DataO[2]~13_combout )))

	.dataa(\bank|DataO[2]~11_combout ),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\bank|DataO[2]~13_combout ),
	.cin(gnd),
	.combout(\bank|DataO[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \bank|DataO[2]~14 .lut_mask = 16'hAFA0;
defparam \bank|DataO[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N24
cycloneii_lcell_comb \seg|Mux6~0 (
// Equation(s):
// \seg|Mux6~0_combout  = (\bank|DataO[3]~19_combout  & (\bank|DataO[0]~4_combout  & (\bank|DataO[1]~9_combout  $ (\bank|DataO[2]~14_combout )))) # (!\bank|DataO[3]~19_combout  & (!\bank|DataO[1]~9_combout  & (\bank|DataO[0]~4_combout  $ 
// (\bank|DataO[2]~14_combout ))))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux6~0 .lut_mask = 16'h2182;
defparam \seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N26
cycloneii_lcell_comb \seg|Mux5~0 (
// Equation(s):
// \seg|Mux5~0_combout  = (\bank|DataO[1]~9_combout  & ((\bank|DataO[0]~4_combout  & (\bank|DataO[3]~19_combout )) # (!\bank|DataO[0]~4_combout  & ((\bank|DataO[2]~14_combout ))))) # (!\bank|DataO[1]~9_combout  & (\bank|DataO[2]~14_combout  & 
// (\bank|DataO[0]~4_combout  $ (\bank|DataO[3]~19_combout ))))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux5~0 .lut_mask = 16'hD680;
defparam \seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N28
cycloneii_lcell_comb \seg|Mux4~0 (
// Equation(s):
// \seg|Mux4~0_combout  = (\bank|DataO[3]~19_combout  & (\bank|DataO[2]~14_combout  & ((\bank|DataO[1]~9_combout ) # (!\bank|DataO[0]~4_combout )))) # (!\bank|DataO[3]~19_combout  & (!\bank|DataO[0]~4_combout  & (\bank|DataO[1]~9_combout  & 
// !\bank|DataO[2]~14_combout )))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux4~0 .lut_mask = 16'hD004;
defparam \seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N6
cycloneii_lcell_comb \seg|Mux3~0 (
// Equation(s):
// \seg|Mux3~0_combout  = (\bank|DataO[0]~4_combout  & (\bank|DataO[1]~9_combout  $ (((!\bank|DataO[2]~14_combout ))))) # (!\bank|DataO[0]~4_combout  & ((\bank|DataO[1]~9_combout  & (\bank|DataO[3]~19_combout  & !\bank|DataO[2]~14_combout )) # 
// (!\bank|DataO[1]~9_combout  & (!\bank|DataO[3]~19_combout  & \bank|DataO[2]~14_combout ))))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux3~0 .lut_mask = 16'h8962;
defparam \seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N8
cycloneii_lcell_comb \seg|Mux2~0 (
// Equation(s):
// \seg|Mux2~0_combout  = (\bank|DataO[1]~9_combout  & (\bank|DataO[0]~4_combout  & (!\bank|DataO[3]~19_combout ))) # (!\bank|DataO[1]~9_combout  & ((\bank|DataO[2]~14_combout  & ((!\bank|DataO[3]~19_combout ))) # (!\bank|DataO[2]~14_combout  & 
// (\bank|DataO[0]~4_combout ))))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux2~0 .lut_mask = 16'h0B2A;
defparam \seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N2
cycloneii_lcell_comb \seg|Mux1~0 (
// Equation(s):
// \seg|Mux1~0_combout  = (\bank|DataO[0]~4_combout  & (\bank|DataO[3]~19_combout  $ (((\bank|DataO[1]~9_combout ) # (!\bank|DataO[2]~14_combout ))))) # (!\bank|DataO[0]~4_combout  & (\bank|DataO[1]~9_combout  & (!\bank|DataO[3]~19_combout  & 
// !\bank|DataO[2]~14_combout )))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux1~0 .lut_mask = 16'h280E;
defparam \seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N12
cycloneii_lcell_comb \seg|Mux0~0 (
// Equation(s):
// \seg|Mux0~0_combout  = (\bank|DataO[0]~4_combout  & ((\bank|DataO[3]~19_combout ) # (\bank|DataO[1]~9_combout  $ (\bank|DataO[2]~14_combout )))) # (!\bank|DataO[0]~4_combout  & ((\bank|DataO[1]~9_combout ) # (\bank|DataO[3]~19_combout  $ 
// (\bank|DataO[2]~14_combout ))))

	.dataa(\bank|DataO[0]~4_combout ),
	.datab(\bank|DataO[1]~9_combout ),
	.datac(\bank|DataO[3]~19_combout ),
	.datad(\bank|DataO[2]~14_combout ),
	.cin(gnd),
	.combout(\seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg|Mux0~0 .lut_mask = 16'hE7FC;
defparam \seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
