;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SLT 0, @21
	DJN -7, @-20
	ADD -7, <-20
	SPL <127, 100
	SUB -7, <-20
	DAT <0, #-0
	DJN 300, 90
	SPL 0, <332
	DAT <0, #-0
	SUB @127, 100
	SUB -709, @-600
	ADD 10, 30
	ADD 270, 9
	SUB 179, -100
	SUB @127, 103
	SUB 179, -100
	SPL 0, <-2
	SPL 0, <332
	SPL -709, <-600
	SLT 0, @21
	SLT 0, @21
	SUB @127, 103
	ADD 240, 60
	JMZ -30, 9
	SLT 0, @21
	DJN -7, @-20
	DJN 300, 90
	ADD @0, @2
	ADD 670, 30
	ADD 10, 30
	ADD 670, 30
	MOV -4, <-20
	SLT @270, 1
	SPL -700, -409
	CMP @127, 100
	SUB 10, 30
	SPL 0, <332
	SUB -7, <-420
	SPL 308, 390
	ADD 270, 30
	DJN -67, @-20
	SLT 0, @21
	SUB <0, @2
	CMP -7, <-420
	SPL 0, #2
	MOV -4, <-20
	MOV -4, <-20
