# Mips-cpu-verilog-version
5 stage pipeline with BHT(branch history table)


set main.v as top file

make sure u can add the  dist_mem_gen to generate the memmory.

u can also write a module to replace the dist_mem_gen(not suggest)
