INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/bt_uart/bt_uart.srcs/sources_1/ip/char_fifo/sim/char_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module char_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/bt_uart/bt_uart.srcs/sources_1/ip/clk_core/clk_core_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_core_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/bt_uart/bt_uart.srcs/sources_1/ip/clk_core/clk_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/cmd_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/lb_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lb_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/meta_harden.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module meta_harden
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/reset_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/resp_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resp_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/rst_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/seg7decimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7decimal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/uart_baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/uart_rx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/uart_tx_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/我的文档/学习/暨南大学/学术文件/第四学期/第一学位/计算机组成原理/支援/EGO1_Student/3c-EGo1配置实验vivado2017.2_v1.2/Lab_2017.2_v1.2/source/lab7/bt_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bt_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/bt_uart/bt_uart.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
