
LCD_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059d8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08005ae8  08005ae8  00015ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f7c  08005f7c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08005f7c  08005f7c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005f7c  08005f7c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f7c  08005f7c  00015f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f80  08005f80  00015f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08005f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  200001dc  08006160  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08006160  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000070a4  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001670  00000000  00000000  000272a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  00028920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000720  00000000  00000000  000290f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017909  00000000  00000000  00029810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ad7  00000000  00000000  00041119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083a2b  00000000  00000000  0004abf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce61b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003084  00000000  00000000  000ce66c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08005ad0 	.word	0x08005ad0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08005ad0 	.word	0x08005ad0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <LCD_I2C_WriteCommand>:
/* Exported macros -----------------------------------------------------------*/
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/

/* Private functions ---------------------------------------------------------*/
static void LCD_I2C_WriteCommand(uint8_t command){//Enviar un byte de comando al controlador hitachi HD44780
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af02      	add	r7, sp, #8
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
    uint8_t highnibble,lownibble,datos[4];

    highnibble = (command & 0xF0);
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	f023 030f 	bic.w	r3, r3, #15
 8000b38:	73fb      	strb	r3, [r7, #15]
    lownibble  = (uint8_t)((command & 0x0F)<<4);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	011b      	lsls	r3, r3, #4
 8000b3e:	73bb      	strb	r3, [r7, #14]

    datos[0] = highnibble | BACKLIGHT | PIN_EN; //backlight ON,    habilito EN (EN=1, RS=0)
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	f043 030c 	orr.w	r3, r3, #12
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	723b      	strb	r3, [r7, #8]
    datos[1] = highnibble | BACKLIGHT;          //backlight ON, deshabilito EN (EN=0, RS=0)
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	f043 0308 	orr.w	r3, r3, #8
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	727b      	strb	r3, [r7, #9]
    datos[2] = lownibble  | BACKLIGHT | PIN_EN; //backlight ON,    habilito EN (EN=1, RS=0)
 8000b54:	7bbb      	ldrb	r3, [r7, #14]
 8000b56:	f043 030c 	orr.w	r3, r3, #12
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	72bb      	strb	r3, [r7, #10]
    datos[3] = lownibble  | BACKLIGHT;		    //backlight ON, deshabilito EN (EN=0, RS=0)
 8000b5e:	7bbb      	ldrb	r3, [r7, #14]
 8000b60:	f043 0308 	orr.w	r3, r3, #8
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, (uint8_t *)datos, 4, 100);
 8000b68:	f107 0208 	add.w	r2, r7, #8
 8000b6c:	2364      	movs	r3, #100	; 0x64
 8000b6e:	9300      	str	r3, [sp, #0]
 8000b70:	2304      	movs	r3, #4
 8000b72:	214e      	movs	r1, #78	; 0x4e
 8000b74:	4803      	ldr	r0, [pc, #12]	; (8000b84 <LCD_I2C_WriteCommand+0x5c>)
 8000b76:	f001 f94d 	bl	8001e14 <HAL_I2C_Master_Transmit>
}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	200001f8 	.word	0x200001f8

08000b88 <LCD_I2C_WriteData>:


static void LCD_I2C_WriteData(uint8_t data){//Enviar un byte de datos al controlador hitachi HD44780
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af02      	add	r7, sp, #8
 8000b8e:	4603      	mov	r3, r0
 8000b90:	71fb      	strb	r3, [r7, #7]
	uint8_t highnibble,lownibble,datos[4];

    highnibble = (data & 0xF0);
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	73fb      	strb	r3, [r7, #15]
    lownibble  = (uint8_t)((data & 0x0F)<<4);
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	011b      	lsls	r3, r3, #4
 8000b9e:	73bb      	strb	r3, [r7, #14]

    datos[0] = highnibble | BACKLIGHT | PIN_EN | PIN_RS; //backlight ON,    habilito EN (EN=1, RS=1)
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	f043 030d 	orr.w	r3, r3, #13
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	723b      	strb	r3, [r7, #8]
    datos[1] = highnibble | BACKLIGHT | PIN_RS;          //backlight ON, deshabilito EN (EN=0, RS=1)
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	f043 0309 	orr.w	r3, r3, #9
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	727b      	strb	r3, [r7, #9]
    datos[2] = lownibble  | BACKLIGHT | PIN_EN | PIN_RS; //backlight ON,    habilito EN (EN=1, RS=1)
 8000bb4:	7bbb      	ldrb	r3, [r7, #14]
 8000bb6:	f043 030d 	orr.w	r3, r3, #13
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	72bb      	strb	r3, [r7, #10]
    datos[3] = lownibble  | BACKLIGHT | PIN_RS;          //backlight ON, deshabilito EN (EN=0, RS=1)
 8000bbe:	7bbb      	ldrb	r3, [r7, #14]
 8000bc0:	f043 0309 	orr.w	r3, r3, #9
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, (uint8_t *)datos, 4, 100);
 8000bc8:	f107 0208 	add.w	r2, r7, #8
 8000bcc:	2364      	movs	r3, #100	; 0x64
 8000bce:	9300      	str	r3, [sp, #0]
 8000bd0:	2304      	movs	r3, #4
 8000bd2:	214e      	movs	r1, #78	; 0x4e
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <LCD_I2C_WriteData+0x5c>)
 8000bd6:	f001 f91d 	bl	8001e14 <HAL_I2C_Master_Transmit>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001f8 	.word	0x200001f8

08000be8 <LCD_I2C_Init>:

/* Exported functions --------------------------------------------------------*/
void LCD_I2C_Init(void){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af02      	add	r7, sp, #8
	HAL_Delay(1000);                     //tiempo necesario para no obtener caracteres erroneos al energizar el lcd
 8000bee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bf2:	f000 fd3f 	bl	8001674 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, PCF8574_ADDRESS, 0, 1, 100); //mando un "0" (backlight apagado)
 8000bf6:	2364      	movs	r3, #100	; 0x64
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	214e      	movs	r1, #78	; 0x4e
 8000c00:	4820      	ldr	r0, [pc, #128]	; (8000c84 <LCD_I2C_Init+0x9c>)
 8000c02:	f001 f907 	bl	8001e14 <HAL_I2C_Master_Transmit>
	HAL_Delay(500);                      // esperar un tiempo mayor  a 100ms para VDD estable
 8000c06:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c0a:	f000 fd33 	bl	8001674 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode
 8000c0e:	202c      	movs	r0, #44	; 0x2c
 8000c10:	f7ff ff8a 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c14:	2001      	movs	r0, #1
 8000c16:	f000 fd2d 	bl	8001674 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c1a:	202c      	movs	r0, #44	; 0x2c
 8000c1c:	f7ff ff84 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c20:	2001      	movs	r0, #1
 8000c22:	f000 fd27 	bl	8001674 <HAL_Delay>
    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c26:	202c      	movs	r0, #44	; 0x2c
 8000c28:	f7ff ff7e 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f000 fd21 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(0b00100000);    // mando el valor que me indica en la incializacion
 8000c32:	2020      	movs	r0, #32
 8000c34:	f7ff ff78 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >100uS
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 fd1b 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(MODE_4_BITS);   // function set, 4 bit mode otra vez segun datasheet
 8000c3e:	202c      	movs	r0, #44	; 0x2c
 8000c40:	f7ff ff72 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c44:	2001      	movs	r0, #1
 8000c46:	f000 fd15 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(DISPLAY_ON);    // display control on, cursor off, blink off
 8000c4a:	200c      	movs	r0, #12
 8000c4c:	f7ff ff6c 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c50:	2001      	movs	r0, #1
 8000c52:	f000 fd0f 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(DISPLAY_CLEAR); // display control on, cursor off, blink off
 8000c56:	2001      	movs	r0, #1
 8000c58:	f7ff ff66 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >3mS
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f000 fd09 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(ENTRY_MODE_SET);// cursor se mueve hacia la derecha, el contador de direcciones DDRAM (AC) más 1
 8000c62:	2006      	movs	r0, #6
 8000c64:	f7ff ff60 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS, fin de la inicializacion
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f000 fd03 	bl	8001674 <HAL_Delay>

    LCD_I2C_WriteCommand(0b00001100);    // mando el valor que me indica en la incializacion
 8000c6e:	200c      	movs	r0, #12
 8000c70:	f7ff ff5a 	bl	8000b28 <LCD_I2C_WriteCommand>
    HAL_Delay(1);                        // esperar un tiempo >53uS
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 fcfd 	bl	8001674 <HAL_Delay>

    LCD_I2C_ClearText();
 8000c7a:	f000 f805 	bl	8000c88 <LCD_I2C_ClearText>
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200001f8 	.word	0x200001f8

08000c88 <LCD_I2C_ClearText>:

void LCD_I2C_ClearText(){// Limpiar el texto de la pantalla
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  LCD_I2C_WriteCommand(DISPLAY_CLEAR);
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f7ff ff4b 	bl	8000b28 <LCD_I2C_WriteCommand>
  HAL_Delay(5);
 8000c92:	2005      	movs	r0, #5
 8000c94:	f000 fcee 	bl	8001674 <HAL_Delay>
}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <LCD_I2C_Blink>:

static void LCD_I2C_Blink(void){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	LCD_I2C_WriteCommand(0x0F);
 8000ca0:	200f      	movs	r0, #15
 8000ca2:	f7ff ff41 	bl	8000b28 <LCD_I2C_WriteCommand>
}
 8000ca6:	bf00      	nop
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <LCD_I2C_NoBlink>:
static void LCD_I2C_NoBlink(void){
 8000caa:	b580      	push	{r7, lr}
 8000cac:	af00      	add	r7, sp, #0
	LCD_I2C_WriteCommand(0x0C);
 8000cae:	200c      	movs	r0, #12
 8000cb0:	f7ff ff3a 	bl	8000b28 <LCD_I2C_WriteCommand>
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <LCD_I2C_Set_Cursor_Blink>:

void LCD_I2C_Set_Cursor_Blink(uint8_t row, uint8_t col, uint8_t blink){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	71bb      	strb	r3, [r7, #6]
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	717b      	strb	r3, [r7, #5]
	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000cd0:	79bb      	ldrb	r3, [r7, #6]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	71bb      	strb	r3, [r7, #6]
    //row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch(row){
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b03      	cmp	r3, #3
 8000cda:	d81b      	bhi.n	8000d14 <LCD_I2C_Set_Cursor_Blink+0x5c>
 8000cdc:	a201      	add	r2, pc, #4	; (adr r2, 8000ce4 <LCD_I2C_Set_Cursor_Blink+0x2c>)
 8000cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce2:	bf00      	nop
 8000ce4:	08000cf5 	.word	0x08000cf5
 8000ce8:	08000cfd 	.word	0x08000cfd
 8000cec:	08000d05 	.word	0x08000d05
 8000cf0:	08000d0d 	.word	0x08000d0d
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000cf4:	79bb      	ldrb	r3, [r7, #6]
 8000cf6:	3b80      	subs	r3, #128	; 0x80
 8000cf8:	71bb      	strb	r3, [r7, #6]
 8000cfa:	e00f      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	3b40      	subs	r3, #64	; 0x40
 8000d00:	71bb      	strb	r3, [r7, #6]
 8000d02:	e00b      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000d04:	79bb      	ldrb	r3, [r7, #6]
 8000d06:	3b6c      	subs	r3, #108	; 0x6c
 8000d08:	71bb      	strb	r3, [r7, #6]
 8000d0a:	e007      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	3b2c      	subs	r3, #44	; 0x2c
 8000d10:	71bb      	strb	r3, [r7, #6]
 8000d12:	e003      	b.n	8000d1c <LCD_I2C_Set_Cursor_Blink+0x64>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	3b80      	subs	r3, #128	; 0x80
 8000d18:	71bb      	strb	r3, [r7, #6]
 8000d1a:	bf00      	nop
    }

    LCD_I2C_WriteCommand(col);
 8000d1c:	79bb      	ldrb	r3, [r7, #6]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff ff02 	bl	8000b28 <LCD_I2C_WriteCommand>

    switch(blink){
 8000d24:	797b      	ldrb	r3, [r7, #5]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <LCD_I2C_Set_Cursor_Blink+0x78>
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d003      	beq.n	8000d36 <LCD_I2C_Set_Cursor_Blink+0x7e>
		case 0: LCD_I2C_NoBlink();break;
		case 1: LCD_I2C_Blink()  ;break;
    }
}
 8000d2e:	e005      	b.n	8000d3c <LCD_I2C_Set_Cursor_Blink+0x84>
		case 0: LCD_I2C_NoBlink();break;
 8000d30:	f7ff ffbb 	bl	8000caa <LCD_I2C_NoBlink>
 8000d34:	e002      	b.n	8000d3c <LCD_I2C_Set_Cursor_Blink+0x84>
		case 1: LCD_I2C_Blink()  ;break;
 8000d36:	f7ff ffb1 	bl	8000c9c <LCD_I2C_Blink>
 8000d3a:	bf00      	nop
}
 8000d3c:	bf00      	nop
 8000d3e:	3708      	adds	r7, #8
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <LCD_I2C_WriteText>:

void LCD_I2C_WriteText(uint8_t row, uint8_t col, char* string){//Escribir en la pantalla
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	603a      	str	r2, [r7, #0]
 8000d4e:	71fb      	strb	r3, [r7, #7]
 8000d50:	460b      	mov	r3, r1
 8000d52:	71bb      	strb	r3, [r7, #6]
	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	3b01      	subs	r3, #1
 8000d58:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000d5a:	79bb      	ldrb	r3, [r7, #6]
 8000d5c:	3b01      	subs	r3, #1
 8000d5e:	71bb      	strb	r3, [r7, #6]
	//row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch (row) {
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d81a      	bhi.n	8000d9c <LCD_I2C_WriteText+0x58>
 8000d66:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <LCD_I2C_WriteText+0x28>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d85 	.word	0x08000d85
 8000d74:	08000d8d 	.word	0x08000d8d
 8000d78:	08000d95 	.word	0x08000d95
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000d7c:	79bb      	ldrb	r3, [r7, #6]
 8000d7e:	3b80      	subs	r3, #128	; 0x80
 8000d80:	71bb      	strb	r3, [r7, #6]
 8000d82:	e00f      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000d84:	79bb      	ldrb	r3, [r7, #6]
 8000d86:	3b40      	subs	r3, #64	; 0x40
 8000d88:	71bb      	strb	r3, [r7, #6]
 8000d8a:	e00b      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000d8c:	79bb      	ldrb	r3, [r7, #6]
 8000d8e:	3b6c      	subs	r3, #108	; 0x6c
 8000d90:	71bb      	strb	r3, [r7, #6]
 8000d92:	e007      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000d94:	79bb      	ldrb	r3, [r7, #6]
 8000d96:	3b2c      	subs	r3, #44	; 0x2c
 8000d98:	71bb      	strb	r3, [r7, #6]
 8000d9a:	e003      	b.n	8000da4 <LCD_I2C_WriteText+0x60>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000d9c:	79bb      	ldrb	r3, [r7, #6]
 8000d9e:	3b80      	subs	r3, #128	; 0x80
 8000da0:	71bb      	strb	r3, [r7, #6]
 8000da2:	bf00      	nop
    }

    LCD_I2C_WriteCommand(col);
 8000da4:	79bb      	ldrb	r3, [r7, #6]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff febe 	bl	8000b28 <LCD_I2C_WriteCommand>
    //Funcion para mandar strings sin saber el tamaño de la cadena
    //while(*string != '\0')
    while (*string)
 8000dac:	e006      	b.n	8000dbc <LCD_I2C_WriteText+0x78>
        LCD_I2C_WriteData(*string++);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	603a      	str	r2, [r7, #0]
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fee6 	bl	8000b88 <LCD_I2C_WriteData>
    while (*string)
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d1f4      	bne.n	8000dae <LCD_I2C_WriteText+0x6a>
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop

08000dd0 <LCD_I2C_Shift_Right>:


void LCD_I2C_Shift_Right(void){LCD_I2C_WriteCommand(0x1C);}
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	201c      	movs	r0, #28
 8000dd6:	f7ff fea7 	bl	8000b28 <LCD_I2C_WriteCommand>
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <LCD_I2C_Shift_Left>:
void LCD_I2C_Shift_Left(void){LCD_I2C_WriteCommand(0x18);}
 8000dde:	b580      	push	{r7, lr}
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	2018      	movs	r0, #24
 8000de4:	f7ff fea0 	bl	8000b28 <LCD_I2C_WriteCommand>
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}

08000dec <LCD_I2C_CGRAM_CreateChar>:



void LCD_I2C_CGRAM_CreateChar(uint8_t pos, const uint8_t *msg){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	6039      	str	r1, [r7, #0]
 8000df6:	71fb      	strb	r3, [r7, #7]
	pos = pos - 1;//para empezar a enumarar desde el 1 y no desde 0
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	71fb      	strb	r3, [r7, #7]
    if(pos < 8){//puedo usar maximo 8 caracteres especiales
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b07      	cmp	r3, #7
 8000e02:	d817      	bhi.n	8000e34 <LCD_I2C_CGRAM_CreateChar+0x48>
    	LCD_I2C_WriteCommand(0x40 + (pos*8));
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	3308      	adds	r3, #8
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff fe8a 	bl	8000b28 <LCD_I2C_WriteCommand>
        for(unsigned char i=0; i<8; i++){
 8000e14:	2300      	movs	r3, #0
 8000e16:	73fb      	strb	r3, [r7, #15]
 8000e18:	e009      	b.n	8000e2e <LCD_I2C_CGRAM_CreateChar+0x42>
        	LCD_I2C_WriteData(msg[i]);
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	683a      	ldr	r2, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff feb0 	bl	8000b88 <LCD_I2C_WriteData>
        for(unsigned char i=0; i<8; i++){
 8000e28:	7bfb      	ldrb	r3, [r7, #15]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	2b07      	cmp	r3, #7
 8000e32:	d9f2      	bls.n	8000e1a <LCD_I2C_CGRAM_CreateChar+0x2e>
        }
    }
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <LCD_I2C_CGRAM_WriteChar>:

void LCD_I2C_CGRAM_WriteChar(uint8_t row, uint8_t col, uint8_t pos){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
 8000e46:	460b      	mov	r3, r1
 8000e48:	71bb      	strb	r3, [r7, #6]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	717b      	strb	r3, [r7, #5]
	pos = pos - 1;//para empezar a enumarar desde el 1 y no desde 0
 8000e4e:	797b      	ldrb	r3, [r7, #5]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	717b      	strb	r3, [r7, #5]

	row = row - 1;//para empezar desde la fila    1 y no desde la fila    0
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	71fb      	strb	r3, [r7, #7]
	col = col - 1;//para empezar desde la columna 1 y no desde la columna 0
 8000e5a:	79bb      	ldrb	r3, [r7, #6]
 8000e5c:	3b01      	subs	r3, #1
 8000e5e:	71bb      	strb	r3, [r7, #6]
	//row -> 1,2,3,4        col -> 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
    switch (row) {
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	2b03      	cmp	r3, #3
 8000e64:	d81a      	bhi.n	8000e9c <LCD_I2C_CGRAM_WriteChar+0x60>
 8000e66:	a201      	add	r2, pc, #4	; (adr r2, 8000e6c <LCD_I2C_CGRAM_WriteChar+0x30>)
 8000e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6c:	08000e7d 	.word	0x08000e7d
 8000e70:	08000e85 	.word	0x08000e85
 8000e74:	08000e8d 	.word	0x08000e8d
 8000e78:	08000e95 	.word	0x08000e95
        case 0: col = col + 0x80;break; // operacion para agregar ala fila 0 su columna "x"
 8000e7c:	79bb      	ldrb	r3, [r7, #6]
 8000e7e:	3b80      	subs	r3, #128	; 0x80
 8000e80:	71bb      	strb	r3, [r7, #6]
 8000e82:	e00f      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 1: col = col + 0xC0;break; // operacion para agregar ala fila 1 su columna "x"
 8000e84:	79bb      	ldrb	r3, [r7, #6]
 8000e86:	3b40      	subs	r3, #64	; 0x40
 8000e88:	71bb      	strb	r3, [r7, #6]
 8000e8a:	e00b      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 2: col = col + 0x94;break; // operacion para agregar ala fila 2 su columna "x"
 8000e8c:	79bb      	ldrb	r3, [r7, #6]
 8000e8e:	3b6c      	subs	r3, #108	; 0x6c
 8000e90:	71bb      	strb	r3, [r7, #6]
 8000e92:	e007      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        case 3: col = col + 0xD4;break; // operacion para agregar ala fila 3 su columna "x"
 8000e94:	79bb      	ldrb	r3, [r7, #6]
 8000e96:	3b2c      	subs	r3, #44	; 0x2c
 8000e98:	71bb      	strb	r3, [r7, #6]
 8000e9a:	e003      	b.n	8000ea4 <LCD_I2C_CGRAM_WriteChar+0x68>
        default:col = col + 0x80;break; // fila 0 si ingresa un valor que no es del 0 al 3
 8000e9c:	79bb      	ldrb	r3, [r7, #6]
 8000e9e:	3b80      	subs	r3, #128	; 0x80
 8000ea0:	71bb      	strb	r3, [r7, #6]
 8000ea2:	bf00      	nop
    }
    LCD_I2C_WriteCommand(col);
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fe3e 	bl	8000b28 <LCD_I2C_WriteCommand>

	LCD_I2C_WriteData(pos);
 8000eac:	797b      	ldrb	r3, [r7, #5]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fe6a 	bl	8000b88 <LCD_I2C_WriteData>
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	0000      	movs	r0, r0
	...

08000ec0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec6:	f000 fb73 	bl	80015b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eca:	f000 f933 	bl	8001134 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ece:	f000 f9a5 	bl	800121c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ed2:	f000 f975 	bl	80011c0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  LCD_I2C_Init();
 8000ed6:	f7ff fe87 	bl	8000be8 <LCD_I2C_Init>
  LCD_I2C_CGRAM_CreateChar(1, fig_1);
 8000eda:	4985      	ldr	r1, [pc, #532]	; (80010f0 <main+0x230>)
 8000edc:	2001      	movs	r0, #1
 8000ede:	f7ff ff85 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(2, fig_2);
 8000ee2:	4984      	ldr	r1, [pc, #528]	; (80010f4 <main+0x234>)
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f7ff ff81 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(3, fig_3);
 8000eea:	4983      	ldr	r1, [pc, #524]	; (80010f8 <main+0x238>)
 8000eec:	2003      	movs	r0, #3
 8000eee:	f7ff ff7d 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(4, fig_4);
 8000ef2:	4982      	ldr	r1, [pc, #520]	; (80010fc <main+0x23c>)
 8000ef4:	2004      	movs	r0, #4
 8000ef6:	f7ff ff79 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(5, fig_5);
 8000efa:	4981      	ldr	r1, [pc, #516]	; (8001100 <main+0x240>)
 8000efc:	2005      	movs	r0, #5
 8000efe:	f7ff ff75 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(6, fig_6);
 8000f02:	4980      	ldr	r1, [pc, #512]	; (8001104 <main+0x244>)
 8000f04:	2006      	movs	r0, #6
 8000f06:	f7ff ff71 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(7, fig_7);
 8000f0a:	497f      	ldr	r1, [pc, #508]	; (8001108 <main+0x248>)
 8000f0c:	2007      	movs	r0, #7
 8000f0e:	f7ff ff6d 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>
  LCD_I2C_CGRAM_CreateChar(8, fig_8);
 8000f12:	497e      	ldr	r1, [pc, #504]	; (800110c <main+0x24c>)
 8000f14:	2008      	movs	r0, #8
 8000f16:	f7ff ff69 	bl	8000dec <LCD_I2C_CGRAM_CreateChar>

  LCD_I2C_WriteText(1,1," STM32F103C8T6  ");
 8000f1a:	4a7d      	ldr	r2, [pc, #500]	; (8001110 <main+0x250>)
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f7ff ff10 	bl	8000d44 <LCD_I2C_WriteText>
  LCD_I2C_WriteText(2,1,"  LCD 16x2 20x4 ");
 8000f24:	4a7b      	ldr	r2, [pc, #492]	; (8001114 <main+0x254>)
 8000f26:	2101      	movs	r1, #1
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f7ff ff0b 	bl	8000d44 <LCD_I2C_WriteText>
  //LCD_I2C_WriteText(3,1,"PROBANDO DISPLAY LCD");//LCD 20x4
  //LCD_I2C_WriteText(4,1,"20X4 DISPLAY LCD LCD");//LCD 20x4
  HAL_Delay(2000);
 8000f2e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f32:	f000 fb9f 	bl	8001674 <HAL_Delay>

  LCD_I2C_Set_Cursor_Blink(1,16,1);//CURSOR BLINK ON
 8000f36:	2201      	movs	r2, #1
 8000f38:	2110      	movs	r1, #16
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff febc 	bl	8000cb8 <LCD_I2C_Set_Cursor_Blink>
  HAL_Delay(4000);
 8000f40:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000f44:	f000 fb96 	bl	8001674 <HAL_Delay>

  LCD_I2C_Set_Cursor_Blink(1,16,0);//CURSOR BLINK OFF
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f7ff feb3 	bl	8000cb8 <LCD_I2C_Set_Cursor_Blink>
  LCD_I2C_ClearText();
 8000f52:	f7ff fe99 	bl	8000c88 <LCD_I2C_ClearText>

  //Mostramos los caracteres especiales
  LCD_I2C_CGRAM_WriteChar(1,1,1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	2101      	movs	r1, #1
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff ff6e 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,3,2);
 8000f60:	2202      	movs	r2, #2
 8000f62:	2103      	movs	r1, #3
 8000f64:	2001      	movs	r0, #1
 8000f66:	f7ff ff69 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,5,3);
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	2105      	movs	r1, #5
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f7ff ff64 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,7,4);
 8000f74:	2204      	movs	r2, #4
 8000f76:	2107      	movs	r1, #7
 8000f78:	2001      	movs	r0, #1
 8000f7a:	f7ff ff5f 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,9,5);
 8000f7e:	2205      	movs	r2, #5
 8000f80:	2109      	movs	r1, #9
 8000f82:	2001      	movs	r0, #1
 8000f84:	f7ff ff5a 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,11,6);
 8000f88:	2206      	movs	r2, #6
 8000f8a:	210b      	movs	r1, #11
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f7ff ff55 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,13,7);
 8000f92:	2207      	movs	r2, #7
 8000f94:	210d      	movs	r1, #13
 8000f96:	2001      	movs	r0, #1
 8000f98:	f7ff ff50 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  LCD_I2C_CGRAM_WriteChar(1,15,8);
 8000f9c:	2208      	movs	r2, #8
 8000f9e:	210f      	movs	r1, #15
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f7ff ff4b 	bl	8000e3c <LCD_I2C_CGRAM_WriteChar>
  HAL_Delay(2000);
 8000fa6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000faa:	f000 fb63 	bl	8001674 <HAL_Delay>

  LCD_I2C_WriteText(2,1,"LCD");
 8000fae:	4a5a      	ldr	r2, [pc, #360]	; (8001118 <main+0x258>)
 8000fb0:	2101      	movs	r1, #1
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f7ff fec6 	bl	8000d44 <LCD_I2C_WriteText>
  HAL_Delay(2000);
 8000fb8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000fbc:	f000 fb5a 	bl	8001674 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	71fb      	strb	r3, [r7, #7]
 8000fc4:	e008      	b.n	8000fd8 <main+0x118>
	  LCD_I2C_Shift_Right();
 8000fc6:	f7ff ff03 	bl	8000dd0 <LCD_I2C_Shift_Right>
	  HAL_Delay(350);
 8000fca:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8000fce:	f000 fb51 	bl	8001674 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	71fb      	strb	r3, [r7, #7]
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b0c      	cmp	r3, #12
 8000fdc:	d9f3      	bls.n	8000fc6 <main+0x106>
  }
  HAL_Delay(300);
 8000fde:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000fe2:	f000 fb47 	bl	8001674 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	71bb      	strb	r3, [r7, #6]
 8000fea:	e008      	b.n	8000ffe <main+0x13e>
	  LCD_I2C_Shift_Left();
 8000fec:	f7ff fef7 	bl	8000dde <LCD_I2C_Shift_Left>
	  HAL_Delay(350);
 8000ff0:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8000ff4:	f000 fb3e 	bl	8001674 <HAL_Delay>
  for(uint8_t i=0; i<13; i++){
 8000ff8:	79bb      	ldrb	r3, [r7, #6]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	71bb      	strb	r3, [r7, #6]
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	2b0c      	cmp	r3, #12
 8001002:	d9f3      	bls.n	8000fec <main+0x12c>
  }
  HAL_Delay(2000);
 8001004:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001008:	f000 fb34 	bl	8001674 <HAL_Delay>

  for(uint8_t i=1; i<=13; i++){
 800100c:	2301      	movs	r3, #1
 800100e:	717b      	strb	r3, [r7, #5]
 8001010:	e012      	b.n	8001038 <main+0x178>
	  LCD_I2C_WriteText(2,i,"LCD");
 8001012:	797b      	ldrb	r3, [r7, #5]
 8001014:	4a40      	ldr	r2, [pc, #256]	; (8001118 <main+0x258>)
 8001016:	4619      	mov	r1, r3
 8001018:	2002      	movs	r0, #2
 800101a:	f7ff fe93 	bl	8000d44 <LCD_I2C_WriteText>
  	  HAL_Delay(350);
 800101e:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8001022:	f000 fb27 	bl	8001674 <HAL_Delay>
  	  LCD_I2C_WriteText(2,i,"   ");
 8001026:	797b      	ldrb	r3, [r7, #5]
 8001028:	4a3c      	ldr	r2, [pc, #240]	; (800111c <main+0x25c>)
 800102a:	4619      	mov	r1, r3
 800102c:	2002      	movs	r0, #2
 800102e:	f7ff fe89 	bl	8000d44 <LCD_I2C_WriteText>
  for(uint8_t i=1; i<=13; i++){
 8001032:	797b      	ldrb	r3, [r7, #5]
 8001034:	3301      	adds	r3, #1
 8001036:	717b      	strb	r3, [r7, #5]
 8001038:	797b      	ldrb	r3, [r7, #5]
 800103a:	2b0d      	cmp	r3, #13
 800103c:	d9e9      	bls.n	8001012 <main+0x152>
  }
  for(uint8_t i=13; i>0; i--){
 800103e:	230d      	movs	r3, #13
 8001040:	713b      	strb	r3, [r7, #4]
 8001042:	e012      	b.n	800106a <main+0x1aa>
	  LCD_I2C_WriteText(2,i,"LCD");
 8001044:	793b      	ldrb	r3, [r7, #4]
 8001046:	4a34      	ldr	r2, [pc, #208]	; (8001118 <main+0x258>)
 8001048:	4619      	mov	r1, r3
 800104a:	2002      	movs	r0, #2
 800104c:	f7ff fe7a 	bl	8000d44 <LCD_I2C_WriteText>
  	  HAL_Delay(350);
 8001050:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8001054:	f000 fb0e 	bl	8001674 <HAL_Delay>
  	  LCD_I2C_WriteText(2,i,"   ");
 8001058:	793b      	ldrb	r3, [r7, #4]
 800105a:	4a30      	ldr	r2, [pc, #192]	; (800111c <main+0x25c>)
 800105c:	4619      	mov	r1, r3
 800105e:	2002      	movs	r0, #2
 8001060:	f7ff fe70 	bl	8000d44 <LCD_I2C_WriteText>
  for(uint8_t i=13; i>0; i--){
 8001064:	793b      	ldrb	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	713b      	strb	r3, [r7, #4]
 800106a:	793b      	ldrb	r3, [r7, #4]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1e9      	bne.n	8001044 <main+0x184>
  }

  HAL_Delay(1000);
 8001070:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001074:	f000 fafe 	bl	8001674 <HAL_Delay>
  LCD_I2C_ClearText();
 8001078:	f7ff fe06 	bl	8000c88 <LCD_I2C_ClearText>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      contInt++;
 800107c:	4b28      	ldr	r3, [pc, #160]	; (8001120 <main+0x260>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b26      	ldr	r3, [pc, #152]	; (8001120 <main+0x260>)
 8001086:	801a      	strh	r2, [r3, #0]
      sprintf(buff,"INT  : %d",contInt);
 8001088:	4b25      	ldr	r3, [pc, #148]	; (8001120 <main+0x260>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	461a      	mov	r2, r3
 800108e:	4925      	ldr	r1, [pc, #148]	; (8001124 <main+0x264>)
 8001090:	4825      	ldr	r0, [pc, #148]	; (8001128 <main+0x268>)
 8001092:	f002 faa5 	bl	80035e0 <siprintf>
      LCD_I2C_WriteText(1,1,buff);
 8001096:	4a24      	ldr	r2, [pc, #144]	; (8001128 <main+0x268>)
 8001098:	2101      	movs	r1, #1
 800109a:	2001      	movs	r0, #1
 800109c:	f7ff fe52 	bl	8000d44 <LCD_I2C_WriteText>
      //LCD_I2C_WriteText(2,7,buff);//LCD 20x4

      contFloat+=0.1;
 80010a0:	4b22      	ldr	r3, [pc, #136]	; (800112c <main+0x26c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff f9bf 	bl	8000428 <__aeabi_f2d>
 80010aa:	a30f      	add	r3, pc, #60	; (adr r3, 80010e8 <main+0x228>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	f7ff f85c 	bl	800016c <__adddf3>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fce4 	bl	8000a88 <__aeabi_d2f>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a1a      	ldr	r2, [pc, #104]	; (800112c <main+0x26c>)
 80010c4:	6013      	str	r3, [r2, #0]
      sprintf(buff,"FLOAT: %4.2f",contFloat);
 80010c6:	4b19      	ldr	r3, [pc, #100]	; (800112c <main+0x26c>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff f9ac 	bl	8000428 <__aeabi_f2d>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4916      	ldr	r1, [pc, #88]	; (8001130 <main+0x270>)
 80010d6:	4814      	ldr	r0, [pc, #80]	; (8001128 <main+0x268>)
 80010d8:	f002 fa82 	bl	80035e0 <siprintf>
      LCD_I2C_WriteText(2,1,buff);
 80010dc:	4a12      	ldr	r2, [pc, #72]	; (8001128 <main+0x268>)
 80010de:	2101      	movs	r1, #1
 80010e0:	2002      	movs	r0, #2
 80010e2:	f7ff fe2f 	bl	8000d44 <LCD_I2C_WriteText>
      contInt++;
 80010e6:	e7c9      	b.n	800107c <main+0x1bc>
 80010e8:	9999999a 	.word	0x9999999a
 80010ec:	3fb99999 	.word	0x3fb99999
 80010f0:	08005b34 	.word	0x08005b34
 80010f4:	08005b3c 	.word	0x08005b3c
 80010f8:	08005b44 	.word	0x08005b44
 80010fc:	08005b4c 	.word	0x08005b4c
 8001100:	08005b54 	.word	0x08005b54
 8001104:	08005b5c 	.word	0x08005b5c
 8001108:	08005b64 	.word	0x08005b64
 800110c:	08005b6c 	.word	0x08005b6c
 8001110:	08005ae8 	.word	0x08005ae8
 8001114:	08005afc 	.word	0x08005afc
 8001118:	08005b10 	.word	0x08005b10
 800111c:	08005b14 	.word	0x08005b14
 8001120:	2000024c 	.word	0x2000024c
 8001124:	08005b18 	.word	0x08005b18
 8001128:	20000254 	.word	0x20000254
 800112c:	20000250 	.word	0x20000250
 8001130:	08005b24 	.word	0x08005b24

08001134 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b090      	sub	sp, #64	; 0x40
 8001138:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113a:	f107 0318 	add.w	r3, r7, #24
 800113e:	2228      	movs	r2, #40	; 0x28
 8001140:	2100      	movs	r1, #0
 8001142:	4618      	mov	r0, r3
 8001144:	f001 fde4 	bl	8002d10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001156:	2301      	movs	r3, #1
 8001158:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800115a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800115e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001164:	2301      	movs	r3, #1
 8001166:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001168:	2302      	movs	r3, #2
 800116a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001170:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001172:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001176:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001178:	f107 0318 	add.w	r3, r7, #24
 800117c:	4618      	mov	r0, r3
 800117e:	f001 f9a1 	bl	80024c4 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001188:	f000 f876 	bl	8001278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	230f      	movs	r3, #15
 800118e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001190:	2302      	movs	r3, #2
 8001192:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800119c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 fc0e 	bl	80029c8 <HAL_RCC_ClockConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011b2:	f000 f861 	bl	8001278 <Error_Handler>
  }
}
 80011b6:	bf00      	nop
 80011b8:	3740      	adds	r7, #64	; 0x40
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011c4:	4b12      	ldr	r3, [pc, #72]	; (8001210 <MX_I2C1_Init+0x50>)
 80011c6:	4a13      	ldr	r2, [pc, #76]	; (8001214 <MX_I2C1_Init+0x54>)
 80011c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <MX_I2C1_Init+0x50>)
 80011cc:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_I2C1_Init+0x58>)
 80011ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <MX_I2C1_Init+0x50>)
 80011de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <MX_I2C1_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <MX_I2C1_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f0:	4b07      	ldr	r3, [pc, #28]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	; (8001210 <MX_I2C1_Init+0x50>)
 80011fe:	f000 fcc5 	bl	8001b8c <HAL_I2C_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001208:	f000 f836 	bl	8001278 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200001f8 	.word	0x200001f8
 8001214:	40005400 	.word	0x40005400
 8001218:	000186a0 	.word	0x000186a0

0800121c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_GPIO_Init+0x58>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	4a13      	ldr	r2, [pc, #76]	; (8001274 <MX_GPIO_Init+0x58>)
 8001228:	f043 0320 	orr.w	r3, r3, #32
 800122c:	6193      	str	r3, [r2, #24]
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_GPIO_Init+0x58>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	f003 0320 	and.w	r3, r3, #32
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_GPIO_Init+0x58>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	4a0d      	ldr	r2, [pc, #52]	; (8001274 <MX_GPIO_Init+0x58>)
 8001240:	f043 0304 	orr.w	r3, r3, #4
 8001244:	6193      	str	r3, [r2, #24]
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_GPIO_Init+0x58>)
 8001248:	699b      	ldr	r3, [r3, #24]
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_GPIO_Init+0x58>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	4a07      	ldr	r2, [pc, #28]	; (8001274 <MX_GPIO_Init+0x58>)
 8001258:	f043 0308 	orr.w	r3, r3, #8
 800125c:	6193      	str	r3, [r2, #24]
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <MX_GPIO_Init+0x58>)
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]

}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	40021000 	.word	0x40021000

08001278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800127c:	b672      	cpsid	i
}
 800127e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001280:	e7fe      	b.n	8001280 <Error_Handler+0x8>
	...

08001284 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_MspInit+0x5c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <HAL_MspInit+0x5c>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6193      	str	r3, [r2, #24]
 8001296:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <HAL_MspInit+0x5c>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <HAL_MspInit+0x5c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a0e      	ldr	r2, [pc, #56]	; (80012e0 <HAL_MspInit+0x5c>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <HAL_MspInit+0x5c>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ba:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <HAL_MspInit+0x60>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <HAL_MspInit+0x60>)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	40021000 	.word	0x40021000
 80012e4:	40010000 	.word	0x40010000

080012e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a1d      	ldr	r2, [pc, #116]	; (8001378 <HAL_I2C_MspInit+0x90>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d132      	bne.n	800136e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001308:	4b1c      	ldr	r3, [pc, #112]	; (800137c <HAL_I2C_MspInit+0x94>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a1b      	ldr	r2, [pc, #108]	; (800137c <HAL_I2C_MspInit+0x94>)
 800130e:	f043 0308 	orr.w	r3, r3, #8
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b19      	ldr	r3, [pc, #100]	; (800137c <HAL_I2C_MspInit+0x94>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0308 	and.w	r3, r3, #8
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001320:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001324:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001326:	2312      	movs	r3, #18
 8001328:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800132a:	2303      	movs	r3, #3
 800132c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	4812      	ldr	r0, [pc, #72]	; (8001380 <HAL_I2C_MspInit+0x98>)
 8001336:	f000 faa5 	bl	8001884 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800133a:	4b12      	ldr	r3, [pc, #72]	; (8001384 <HAL_I2C_MspInit+0x9c>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
 8001340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001342:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001346:	627b      	str	r3, [r7, #36]	; 0x24
 8001348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800134a:	f043 0302 	orr.w	r3, r3, #2
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
 8001350:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <HAL_I2C_MspInit+0x9c>)
 8001352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001354:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <HAL_I2C_MspInit+0x94>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a08      	ldr	r2, [pc, #32]	; (800137c <HAL_I2C_MspInit+0x94>)
 800135c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001360:	61d3      	str	r3, [r2, #28]
 8001362:	4b06      	ldr	r3, [pc, #24]	; (800137c <HAL_I2C_MspInit+0x94>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800136e:	bf00      	nop
 8001370:	3728      	adds	r7, #40	; 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40005400 	.word	0x40005400
 800137c:	40021000 	.word	0x40021000
 8001380:	40010c00 	.word	0x40010c00
 8001384:	40010000 	.word	0x40010000

08001388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800138c:	e7fe      	b.n	800138c <NMI_Handler+0x4>

0800138e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001392:	e7fe      	b.n	8001392 <HardFault_Handler+0x4>

08001394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001398:	e7fe      	b.n	8001398 <MemManage_Handler+0x4>

0800139a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800139e:	e7fe      	b.n	800139e <BusFault_Handler+0x4>

080013a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <UsageFault_Handler+0x4>

080013a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr

080013b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b2:	b480      	push	{r7}
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bc80      	pop	{r7}
 80013bc:	4770      	bx	lr

080013be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013be:	b480      	push	{r7}
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr

080013ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ce:	f000 f935 	bl	800163c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013d6:	b480      	push	{r7}
 80013d8:	af00      	add	r7, sp, #0
  return 1;
 80013da:	2301      	movs	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <_kill>:

int _kill(int pid, int sig)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013ee:	f001 fc65 	bl	8002cbc <__errno>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2216      	movs	r2, #22
 80013f6:	601a      	str	r2, [r3, #0]
  return -1;
 80013f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <_exit>:

void _exit (int status)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800140c:	f04f 31ff 	mov.w	r1, #4294967295
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff ffe7 	bl	80013e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001416:	e7fe      	b.n	8001416 <_exit+0x12>

08001418 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	e00a      	b.n	8001440 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800142a:	f3af 8000 	nop.w
 800142e:	4601      	mov	r1, r0
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	1c5a      	adds	r2, r3, #1
 8001434:	60ba      	str	r2, [r7, #8]
 8001436:	b2ca      	uxtb	r2, r1
 8001438:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	3301      	adds	r3, #1
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	429a      	cmp	r2, r3
 8001446:	dbf0      	blt.n	800142a <_read+0x12>
  }

  return len;
 8001448:	687b      	ldr	r3, [r7, #4]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b086      	sub	sp, #24
 8001456:	af00      	add	r7, sp, #0
 8001458:	60f8      	str	r0, [r7, #12]
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	e009      	b.n	8001478 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	1c5a      	adds	r2, r3, #1
 8001468:	60ba      	str	r2, [r7, #8]
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	3301      	adds	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	429a      	cmp	r2, r3
 800147e:	dbf1      	blt.n	8001464 <_write+0x12>
  }
  return len;
 8001480:	687b      	ldr	r3, [r7, #4]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <_close>:

int _close(int file)
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001492:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014b0:	605a      	str	r2, [r3, #4]
  return 0;
 80014b2:	2300      	movs	r3, #0
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	370c      	adds	r7, #12
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr

080014be <_isatty>:

int _isatty(int file)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014c6:	2301      	movs	r3, #1
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014d2:	b480      	push	{r7}
 80014d4:	b085      	sub	sp, #20
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	60f8      	str	r0, [r7, #12]
 80014da:	60b9      	str	r1, [r7, #8]
 80014dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014de:	2300      	movs	r3, #0
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr
	...

080014ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014f4:	4a14      	ldr	r2, [pc, #80]	; (8001548 <_sbrk+0x5c>)
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <_sbrk+0x60>)
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001500:	4b13      	ldr	r3, [pc, #76]	; (8001550 <_sbrk+0x64>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001508:	4b11      	ldr	r3, [pc, #68]	; (8001550 <_sbrk+0x64>)
 800150a:	4a12      	ldr	r2, [pc, #72]	; (8001554 <_sbrk+0x68>)
 800150c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800150e:	4b10      	ldr	r3, [pc, #64]	; (8001550 <_sbrk+0x64>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4413      	add	r3, r2
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	429a      	cmp	r2, r3
 800151a:	d207      	bcs.n	800152c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800151c:	f001 fbce 	bl	8002cbc <__errno>
 8001520:	4603      	mov	r3, r0
 8001522:	220c      	movs	r2, #12
 8001524:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	e009      	b.n	8001540 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800152c:	4b08      	ldr	r3, [pc, #32]	; (8001550 <_sbrk+0x64>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001532:	4b07      	ldr	r3, [pc, #28]	; (8001550 <_sbrk+0x64>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	4a05      	ldr	r2, [pc, #20]	; (8001550 <_sbrk+0x64>)
 800153c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800153e:	68fb      	ldr	r3, [r7, #12]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	20005000 	.word	0x20005000
 800154c:	00000400 	.word	0x00000400
 8001550:	20000264 	.word	0x20000264
 8001554:	20000280 	.word	0x20000280

08001558 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr

08001564 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001564:	f7ff fff8 	bl	8001558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001568:	480b      	ldr	r0, [pc, #44]	; (8001598 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800156a:	490c      	ldr	r1, [pc, #48]	; (800159c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800156c:	4a0c      	ldr	r2, [pc, #48]	; (80015a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800156e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001570:	e002      	b.n	8001578 <LoopCopyDataInit>

08001572 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001572:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001574:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001576:	3304      	adds	r3, #4

08001578 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001578:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800157a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800157c:	d3f9      	bcc.n	8001572 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800157e:	4a09      	ldr	r2, [pc, #36]	; (80015a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001580:	4c09      	ldr	r4, [pc, #36]	; (80015a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001582:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001584:	e001      	b.n	800158a <LoopFillZerobss>

08001586 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001586:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001588:	3204      	adds	r2, #4

0800158a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800158a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800158c:	d3fb      	bcc.n	8001586 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800158e:	f001 fb9b 	bl	8002cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001592:	f7ff fc95 	bl	8000ec0 <main>
  bx lr
 8001596:	4770      	bx	lr
  ldr r0, =_sdata
 8001598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800159c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80015a0:	08005f84 	.word	0x08005f84
  ldr r2, =_sbss
 80015a4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80015a8:	2000027c 	.word	0x2000027c

080015ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015ac:	e7fe      	b.n	80015ac <ADC1_2_IRQHandler>
	...

080015b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b4:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <HAL_Init+0x28>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a07      	ldr	r2, [pc, #28]	; (80015d8 <HAL_Init+0x28>)
 80015ba:	f043 0310 	orr.w	r3, r3, #16
 80015be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c0:	2003      	movs	r0, #3
 80015c2:	f000 f92b 	bl	800181c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015c6:	200f      	movs	r0, #15
 80015c8:	f000 f808 	bl	80015dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015cc:	f7ff fe5a 	bl	8001284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40022000 	.word	0x40022000

080015dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <HAL_InitTick+0x54>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_InitTick+0x58>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	4619      	mov	r1, r3
 80015ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f935 	bl	800186a <HAL_SYSTICK_Config>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e00e      	b.n	8001628 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d80a      	bhi.n	8001626 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f000 f90b 	bl	8001832 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800161c:	4a06      	ldr	r2, [pc, #24]	; (8001638 <HAL_InitTick+0x5c>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
 8001624:	e000      	b.n	8001628 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000000 	.word	0x20000000
 8001634:	20000008 	.word	0x20000008
 8001638:	20000004 	.word	0x20000004

0800163c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <HAL_IncTick+0x1c>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <HAL_IncTick+0x20>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a03      	ldr	r2, [pc, #12]	; (800165c <HAL_IncTick+0x20>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	20000008 	.word	0x20000008
 800165c:	20000268 	.word	0x20000268

08001660 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return uwTick;
 8001664:	4b02      	ldr	r3, [pc, #8]	; (8001670 <HAL_GetTick+0x10>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	20000268 	.word	0x20000268

08001674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff fff0 	bl	8001660 <HAL_GetTick>
 8001680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800168c:	d005      	beq.n	800169a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <HAL_Delay+0x44>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	461a      	mov	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800169a:	bf00      	nop
 800169c:	f7ff ffe0 	bl	8001660 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d8f7      	bhi.n	800169c <HAL_Delay+0x28>
  {
  }
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000008 	.word	0x20000008

080016bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d8:	4013      	ands	r3, r2
 80016da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ee:	4a04      	ldr	r2, [pc, #16]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	60d3      	str	r3, [r2, #12]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <__NVIC_GetPriorityGrouping+0x18>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 0307 	and.w	r3, r3, #7
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	bc80      	pop	{r7}
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	6039      	str	r1, [r7, #0]
 800172a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001730:	2b00      	cmp	r3, #0
 8001732:	db0a      	blt.n	800174a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	b2da      	uxtb	r2, r3
 8001738:	490c      	ldr	r1, [pc, #48]	; (800176c <__NVIC_SetPriority+0x4c>)
 800173a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173e:	0112      	lsls	r2, r2, #4
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	440b      	add	r3, r1
 8001744:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001748:	e00a      	b.n	8001760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	b2da      	uxtb	r2, r3
 800174e:	4908      	ldr	r1, [pc, #32]	; (8001770 <__NVIC_SetPriority+0x50>)
 8001750:	79fb      	ldrb	r3, [r7, #7]
 8001752:	f003 030f 	and.w	r3, r3, #15
 8001756:	3b04      	subs	r3, #4
 8001758:	0112      	lsls	r2, r2, #4
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	440b      	add	r3, r1
 800175e:	761a      	strb	r2, [r3, #24]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000e100 	.word	0xe000e100
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001774:	b480      	push	{r7}
 8001776:	b089      	sub	sp, #36	; 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f1c3 0307 	rsb	r3, r3, #7
 800178e:	2b04      	cmp	r3, #4
 8001790:	bf28      	it	cs
 8001792:	2304      	movcs	r3, #4
 8001794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3304      	adds	r3, #4
 800179a:	2b06      	cmp	r3, #6
 800179c:	d902      	bls.n	80017a4 <NVIC_EncodePriority+0x30>
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3b03      	subs	r3, #3
 80017a2:	e000      	b.n	80017a6 <NVIC_EncodePriority+0x32>
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	43da      	mvns	r2, r3
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	401a      	ands	r2, r3
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017bc:	f04f 31ff 	mov.w	r1, #4294967295
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43d9      	mvns	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017cc:	4313      	orrs	r3, r2
         );
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3724      	adds	r7, #36	; 0x24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bc80      	pop	{r7}
 80017d6:	4770      	bx	lr

080017d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017e8:	d301      	bcc.n	80017ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ea:	2301      	movs	r3, #1
 80017ec:	e00f      	b.n	800180e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ee:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <SysTick_Config+0x40>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017f6:	210f      	movs	r1, #15
 80017f8:	f04f 30ff 	mov.w	r0, #4294967295
 80017fc:	f7ff ff90 	bl	8001720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <SysTick_Config+0x40>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001806:	4b04      	ldr	r3, [pc, #16]	; (8001818 <SysTick_Config+0x40>)
 8001808:	2207      	movs	r2, #7
 800180a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	e000e010 	.word	0xe000e010

0800181c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff49 	bl	80016bc <__NVIC_SetPriorityGrouping>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	4603      	mov	r3, r0
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001844:	f7ff ff5e 	bl	8001704 <__NVIC_GetPriorityGrouping>
 8001848:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	6978      	ldr	r0, [r7, #20]
 8001850:	f7ff ff90 	bl	8001774 <NVIC_EncodePriority>
 8001854:	4602      	mov	r2, r0
 8001856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff5f 	bl	8001720 <__NVIC_SetPriority>
}
 8001862:	bf00      	nop
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ffb0 	bl	80017d8 <SysTick_Config>
 8001878:	4603      	mov	r3, r0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001884:	b480      	push	{r7}
 8001886:	b08b      	sub	sp, #44	; 0x2c
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800188e:	2300      	movs	r3, #0
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001892:	2300      	movs	r3, #0
 8001894:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001896:	e169      	b.n	8001b6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001898:	2201      	movs	r2, #1
 800189a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69fa      	ldr	r2, [r7, #28]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	f040 8158 	bne.w	8001b66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4a9a      	ldr	r2, [pc, #616]	; (8001b24 <HAL_GPIO_Init+0x2a0>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d05e      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018c0:	4a98      	ldr	r2, [pc, #608]	; (8001b24 <HAL_GPIO_Init+0x2a0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d875      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018c6:	4a98      	ldr	r2, [pc, #608]	; (8001b28 <HAL_GPIO_Init+0x2a4>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d058      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018cc:	4a96      	ldr	r2, [pc, #600]	; (8001b28 <HAL_GPIO_Init+0x2a4>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d86f      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018d2:	4a96      	ldr	r2, [pc, #600]	; (8001b2c <HAL_GPIO_Init+0x2a8>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d052      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018d8:	4a94      	ldr	r2, [pc, #592]	; (8001b2c <HAL_GPIO_Init+0x2a8>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d869      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018de:	4a94      	ldr	r2, [pc, #592]	; (8001b30 <HAL_GPIO_Init+0x2ac>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d04c      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018e4:	4a92      	ldr	r2, [pc, #584]	; (8001b30 <HAL_GPIO_Init+0x2ac>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d863      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018ea:	4a92      	ldr	r2, [pc, #584]	; (8001b34 <HAL_GPIO_Init+0x2b0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d046      	beq.n	800197e <HAL_GPIO_Init+0xfa>
 80018f0:	4a90      	ldr	r2, [pc, #576]	; (8001b34 <HAL_GPIO_Init+0x2b0>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d85d      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018f6:	2b12      	cmp	r3, #18
 80018f8:	d82a      	bhi.n	8001950 <HAL_GPIO_Init+0xcc>
 80018fa:	2b12      	cmp	r3, #18
 80018fc:	d859      	bhi.n	80019b2 <HAL_GPIO_Init+0x12e>
 80018fe:	a201      	add	r2, pc, #4	; (adr r2, 8001904 <HAL_GPIO_Init+0x80>)
 8001900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001904:	0800197f 	.word	0x0800197f
 8001908:	08001959 	.word	0x08001959
 800190c:	0800196b 	.word	0x0800196b
 8001910:	080019ad 	.word	0x080019ad
 8001914:	080019b3 	.word	0x080019b3
 8001918:	080019b3 	.word	0x080019b3
 800191c:	080019b3 	.word	0x080019b3
 8001920:	080019b3 	.word	0x080019b3
 8001924:	080019b3 	.word	0x080019b3
 8001928:	080019b3 	.word	0x080019b3
 800192c:	080019b3 	.word	0x080019b3
 8001930:	080019b3 	.word	0x080019b3
 8001934:	080019b3 	.word	0x080019b3
 8001938:	080019b3 	.word	0x080019b3
 800193c:	080019b3 	.word	0x080019b3
 8001940:	080019b3 	.word	0x080019b3
 8001944:	080019b3 	.word	0x080019b3
 8001948:	08001961 	.word	0x08001961
 800194c:	08001975 	.word	0x08001975
 8001950:	4a79      	ldr	r2, [pc, #484]	; (8001b38 <HAL_GPIO_Init+0x2b4>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d013      	beq.n	800197e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001956:	e02c      	b.n	80019b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	623b      	str	r3, [r7, #32]
          break;
 800195e:	e029      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	3304      	adds	r3, #4
 8001966:	623b      	str	r3, [r7, #32]
          break;
 8001968:	e024      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	3308      	adds	r3, #8
 8001970:	623b      	str	r3, [r7, #32]
          break;
 8001972:	e01f      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	330c      	adds	r3, #12
 800197a:	623b      	str	r3, [r7, #32]
          break;
 800197c:	e01a      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d102      	bne.n	800198c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001986:	2304      	movs	r3, #4
 8001988:	623b      	str	r3, [r7, #32]
          break;
 800198a:	e013      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d105      	bne.n	80019a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001994:	2308      	movs	r3, #8
 8001996:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69fa      	ldr	r2, [r7, #28]
 800199c:	611a      	str	r2, [r3, #16]
          break;
 800199e:	e009      	b.n	80019b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019a0:	2308      	movs	r3, #8
 80019a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69fa      	ldr	r2, [r7, #28]
 80019a8:	615a      	str	r2, [r3, #20]
          break;
 80019aa:	e003      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019ac:	2300      	movs	r3, #0
 80019ae:	623b      	str	r3, [r7, #32]
          break;
 80019b0:	e000      	b.n	80019b4 <HAL_GPIO_Init+0x130>
          break;
 80019b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2bff      	cmp	r3, #255	; 0xff
 80019b8:	d801      	bhi.n	80019be <HAL_GPIO_Init+0x13a>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	e001      	b.n	80019c2 <HAL_GPIO_Init+0x13e>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3304      	adds	r3, #4
 80019c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	2bff      	cmp	r3, #255	; 0xff
 80019c8:	d802      	bhi.n	80019d0 <HAL_GPIO_Init+0x14c>
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	e002      	b.n	80019d6 <HAL_GPIO_Init+0x152>
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	3b08      	subs	r3, #8
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	210f      	movs	r1, #15
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	fa01 f303 	lsl.w	r3, r1, r3
 80019e4:	43db      	mvns	r3, r3
 80019e6:	401a      	ands	r2, r3
 80019e8:	6a39      	ldr	r1, [r7, #32]
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	fa01 f303 	lsl.w	r3, r1, r3
 80019f0:	431a      	orrs	r2, r3
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 80b1 	beq.w	8001b66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a04:	4b4d      	ldr	r3, [pc, #308]	; (8001b3c <HAL_GPIO_Init+0x2b8>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a4c      	ldr	r2, [pc, #304]	; (8001b3c <HAL_GPIO_Init+0x2b8>)
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b4a      	ldr	r3, [pc, #296]	; (8001b3c <HAL_GPIO_Init+0x2b8>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0301 	and.w	r3, r3, #1
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a1c:	4a48      	ldr	r2, [pc, #288]	; (8001b40 <HAL_GPIO_Init+0x2bc>)
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	3302      	adds	r3, #2
 8001a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	220f      	movs	r2, #15
 8001a34:	fa02 f303 	lsl.w	r3, r2, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a40      	ldr	r2, [pc, #256]	; (8001b44 <HAL_GPIO_Init+0x2c0>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d013      	beq.n	8001a70 <HAL_GPIO_Init+0x1ec>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a3f      	ldr	r2, [pc, #252]	; (8001b48 <HAL_GPIO_Init+0x2c4>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d00d      	beq.n	8001a6c <HAL_GPIO_Init+0x1e8>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a3e      	ldr	r2, [pc, #248]	; (8001b4c <HAL_GPIO_Init+0x2c8>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d007      	beq.n	8001a68 <HAL_GPIO_Init+0x1e4>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a3d      	ldr	r2, [pc, #244]	; (8001b50 <HAL_GPIO_Init+0x2cc>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d101      	bne.n	8001a64 <HAL_GPIO_Init+0x1e0>
 8001a60:	2303      	movs	r3, #3
 8001a62:	e006      	b.n	8001a72 <HAL_GPIO_Init+0x1ee>
 8001a64:	2304      	movs	r3, #4
 8001a66:	e004      	b.n	8001a72 <HAL_GPIO_Init+0x1ee>
 8001a68:	2302      	movs	r3, #2
 8001a6a:	e002      	b.n	8001a72 <HAL_GPIO_Init+0x1ee>
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e000      	b.n	8001a72 <HAL_GPIO_Init+0x1ee>
 8001a70:	2300      	movs	r3, #0
 8001a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a74:	f002 0203 	and.w	r2, r2, #3
 8001a78:	0092      	lsls	r2, r2, #2
 8001a7a:	4093      	lsls	r3, r2
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a82:	492f      	ldr	r1, [pc, #188]	; (8001b40 <HAL_GPIO_Init+0x2bc>)
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	089b      	lsrs	r3, r3, #2
 8001a88:	3302      	adds	r3, #2
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d006      	beq.n	8001aaa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a9c:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	492c      	ldr	r1, [pc, #176]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]
 8001aa8:	e006      	b.n	8001ab8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4928      	ldr	r1, [pc, #160]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d006      	beq.n	8001ad2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ac4:	4b23      	ldr	r3, [pc, #140]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001ac6:	68da      	ldr	r2, [r3, #12]
 8001ac8:	4922      	ldr	r1, [pc, #136]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60cb      	str	r3, [r1, #12]
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ad2:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001ad4:	68da      	ldr	r2, [r3, #12]
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	491e      	ldr	r1, [pc, #120]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d006      	beq.n	8001afa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001aec:	4b19      	ldr	r3, [pc, #100]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	4918      	ldr	r1, [pc, #96]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]
 8001af8:	e006      	b.n	8001b08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	4914      	ldr	r1, [pc, #80]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d021      	beq.n	8001b58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b14:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	490e      	ldr	r1, [pc, #56]	; (8001b54 <HAL_GPIO_Init+0x2d0>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	600b      	str	r3, [r1, #0]
 8001b20:	e021      	b.n	8001b66 <HAL_GPIO_Init+0x2e2>
 8001b22:	bf00      	nop
 8001b24:	10320000 	.word	0x10320000
 8001b28:	10310000 	.word	0x10310000
 8001b2c:	10220000 	.word	0x10220000
 8001b30:	10210000 	.word	0x10210000
 8001b34:	10120000 	.word	0x10120000
 8001b38:	10110000 	.word	0x10110000
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40010000 	.word	0x40010000
 8001b44:	40010800 	.word	0x40010800
 8001b48:	40010c00 	.word	0x40010c00
 8001b4c:	40011000 	.word	0x40011000
 8001b50:	40011400 	.word	0x40011400
 8001b54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <HAL_GPIO_Init+0x304>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	4909      	ldr	r1, [pc, #36]	; (8001b88 <HAL_GPIO_Init+0x304>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b68:	3301      	adds	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	fa22 f303 	lsr.w	r3, r2, r3
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	f47f ae8e 	bne.w	8001898 <HAL_GPIO_Init+0x14>
  }
}
 8001b7c:	bf00      	nop
 8001b7e:	bf00      	nop
 8001b80:	372c      	adds	r7, #44	; 0x2c
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	40010400 	.word	0x40010400

08001b8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e12b      	b.n	8001df6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d106      	bne.n	8001bb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff fb98 	bl	80012e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2224      	movs	r2, #36	; 0x24
 8001bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0201 	bic.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001bf0:	f001 f832 	bl	8002c58 <HAL_RCC_GetPCLK1Freq>
 8001bf4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a81      	ldr	r2, [pc, #516]	; (8001e00 <HAL_I2C_Init+0x274>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d807      	bhi.n	8001c10 <HAL_I2C_Init+0x84>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4a80      	ldr	r2, [pc, #512]	; (8001e04 <HAL_I2C_Init+0x278>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	bf94      	ite	ls
 8001c08:	2301      	movls	r3, #1
 8001c0a:	2300      	movhi	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	e006      	b.n	8001c1e <HAL_I2C_Init+0x92>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4a7d      	ldr	r2, [pc, #500]	; (8001e08 <HAL_I2C_Init+0x27c>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	bf94      	ite	ls
 8001c18:	2301      	movls	r3, #1
 8001c1a:	2300      	movhi	r3, #0
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e0e7      	b.n	8001df6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4a78      	ldr	r2, [pc, #480]	; (8001e0c <HAL_I2C_Init+0x280>)
 8001c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2e:	0c9b      	lsrs	r3, r3, #18
 8001c30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	4a6a      	ldr	r2, [pc, #424]	; (8001e00 <HAL_I2C_Init+0x274>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d802      	bhi.n	8001c60 <HAL_I2C_Init+0xd4>
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	e009      	b.n	8001c74 <HAL_I2C_Init+0xe8>
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	4a69      	ldr	r2, [pc, #420]	; (8001e10 <HAL_I2C_Init+0x284>)
 8001c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	3301      	adds	r3, #1
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	6812      	ldr	r2, [r2, #0]
 8001c78:	430b      	orrs	r3, r1
 8001c7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	69db      	ldr	r3, [r3, #28]
 8001c82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001c86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	495c      	ldr	r1, [pc, #368]	; (8001e00 <HAL_I2C_Init+0x274>)
 8001c90:	428b      	cmp	r3, r1
 8001c92:	d819      	bhi.n	8001cc8 <HAL_I2C_Init+0x13c>
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	1e59      	subs	r1, r3, #1
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ca2:	1c59      	adds	r1, r3, #1
 8001ca4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001ca8:	400b      	ands	r3, r1
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00a      	beq.n	8001cc4 <HAL_I2C_Init+0x138>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	1e59      	subs	r1, r3, #1
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001cc2:	e051      	b.n	8001d68 <HAL_I2C_Init+0x1dc>
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	e04f      	b.n	8001d68 <HAL_I2C_Init+0x1dc>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d111      	bne.n	8001cf4 <HAL_I2C_Init+0x168>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	1e58      	subs	r0, r3, #1
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6859      	ldr	r1, [r3, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	440b      	add	r3, r1
 8001cde:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bf0c      	ite	eq
 8001cec:	2301      	moveq	r3, #1
 8001cee:	2300      	movne	r3, #0
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	e012      	b.n	8001d1a <HAL_I2C_Init+0x18e>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1e58      	subs	r0, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6859      	ldr	r1, [r3, #4]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	0099      	lsls	r1, r3, #2
 8001d04:	440b      	add	r3, r1
 8001d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf0c      	ite	eq
 8001d14:	2301      	moveq	r3, #1
 8001d16:	2300      	movne	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <HAL_I2C_Init+0x196>
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e022      	b.n	8001d68 <HAL_I2C_Init+0x1dc>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10e      	bne.n	8001d48 <HAL_I2C_Init+0x1bc>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	1e58      	subs	r0, r3, #1
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6859      	ldr	r1, [r3, #4]
 8001d32:	460b      	mov	r3, r1
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	440b      	add	r3, r1
 8001d38:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d46:	e00f      	b.n	8001d68 <HAL_I2C_Init+0x1dc>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	1e58      	subs	r0, r3, #1
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6859      	ldr	r1, [r3, #4]
 8001d50:	460b      	mov	r3, r1
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	0099      	lsls	r1, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d5e:	3301      	adds	r3, #1
 8001d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	6809      	ldr	r1, [r1, #0]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	69da      	ldr	r2, [r3, #28]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001d96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6911      	ldr	r1, [r2, #16]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	68d2      	ldr	r2, [r2, #12]
 8001da2:	4311      	orrs	r1, r2
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6812      	ldr	r2, [r2, #0]
 8001da8:	430b      	orrs	r3, r1
 8001daa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	695a      	ldr	r2, [r3, #20]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2220      	movs	r2, #32
 8001de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	000186a0 	.word	0x000186a0
 8001e04:	001e847f 	.word	0x001e847f
 8001e08:	003d08ff 	.word	0x003d08ff
 8001e0c:	431bde83 	.word	0x431bde83
 8001e10:	10624dd3 	.word	0x10624dd3

08001e14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	461a      	mov	r2, r3
 8001e20:	460b      	mov	r3, r1
 8001e22:	817b      	strh	r3, [r7, #10]
 8001e24:	4613      	mov	r3, r2
 8001e26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e28:	f7ff fc1a 	bl	8001660 <HAL_GetTick>
 8001e2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	f040 80e0 	bne.w	8001ffc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	2319      	movs	r3, #25
 8001e42:	2201      	movs	r2, #1
 8001e44:	4970      	ldr	r1, [pc, #448]	; (8002008 <HAL_I2C_Master_Transmit+0x1f4>)
 8001e46:	68f8      	ldr	r0, [r7, #12]
 8001e48:	f000 f964 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001e52:	2302      	movs	r3, #2
 8001e54:	e0d3      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d101      	bne.n	8001e64 <HAL_I2C_Master_Transmit+0x50>
 8001e60:	2302      	movs	r3, #2
 8001e62:	e0cc      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d007      	beq.n	8001e8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f042 0201 	orr.w	r2, r2, #1
 8001e88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2221      	movs	r2, #33	; 0x21
 8001e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2210      	movs	r2, #16
 8001ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	893a      	ldrh	r2, [r7, #8]
 8001eba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4a50      	ldr	r2, [pc, #320]	; (800200c <HAL_I2C_Master_Transmit+0x1f8>)
 8001eca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ecc:	8979      	ldrh	r1, [r7, #10]
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	6a3a      	ldr	r2, [r7, #32]
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f000 f89c 	bl	8002010 <I2C_MasterRequestWrite>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e08d      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	613b      	str	r3, [r7, #16]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001ef8:	e066      	b.n	8001fc8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	6a39      	ldr	r1, [r7, #32]
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f000 fa22 	bl	8002348 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d00d      	beq.n	8001f26 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0e:	2b04      	cmp	r3, #4
 8001f10:	d107      	bne.n	8001f22 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e06b      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2a:	781a      	ldrb	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	695b      	ldr	r3, [r3, #20]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d11b      	bne.n	8001f9c <HAL_I2C_Master_Transmit+0x188>
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d017      	beq.n	8001f9c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f94:	3b01      	subs	r3, #1
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	6a39      	ldr	r1, [r7, #32]
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 fa19 	bl	80023d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00d      	beq.n	8001fc8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d107      	bne.n	8001fc4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fc2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e01a      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d194      	bne.n	8001efa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	e000      	b.n	8001ffe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001ffc:	2302      	movs	r3, #2
  }
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3718      	adds	r7, #24
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	00100002 	.word	0x00100002
 800200c:	ffff0000 	.word	0xffff0000

08002010 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af02      	add	r7, sp, #8
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	607a      	str	r2, [r7, #4]
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	460b      	mov	r3, r1
 800201e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002024:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	2b08      	cmp	r3, #8
 800202a:	d006      	beq.n	800203a <I2C_MasterRequestWrite+0x2a>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d003      	beq.n	800203a <I2C_MasterRequestWrite+0x2a>
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002038:	d108      	bne.n	800204c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	e00b      	b.n	8002064 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002050:	2b12      	cmp	r3, #18
 8002052:	d107      	bne.n	8002064 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002062:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	9300      	str	r3, [sp, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002070:	68f8      	ldr	r0, [r7, #12]
 8002072:	f000 f84f 	bl	8002114 <I2C_WaitOnFlagUntilTimeout>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d00d      	beq.n	8002098 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800208a:	d103      	bne.n	8002094 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002092:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e035      	b.n	8002104 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020a0:	d108      	bne.n	80020b4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020a2:	897b      	ldrh	r3, [r7, #10]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80020b0:	611a      	str	r2, [r3, #16]
 80020b2:	e01b      	b.n	80020ec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80020b4:	897b      	ldrh	r3, [r7, #10]
 80020b6:	11db      	asrs	r3, r3, #7
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	f003 0306 	and.w	r3, r3, #6
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	f063 030f 	orn	r3, r3, #15
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	490e      	ldr	r1, [pc, #56]	; (800210c <I2C_MasterRequestWrite+0xfc>)
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 f898 	bl	8002208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e010      	b.n	8002104 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80020e2:	897b      	ldrh	r3, [r7, #10]
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	4907      	ldr	r1, [pc, #28]	; (8002110 <I2C_MasterRequestWrite+0x100>)
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f888 	bl	8002208 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	3718      	adds	r7, #24
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	00010008 	.word	0x00010008
 8002110:	00010002 	.word	0x00010002

08002114 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	603b      	str	r3, [r7, #0]
 8002120:	4613      	mov	r3, r2
 8002122:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002124:	e048      	b.n	80021b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800212c:	d044      	beq.n	80021b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800212e:	f7ff fa97 	bl	8001660 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	429a      	cmp	r2, r3
 800213c:	d302      	bcc.n	8002144 <I2C_WaitOnFlagUntilTimeout+0x30>
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d139      	bne.n	80021b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	0c1b      	lsrs	r3, r3, #16
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b01      	cmp	r3, #1
 800214c:	d10d      	bne.n	800216a <I2C_WaitOnFlagUntilTimeout+0x56>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	695b      	ldr	r3, [r3, #20]
 8002154:	43da      	mvns	r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	4013      	ands	r3, r2
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	bf0c      	ite	eq
 8002160:	2301      	moveq	r3, #1
 8002162:	2300      	movne	r3, #0
 8002164:	b2db      	uxtb	r3, r3
 8002166:	461a      	mov	r2, r3
 8002168:	e00c      	b.n	8002184 <I2C_WaitOnFlagUntilTimeout+0x70>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	43da      	mvns	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	4013      	ands	r3, r2
 8002176:	b29b      	uxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	429a      	cmp	r2, r3
 8002188:	d116      	bne.n	80021b8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	f043 0220 	orr.w	r2, r3, #32
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e023      	b.n	8002200 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	0c1b      	lsrs	r3, r3, #16
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d10d      	bne.n	80021de <I2C_WaitOnFlagUntilTimeout+0xca>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	43da      	mvns	r2, r3
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	4013      	ands	r3, r2
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	bf0c      	ite	eq
 80021d4:	2301      	moveq	r3, #1
 80021d6:	2300      	movne	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	461a      	mov	r2, r3
 80021dc:	e00c      	b.n	80021f8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	43da      	mvns	r2, r3
 80021e6:	68bb      	ldr	r3, [r7, #8]
 80021e8:	4013      	ands	r3, r2
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	bf0c      	ite	eq
 80021f0:	2301      	moveq	r3, #1
 80021f2:	2300      	movne	r3, #0
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	461a      	mov	r2, r3
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d093      	beq.n	8002126 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80021fe:	2300      	movs	r3, #0
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002216:	e071      	b.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002226:	d123      	bne.n	8002270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002236:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002240:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2200      	movs	r2, #0
 8002246:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2220      	movs	r2, #32
 800224c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225c:	f043 0204 	orr.w	r2, r3, #4
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	e067      	b.n	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002276:	d041      	beq.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002278:	f7ff f9f2 	bl	8001660 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	429a      	cmp	r2, r3
 8002286:	d302      	bcc.n	800228e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d136      	bne.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	0c1b      	lsrs	r3, r3, #16
 8002292:	b2db      	uxtb	r3, r3
 8002294:	2b01      	cmp	r3, #1
 8002296:	d10c      	bne.n	80022b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	695b      	ldr	r3, [r3, #20]
 800229e:	43da      	mvns	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	4013      	ands	r3, r2
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	bf14      	ite	ne
 80022aa:	2301      	movne	r3, #1
 80022ac:	2300      	moveq	r3, #0
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	e00b      	b.n	80022ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	43da      	mvns	r2, r3
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	4013      	ands	r3, r2
 80022be:	b29b      	uxth	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	bf14      	ite	ne
 80022c4:	2301      	movne	r3, #1
 80022c6:	2300      	moveq	r3, #0
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d016      	beq.n	80022fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2200      	movs	r2, #0
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2220      	movs	r2, #32
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	f043 0220 	orr.w	r2, r3, #32
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e021      	b.n	8002340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	0c1b      	lsrs	r3, r3, #16
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b01      	cmp	r3, #1
 8002304:	d10c      	bne.n	8002320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	43da      	mvns	r2, r3
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	4013      	ands	r3, r2
 8002312:	b29b      	uxth	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	bf14      	ite	ne
 8002318:	2301      	movne	r3, #1
 800231a:	2300      	moveq	r3, #0
 800231c:	b2db      	uxtb	r3, r3
 800231e:	e00b      	b.n	8002338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	43da      	mvns	r2, r3
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	4013      	ands	r3, r2
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	bf14      	ite	ne
 8002332:	2301      	movne	r3, #1
 8002334:	2300      	moveq	r3, #0
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	f47f af6d 	bne.w	8002218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002354:	e034      	b.n	80023c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	f000 f886 	bl	8002468 <I2C_IsAcknowledgeFailed>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e034      	b.n	80023d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236c:	d028      	beq.n	80023c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800236e:	f7ff f977 	bl	8001660 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	429a      	cmp	r2, r3
 800237c:	d302      	bcc.n	8002384 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d11d      	bne.n	80023c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238e:	2b80      	cmp	r3, #128	; 0x80
 8002390:	d016      	beq.n	80023c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2220      	movs	r2, #32
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	f043 0220 	orr.w	r2, r3, #32
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e007      	b.n	80023d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ca:	2b80      	cmp	r3, #128	; 0x80
 80023cc:	d1c3      	bne.n	8002356 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023e4:	e034      	b.n	8002450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023e6:	68f8      	ldr	r0, [r7, #12]
 80023e8:	f000 f83e 	bl	8002468 <I2C_IsAcknowledgeFailed>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e034      	b.n	8002460 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023fc:	d028      	beq.n	8002450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fe:	f7ff f92f 	bl	8001660 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	429a      	cmp	r2, r3
 800240c:	d302      	bcc.n	8002414 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d11d      	bne.n	8002450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	f003 0304 	and.w	r3, r3, #4
 800241e:	2b04      	cmp	r3, #4
 8002420:	d016      	beq.n	8002450 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	f043 0220 	orr.w	r2, r3, #32
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e007      	b.n	8002460 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	2b04      	cmp	r3, #4
 800245c:	d1c3      	bne.n	80023e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800247e:	d11b      	bne.n	80024b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002488:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2220      	movs	r2, #32
 8002494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	f043 0204 	orr.w	r2, r3, #4
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e000      	b.n	80024ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e272      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 8087 	beq.w	80025f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024e4:	4b92      	ldr	r3, [pc, #584]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 030c 	and.w	r3, r3, #12
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d00c      	beq.n	800250a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024f0:	4b8f      	ldr	r3, [pc, #572]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 030c 	and.w	r3, r3, #12
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d112      	bne.n	8002522 <HAL_RCC_OscConfig+0x5e>
 80024fc:	4b8c      	ldr	r3, [pc, #560]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d10b      	bne.n	8002522 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250a:	4b89      	ldr	r3, [pc, #548]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d06c      	beq.n	80025f0 <HAL_RCC_OscConfig+0x12c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d168      	bne.n	80025f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e24c      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x76>
 800252c:	4b80      	ldr	r3, [pc, #512]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a7f      	ldr	r2, [pc, #508]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	e02e      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10c      	bne.n	800255c <HAL_RCC_OscConfig+0x98>
 8002542:	4b7b      	ldr	r3, [pc, #492]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a7a      	ldr	r2, [pc, #488]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	4b78      	ldr	r3, [pc, #480]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a77      	ldr	r2, [pc, #476]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	e01d      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002564:	d10c      	bne.n	8002580 <HAL_RCC_OscConfig+0xbc>
 8002566:	4b72      	ldr	r3, [pc, #456]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a71      	ldr	r2, [pc, #452]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800256c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	4b6f      	ldr	r3, [pc, #444]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a6e      	ldr	r2, [pc, #440]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	e00b      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 8002580:	4b6b      	ldr	r3, [pc, #428]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a6a      	ldr	r2, [pc, #424]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	4b68      	ldr	r3, [pc, #416]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a67      	ldr	r2, [pc, #412]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002596:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d013      	beq.n	80025c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff f85e 	bl	8001660 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7ff f85a 	bl	8001660 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	; 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e200      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ba:	4b5d      	ldr	r3, [pc, #372]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0xe4>
 80025c6:	e014      	b.n	80025f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff f84a 	bl	8001660 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025d0:	f7ff f846 	bl	8001660 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b64      	cmp	r3, #100	; 0x64
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e1ec      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e2:	4b53      	ldr	r3, [pc, #332]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x10c>
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d063      	beq.n	80026c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025fe:	4b4c      	ldr	r3, [pc, #304]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 030c 	and.w	r3, r3, #12
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00b      	beq.n	8002622 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800260a:	4b49      	ldr	r3, [pc, #292]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b08      	cmp	r3, #8
 8002614:	d11c      	bne.n	8002650 <HAL_RCC_OscConfig+0x18c>
 8002616:	4b46      	ldr	r3, [pc, #280]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d116      	bne.n	8002650 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002622:	4b43      	ldr	r3, [pc, #268]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <HAL_RCC_OscConfig+0x176>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d001      	beq.n	800263a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e1c0      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263a:	4b3d      	ldr	r3, [pc, #244]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4939      	ldr	r1, [pc, #228]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800264e:	e03a      	b.n	80026c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d020      	beq.n	800269a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_RCC_OscConfig+0x270>)
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265e:	f7fe ffff 	bl	8001660 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002666:	f7fe fffb 	bl	8001660 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e1a1      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002678:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002684:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4927      	ldr	r1, [pc, #156]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002694:	4313      	orrs	r3, r2
 8002696:	600b      	str	r3, [r1, #0]
 8002698:	e015      	b.n	80026c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800269a:	4b26      	ldr	r3, [pc, #152]	; (8002734 <HAL_RCC_OscConfig+0x270>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7fe ffde 	bl	8001660 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a8:	f7fe ffda 	bl	8001660 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e180      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ba:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f0      	bne.n	80026a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d03a      	beq.n	8002748 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d019      	beq.n	800270e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026da:	4b17      	ldr	r3, [pc, #92]	; (8002738 <HAL_RCC_OscConfig+0x274>)
 80026dc:	2201      	movs	r2, #1
 80026de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e0:	f7fe ffbe 	bl	8001660 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e8:	f7fe ffba 	bl	8001660 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e160      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fa:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d0f0      	beq.n	80026e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002706:	2001      	movs	r0, #1
 8002708:	f000 faba 	bl	8002c80 <RCC_Delay>
 800270c:	e01c      	b.n	8002748 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <HAL_RCC_OscConfig+0x274>)
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002714:	f7fe ffa4 	bl	8001660 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800271a:	e00f      	b.n	800273c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800271c:	f7fe ffa0 	bl	8001660 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d908      	bls.n	800273c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e146      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	42420000 	.word	0x42420000
 8002738:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273c:	4b92      	ldr	r3, [pc, #584]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e9      	bne.n	800271c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80a6 	beq.w	80028a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800275a:	4b8b      	ldr	r3, [pc, #556]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10d      	bne.n	8002782 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	4b88      	ldr	r3, [pc, #544]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	4a87      	ldr	r2, [pc, #540]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800276c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002770:	61d3      	str	r3, [r2, #28]
 8002772:	4b85      	ldr	r3, [pc, #532]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	60bb      	str	r3, [r7, #8]
 800277c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800277e:	2301      	movs	r3, #1
 8002780:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002782:	4b82      	ldr	r3, [pc, #520]	; (800298c <HAL_RCC_OscConfig+0x4c8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d118      	bne.n	80027c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800278e:	4b7f      	ldr	r3, [pc, #508]	; (800298c <HAL_RCC_OscConfig+0x4c8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a7e      	ldr	r2, [pc, #504]	; (800298c <HAL_RCC_OscConfig+0x4c8>)
 8002794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800279a:	f7fe ff61 	bl	8001660 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027a2:	f7fe ff5d 	bl	8001660 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b64      	cmp	r3, #100	; 0x64
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e103      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	4b75      	ldr	r3, [pc, #468]	; (800298c <HAL_RCC_OscConfig+0x4c8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d106      	bne.n	80027d6 <HAL_RCC_OscConfig+0x312>
 80027c8:	4b6f      	ldr	r3, [pc, #444]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a6e      	ldr	r2, [pc, #440]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	6213      	str	r3, [r2, #32]
 80027d4:	e02d      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x334>
 80027de:	4b6a      	ldr	r3, [pc, #424]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	4a69      	ldr	r2, [pc, #420]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6213      	str	r3, [r2, #32]
 80027ea:	4b67      	ldr	r3, [pc, #412]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	4a66      	ldr	r2, [pc, #408]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	6213      	str	r3, [r2, #32]
 80027f6:	e01c      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d10c      	bne.n	800281a <HAL_RCC_OscConfig+0x356>
 8002800:	4b61      	ldr	r3, [pc, #388]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	4a60      	ldr	r2, [pc, #384]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002806:	f043 0304 	orr.w	r3, r3, #4
 800280a:	6213      	str	r3, [r2, #32]
 800280c:	4b5e      	ldr	r3, [pc, #376]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	4a5d      	ldr	r2, [pc, #372]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6213      	str	r3, [r2, #32]
 8002818:	e00b      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 800281a:	4b5b      	ldr	r3, [pc, #364]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	4a5a      	ldr	r2, [pc, #360]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6213      	str	r3, [r2, #32]
 8002826:	4b58      	ldr	r3, [pc, #352]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	4a57      	ldr	r2, [pc, #348]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800282c:	f023 0304 	bic.w	r3, r3, #4
 8002830:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d015      	beq.n	8002866 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283a:	f7fe ff11 	bl	8001660 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002840:	e00a      	b.n	8002858 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f7fe ff0d 	bl	8001660 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e0b1      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002858:	4b4b      	ldr	r3, [pc, #300]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0ee      	beq.n	8002842 <HAL_RCC_OscConfig+0x37e>
 8002864:	e014      	b.n	8002890 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002866:	f7fe fefb 	bl	8001660 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286c:	e00a      	b.n	8002884 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7fe fef7 	bl	8001660 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	f241 3288 	movw	r2, #5000	; 0x1388
 800287c:	4293      	cmp	r3, r2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e09b      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002884:	4b40      	ldr	r3, [pc, #256]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ee      	bne.n	800286e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002890:	7dfb      	ldrb	r3, [r7, #23]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d105      	bne.n	80028a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002896:	4b3c      	ldr	r3, [pc, #240]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	4a3b      	ldr	r2, [pc, #236]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800289c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8087 	beq.w	80029ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ac:	4b36      	ldr	r3, [pc, #216]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d061      	beq.n	800297c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d146      	bne.n	800294e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c0:	4b33      	ldr	r3, [pc, #204]	; (8002990 <HAL_RCC_OscConfig+0x4cc>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7fe fecb 	bl	8001660 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ce:	f7fe fec7 	bl	8001660 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e06d      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e0:	4b29      	ldr	r3, [pc, #164]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1f0      	bne.n	80028ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f4:	d108      	bne.n	8002908 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028f6:	4b24      	ldr	r3, [pc, #144]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	4921      	ldr	r1, [pc, #132]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002908:	4b1f      	ldr	r3, [pc, #124]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a19      	ldr	r1, [r3, #32]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	430b      	orrs	r3, r1
 800291a:	491b      	ldr	r1, [pc, #108]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 800291c:	4313      	orrs	r3, r2
 800291e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_RCC_OscConfig+0x4cc>)
 8002922:	2201      	movs	r2, #1
 8002924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7fe fe9b 	bl	8001660 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292e:	f7fe fe97 	bl	8001660 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e03d      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002940:	4b11      	ldr	r3, [pc, #68]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0f0      	beq.n	800292e <HAL_RCC_OscConfig+0x46a>
 800294c:	e035      	b.n	80029ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294e:	4b10      	ldr	r3, [pc, #64]	; (8002990 <HAL_RCC_OscConfig+0x4cc>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe fe84 	bl	8001660 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800295c:	f7fe fe80 	bl	8001660 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e026      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800296e:	4b06      	ldr	r3, [pc, #24]	; (8002988 <HAL_RCC_OscConfig+0x4c4>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x498>
 800297a:	e01e      	b.n	80029ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d107      	bne.n	8002994 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e019      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
 8002988:	40021000 	.word	0x40021000
 800298c:	40007000 	.word	0x40007000
 8002990:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002994:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <HAL_RCC_OscConfig+0x500>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d106      	bne.n	80029b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d001      	beq.n	80029ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40021000 	.word	0x40021000

080029c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d101      	bne.n	80029dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e0d0      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029dc:	4b6a      	ldr	r3, [pc, #424]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	683a      	ldr	r2, [r7, #0]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d910      	bls.n	8002a0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ea:	4b67      	ldr	r3, [pc, #412]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 0207 	bic.w	r2, r3, #7
 80029f2:	4965      	ldr	r1, [pc, #404]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fa:	4b63      	ldr	r3, [pc, #396]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d001      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e0b8      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d020      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0304 	and.w	r3, r3, #4
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d005      	beq.n	8002a30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a24:	4b59      	ldr	r3, [pc, #356]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	4a58      	ldr	r2, [pc, #352]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a3c:	4b53      	ldr	r3, [pc, #332]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	4a52      	ldr	r2, [pc, #328]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a48:	4b50      	ldr	r3, [pc, #320]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	494d      	ldr	r1, [pc, #308]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d040      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d107      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6e:	4b47      	ldr	r3, [pc, #284]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d115      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e07f      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d107      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a86:	4b41      	ldr	r3, [pc, #260]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e073      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a96:	4b3d      	ldr	r3, [pc, #244]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e06b      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aa6:	4b39      	ldr	r3, [pc, #228]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f023 0203 	bic.w	r2, r3, #3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	4936      	ldr	r1, [pc, #216]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ab8:	f7fe fdd2 	bl	8001660 <HAL_GetTick>
 8002abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002abe:	e00a      	b.n	8002ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac0:	f7fe fdce 	bl	8001660 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d901      	bls.n	8002ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e053      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad6:	4b2d      	ldr	r3, [pc, #180]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 020c 	and.w	r2, r3, #12
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d1eb      	bne.n	8002ac0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ae8:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d210      	bcs.n	8002b18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f023 0207 	bic.w	r2, r3, #7
 8002afe:	4922      	ldr	r1, [pc, #136]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b06:	4b20      	ldr	r3, [pc, #128]	; (8002b88 <HAL_RCC_ClockConfig+0x1c0>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d001      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e032      	b.n	8002b7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d008      	beq.n	8002b36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b24:	4b19      	ldr	r3, [pc, #100]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	4916      	ldr	r1, [pc, #88]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0308 	and.w	r3, r3, #8
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d009      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b42:	4b12      	ldr	r3, [pc, #72]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	490e      	ldr	r1, [pc, #56]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b56:	f000 f821 	bl	8002b9c <HAL_RCC_GetSysClockFreq>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	4b0b      	ldr	r3, [pc, #44]	; (8002b8c <HAL_RCC_ClockConfig+0x1c4>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	091b      	lsrs	r3, r3, #4
 8002b62:	f003 030f 	and.w	r3, r3, #15
 8002b66:	490a      	ldr	r1, [pc, #40]	; (8002b90 <HAL_RCC_ClockConfig+0x1c8>)
 8002b68:	5ccb      	ldrb	r3, [r1, r3]
 8002b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6e:	4a09      	ldr	r2, [pc, #36]	; (8002b94 <HAL_RCC_ClockConfig+0x1cc>)
 8002b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b72:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <HAL_RCC_ClockConfig+0x1d0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe fd30 	bl	80015dc <HAL_InitTick>

  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	40022000 	.word	0x40022000
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	08005b74 	.word	0x08005b74
 8002b94:	20000000 	.word	0x20000000
 8002b98:	20000004 	.word	0x20000004

08002b9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b087      	sub	sp, #28
 8002ba0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	2300      	movs	r3, #0
 8002bb0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bb6:	4b1e      	ldr	r3, [pc, #120]	; (8002c30 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f003 030c 	and.w	r3, r3, #12
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d002      	beq.n	8002bcc <HAL_RCC_GetSysClockFreq+0x30>
 8002bc6:	2b08      	cmp	r3, #8
 8002bc8:	d003      	beq.n	8002bd2 <HAL_RCC_GetSysClockFreq+0x36>
 8002bca:	e027      	b.n	8002c1c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bcc:	4b19      	ldr	r3, [pc, #100]	; (8002c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bce:	613b      	str	r3, [r7, #16]
      break;
 8002bd0:	e027      	b.n	8002c22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	0c9b      	lsrs	r3, r3, #18
 8002bd6:	f003 030f 	and.w	r3, r3, #15
 8002bda:	4a17      	ldr	r2, [pc, #92]	; (8002c38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bdc:	5cd3      	ldrb	r3, [r2, r3]
 8002bde:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d010      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	0c5b      	lsrs	r3, r3, #17
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	4a11      	ldr	r2, [pc, #68]	; (8002c3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002bf6:	5cd3      	ldrb	r3, [r2, r3]
 8002bf8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	; (8002c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002bfe:	fb03 f202 	mul.w	r2, r3, r2
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c08:	617b      	str	r3, [r7, #20]
 8002c0a:	e004      	b.n	8002c16 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a0c      	ldr	r2, [pc, #48]	; (8002c40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c10:	fb02 f303 	mul.w	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	613b      	str	r3, [r7, #16]
      break;
 8002c1a:	e002      	b.n	8002c22 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c1c:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c1e:	613b      	str	r3, [r7, #16]
      break;
 8002c20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c22:	693b      	ldr	r3, [r7, #16]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	371c      	adds	r7, #28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40021000 	.word	0x40021000
 8002c34:	007a1200 	.word	0x007a1200
 8002c38:	08005b8c 	.word	0x08005b8c
 8002c3c:	08005b9c 	.word	0x08005b9c
 8002c40:	003d0900 	.word	0x003d0900

08002c44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	20000000 	.word	0x20000000

08002c58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c5c:	f7ff fff2 	bl	8002c44 <HAL_RCC_GetHCLKFreq>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	0a1b      	lsrs	r3, r3, #8
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	4903      	ldr	r1, [pc, #12]	; (8002c7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c6e:	5ccb      	ldrb	r3, [r1, r3]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	08005b84 	.word	0x08005b84

08002c80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c88:	4b0a      	ldr	r3, [pc, #40]	; (8002cb4 <RCC_Delay+0x34>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	; (8002cb8 <RCC_Delay+0x38>)
 8002c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c92:	0a5b      	lsrs	r3, r3, #9
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	fb02 f303 	mul.w	r3, r2, r3
 8002c9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c9c:	bf00      	nop
  }
  while (Delay --);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1e5a      	subs	r2, r3, #1
 8002ca2:	60fa      	str	r2, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1f9      	bne.n	8002c9c <RCC_Delay+0x1c>
}
 8002ca8:	bf00      	nop
 8002caa:	bf00      	nop
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	20000000 	.word	0x20000000
 8002cb8:	10624dd3 	.word	0x10624dd3

08002cbc <__errno>:
 8002cbc:	4b01      	ldr	r3, [pc, #4]	; (8002cc4 <__errno+0x8>)
 8002cbe:	6818      	ldr	r0, [r3, #0]
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	2000000c 	.word	0x2000000c

08002cc8 <__libc_init_array>:
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	2600      	movs	r6, #0
 8002ccc:	4d0c      	ldr	r5, [pc, #48]	; (8002d00 <__libc_init_array+0x38>)
 8002cce:	4c0d      	ldr	r4, [pc, #52]	; (8002d04 <__libc_init_array+0x3c>)
 8002cd0:	1b64      	subs	r4, r4, r5
 8002cd2:	10a4      	asrs	r4, r4, #2
 8002cd4:	42a6      	cmp	r6, r4
 8002cd6:	d109      	bne.n	8002cec <__libc_init_array+0x24>
 8002cd8:	f002 fefa 	bl	8005ad0 <_init>
 8002cdc:	2600      	movs	r6, #0
 8002cde:	4d0a      	ldr	r5, [pc, #40]	; (8002d08 <__libc_init_array+0x40>)
 8002ce0:	4c0a      	ldr	r4, [pc, #40]	; (8002d0c <__libc_init_array+0x44>)
 8002ce2:	1b64      	subs	r4, r4, r5
 8002ce4:	10a4      	asrs	r4, r4, #2
 8002ce6:	42a6      	cmp	r6, r4
 8002ce8:	d105      	bne.n	8002cf6 <__libc_init_array+0x2e>
 8002cea:	bd70      	pop	{r4, r5, r6, pc}
 8002cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cf0:	4798      	blx	r3
 8002cf2:	3601      	adds	r6, #1
 8002cf4:	e7ee      	b.n	8002cd4 <__libc_init_array+0xc>
 8002cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cfa:	4798      	blx	r3
 8002cfc:	3601      	adds	r6, #1
 8002cfe:	e7f2      	b.n	8002ce6 <__libc_init_array+0x1e>
 8002d00:	08005f7c 	.word	0x08005f7c
 8002d04:	08005f7c 	.word	0x08005f7c
 8002d08:	08005f7c 	.word	0x08005f7c
 8002d0c:	08005f80 	.word	0x08005f80

08002d10 <memset>:
 8002d10:	4603      	mov	r3, r0
 8002d12:	4402      	add	r2, r0
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d100      	bne.n	8002d1a <memset+0xa>
 8002d18:	4770      	bx	lr
 8002d1a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d1e:	e7f9      	b.n	8002d14 <memset+0x4>

08002d20 <__cvt>:
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d26:	461f      	mov	r7, r3
 8002d28:	bfbb      	ittet	lt
 8002d2a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8002d2e:	461f      	movlt	r7, r3
 8002d30:	2300      	movge	r3, #0
 8002d32:	232d      	movlt	r3, #45	; 0x2d
 8002d34:	b088      	sub	sp, #32
 8002d36:	4614      	mov	r4, r2
 8002d38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8002d3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8002d3c:	7013      	strb	r3, [r2, #0]
 8002d3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002d40:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8002d44:	f023 0820 	bic.w	r8, r3, #32
 8002d48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002d4c:	d005      	beq.n	8002d5a <__cvt+0x3a>
 8002d4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002d52:	d100      	bne.n	8002d56 <__cvt+0x36>
 8002d54:	3501      	adds	r5, #1
 8002d56:	2302      	movs	r3, #2
 8002d58:	e000      	b.n	8002d5c <__cvt+0x3c>
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	aa07      	add	r2, sp, #28
 8002d5e:	9204      	str	r2, [sp, #16]
 8002d60:	aa06      	add	r2, sp, #24
 8002d62:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002d66:	e9cd 3500 	strd	r3, r5, [sp]
 8002d6a:	4622      	mov	r2, r4
 8002d6c:	463b      	mov	r3, r7
 8002d6e:	f000 fce3 	bl	8003738 <_dtoa_r>
 8002d72:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002d76:	4606      	mov	r6, r0
 8002d78:	d102      	bne.n	8002d80 <__cvt+0x60>
 8002d7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002d7c:	07db      	lsls	r3, r3, #31
 8002d7e:	d522      	bpl.n	8002dc6 <__cvt+0xa6>
 8002d80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002d84:	eb06 0905 	add.w	r9, r6, r5
 8002d88:	d110      	bne.n	8002dac <__cvt+0x8c>
 8002d8a:	7833      	ldrb	r3, [r6, #0]
 8002d8c:	2b30      	cmp	r3, #48	; 0x30
 8002d8e:	d10a      	bne.n	8002da6 <__cvt+0x86>
 8002d90:	2200      	movs	r2, #0
 8002d92:	2300      	movs	r3, #0
 8002d94:	4620      	mov	r0, r4
 8002d96:	4639      	mov	r1, r7
 8002d98:	f7fd fe06 	bl	80009a8 <__aeabi_dcmpeq>
 8002d9c:	b918      	cbnz	r0, 8002da6 <__cvt+0x86>
 8002d9e:	f1c5 0501 	rsb	r5, r5, #1
 8002da2:	f8ca 5000 	str.w	r5, [sl]
 8002da6:	f8da 3000 	ldr.w	r3, [sl]
 8002daa:	4499      	add	r9, r3
 8002dac:	2200      	movs	r2, #0
 8002dae:	2300      	movs	r3, #0
 8002db0:	4620      	mov	r0, r4
 8002db2:	4639      	mov	r1, r7
 8002db4:	f7fd fdf8 	bl	80009a8 <__aeabi_dcmpeq>
 8002db8:	b108      	cbz	r0, 8002dbe <__cvt+0x9e>
 8002dba:	f8cd 901c 	str.w	r9, [sp, #28]
 8002dbe:	2230      	movs	r2, #48	; 0x30
 8002dc0:	9b07      	ldr	r3, [sp, #28]
 8002dc2:	454b      	cmp	r3, r9
 8002dc4:	d307      	bcc.n	8002dd6 <__cvt+0xb6>
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	9b07      	ldr	r3, [sp, #28]
 8002dca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002dcc:	1b9b      	subs	r3, r3, r6
 8002dce:	6013      	str	r3, [r2, #0]
 8002dd0:	b008      	add	sp, #32
 8002dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dd6:	1c59      	adds	r1, r3, #1
 8002dd8:	9107      	str	r1, [sp, #28]
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e7f0      	b.n	8002dc0 <__cvt+0xa0>

08002dde <__exponent>:
 8002dde:	4603      	mov	r3, r0
 8002de0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002de2:	2900      	cmp	r1, #0
 8002de4:	f803 2b02 	strb.w	r2, [r3], #2
 8002de8:	bfb6      	itet	lt
 8002dea:	222d      	movlt	r2, #45	; 0x2d
 8002dec:	222b      	movge	r2, #43	; 0x2b
 8002dee:	4249      	neglt	r1, r1
 8002df0:	2909      	cmp	r1, #9
 8002df2:	7042      	strb	r2, [r0, #1]
 8002df4:	dd2b      	ble.n	8002e4e <__exponent+0x70>
 8002df6:	f10d 0407 	add.w	r4, sp, #7
 8002dfa:	46a4      	mov	ip, r4
 8002dfc:	270a      	movs	r7, #10
 8002dfe:	fb91 f6f7 	sdiv	r6, r1, r7
 8002e02:	460a      	mov	r2, r1
 8002e04:	46a6      	mov	lr, r4
 8002e06:	fb07 1516 	mls	r5, r7, r6, r1
 8002e0a:	2a63      	cmp	r2, #99	; 0x63
 8002e0c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8002e10:	4631      	mov	r1, r6
 8002e12:	f104 34ff 	add.w	r4, r4, #4294967295
 8002e16:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002e1a:	dcf0      	bgt.n	8002dfe <__exponent+0x20>
 8002e1c:	3130      	adds	r1, #48	; 0x30
 8002e1e:	f1ae 0502 	sub.w	r5, lr, #2
 8002e22:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002e26:	4629      	mov	r1, r5
 8002e28:	1c44      	adds	r4, r0, #1
 8002e2a:	4561      	cmp	r1, ip
 8002e2c:	d30a      	bcc.n	8002e44 <__exponent+0x66>
 8002e2e:	f10d 0209 	add.w	r2, sp, #9
 8002e32:	eba2 020e 	sub.w	r2, r2, lr
 8002e36:	4565      	cmp	r5, ip
 8002e38:	bf88      	it	hi
 8002e3a:	2200      	movhi	r2, #0
 8002e3c:	4413      	add	r3, r2
 8002e3e:	1a18      	subs	r0, r3, r0
 8002e40:	b003      	add	sp, #12
 8002e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e44:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e48:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002e4c:	e7ed      	b.n	8002e2a <__exponent+0x4c>
 8002e4e:	2330      	movs	r3, #48	; 0x30
 8002e50:	3130      	adds	r1, #48	; 0x30
 8002e52:	7083      	strb	r3, [r0, #2]
 8002e54:	70c1      	strb	r1, [r0, #3]
 8002e56:	1d03      	adds	r3, r0, #4
 8002e58:	e7f1      	b.n	8002e3e <__exponent+0x60>
	...

08002e5c <_printf_float>:
 8002e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e60:	b091      	sub	sp, #68	; 0x44
 8002e62:	460c      	mov	r4, r1
 8002e64:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002e68:	4616      	mov	r6, r2
 8002e6a:	461f      	mov	r7, r3
 8002e6c:	4605      	mov	r5, r0
 8002e6e:	f001 fa51 	bl	8004314 <_localeconv_r>
 8002e72:	6803      	ldr	r3, [r0, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	9309      	str	r3, [sp, #36]	; 0x24
 8002e78:	f7fd f96a 	bl	8000150 <strlen>
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	930e      	str	r3, [sp, #56]	; 0x38
 8002e80:	f8d8 3000 	ldr.w	r3, [r8]
 8002e84:	900a      	str	r0, [sp, #40]	; 0x28
 8002e86:	3307      	adds	r3, #7
 8002e88:	f023 0307 	bic.w	r3, r3, #7
 8002e8c:	f103 0208 	add.w	r2, r3, #8
 8002e90:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002e94:	f8d4 b000 	ldr.w	fp, [r4]
 8002e98:	f8c8 2000 	str.w	r2, [r8]
 8002e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002ea4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8002ea8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8002eac:	930b      	str	r3, [sp, #44]	; 0x2c
 8002eae:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb2:	4640      	mov	r0, r8
 8002eb4:	4b9c      	ldr	r3, [pc, #624]	; (8003128 <_printf_float+0x2cc>)
 8002eb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002eb8:	f7fd fda8 	bl	8000a0c <__aeabi_dcmpun>
 8002ebc:	bb70      	cbnz	r0, 8002f1c <_printf_float+0xc0>
 8002ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec2:	4640      	mov	r0, r8
 8002ec4:	4b98      	ldr	r3, [pc, #608]	; (8003128 <_printf_float+0x2cc>)
 8002ec6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002ec8:	f7fd fd82 	bl	80009d0 <__aeabi_dcmple>
 8002ecc:	bb30      	cbnz	r0, 8002f1c <_printf_float+0xc0>
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	4640      	mov	r0, r8
 8002ed4:	4651      	mov	r1, sl
 8002ed6:	f7fd fd71 	bl	80009bc <__aeabi_dcmplt>
 8002eda:	b110      	cbz	r0, 8002ee2 <_printf_float+0x86>
 8002edc:	232d      	movs	r3, #45	; 0x2d
 8002ede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee2:	4b92      	ldr	r3, [pc, #584]	; (800312c <_printf_float+0x2d0>)
 8002ee4:	4892      	ldr	r0, [pc, #584]	; (8003130 <_printf_float+0x2d4>)
 8002ee6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002eea:	bf94      	ite	ls
 8002eec:	4698      	movls	r8, r3
 8002eee:	4680      	movhi	r8, r0
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	f04f 0a00 	mov.w	sl, #0
 8002ef6:	6123      	str	r3, [r4, #16]
 8002ef8:	f02b 0304 	bic.w	r3, fp, #4
 8002efc:	6023      	str	r3, [r4, #0]
 8002efe:	4633      	mov	r3, r6
 8002f00:	4621      	mov	r1, r4
 8002f02:	4628      	mov	r0, r5
 8002f04:	9700      	str	r7, [sp, #0]
 8002f06:	aa0f      	add	r2, sp, #60	; 0x3c
 8002f08:	f000 f9d4 	bl	80032b4 <_printf_common>
 8002f0c:	3001      	adds	r0, #1
 8002f0e:	f040 8090 	bne.w	8003032 <_printf_float+0x1d6>
 8002f12:	f04f 30ff 	mov.w	r0, #4294967295
 8002f16:	b011      	add	sp, #68	; 0x44
 8002f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f1c:	4642      	mov	r2, r8
 8002f1e:	4653      	mov	r3, sl
 8002f20:	4640      	mov	r0, r8
 8002f22:	4651      	mov	r1, sl
 8002f24:	f7fd fd72 	bl	8000a0c <__aeabi_dcmpun>
 8002f28:	b148      	cbz	r0, 8002f3e <_printf_float+0xe2>
 8002f2a:	f1ba 0f00 	cmp.w	sl, #0
 8002f2e:	bfb8      	it	lt
 8002f30:	232d      	movlt	r3, #45	; 0x2d
 8002f32:	4880      	ldr	r0, [pc, #512]	; (8003134 <_printf_float+0x2d8>)
 8002f34:	bfb8      	it	lt
 8002f36:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002f3a:	4b7f      	ldr	r3, [pc, #508]	; (8003138 <_printf_float+0x2dc>)
 8002f3c:	e7d3      	b.n	8002ee6 <_printf_float+0x8a>
 8002f3e:	6863      	ldr	r3, [r4, #4]
 8002f40:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	d142      	bne.n	8002fce <_printf_float+0x172>
 8002f48:	2306      	movs	r3, #6
 8002f4a:	6063      	str	r3, [r4, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	9206      	str	r2, [sp, #24]
 8002f50:	aa0e      	add	r2, sp, #56	; 0x38
 8002f52:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8002f56:	aa0d      	add	r2, sp, #52	; 0x34
 8002f58:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8002f5c:	9203      	str	r2, [sp, #12]
 8002f5e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8002f62:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002f66:	6023      	str	r3, [r4, #0]
 8002f68:	6863      	ldr	r3, [r4, #4]
 8002f6a:	4642      	mov	r2, r8
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	4628      	mov	r0, r5
 8002f70:	4653      	mov	r3, sl
 8002f72:	910b      	str	r1, [sp, #44]	; 0x2c
 8002f74:	f7ff fed4 	bl	8002d20 <__cvt>
 8002f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002f7a:	4680      	mov	r8, r0
 8002f7c:	2947      	cmp	r1, #71	; 0x47
 8002f7e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8002f80:	d108      	bne.n	8002f94 <_printf_float+0x138>
 8002f82:	1cc8      	adds	r0, r1, #3
 8002f84:	db02      	blt.n	8002f8c <_printf_float+0x130>
 8002f86:	6863      	ldr	r3, [r4, #4]
 8002f88:	4299      	cmp	r1, r3
 8002f8a:	dd40      	ble.n	800300e <_printf_float+0x1b2>
 8002f8c:	f1a9 0902 	sub.w	r9, r9, #2
 8002f90:	fa5f f989 	uxtb.w	r9, r9
 8002f94:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002f98:	d81f      	bhi.n	8002fda <_printf_float+0x17e>
 8002f9a:	464a      	mov	r2, r9
 8002f9c:	3901      	subs	r1, #1
 8002f9e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002fa2:	910d      	str	r1, [sp, #52]	; 0x34
 8002fa4:	f7ff ff1b 	bl	8002dde <__exponent>
 8002fa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002faa:	4682      	mov	sl, r0
 8002fac:	1813      	adds	r3, r2, r0
 8002fae:	2a01      	cmp	r2, #1
 8002fb0:	6123      	str	r3, [r4, #16]
 8002fb2:	dc02      	bgt.n	8002fba <_printf_float+0x15e>
 8002fb4:	6822      	ldr	r2, [r4, #0]
 8002fb6:	07d2      	lsls	r2, r2, #31
 8002fb8:	d501      	bpl.n	8002fbe <_printf_float+0x162>
 8002fba:	3301      	adds	r3, #1
 8002fbc:	6123      	str	r3, [r4, #16]
 8002fbe:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d09b      	beq.n	8002efe <_printf_float+0xa2>
 8002fc6:	232d      	movs	r3, #45	; 0x2d
 8002fc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002fcc:	e797      	b.n	8002efe <_printf_float+0xa2>
 8002fce:	2947      	cmp	r1, #71	; 0x47
 8002fd0:	d1bc      	bne.n	8002f4c <_printf_float+0xf0>
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1ba      	bne.n	8002f4c <_printf_float+0xf0>
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e7b7      	b.n	8002f4a <_printf_float+0xee>
 8002fda:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8002fde:	d118      	bne.n	8003012 <_printf_float+0x1b6>
 8002fe0:	2900      	cmp	r1, #0
 8002fe2:	6863      	ldr	r3, [r4, #4]
 8002fe4:	dd0b      	ble.n	8002ffe <_printf_float+0x1a2>
 8002fe6:	6121      	str	r1, [r4, #16]
 8002fe8:	b913      	cbnz	r3, 8002ff0 <_printf_float+0x194>
 8002fea:	6822      	ldr	r2, [r4, #0]
 8002fec:	07d0      	lsls	r0, r2, #31
 8002fee:	d502      	bpl.n	8002ff6 <_printf_float+0x19a>
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	440b      	add	r3, r1
 8002ff4:	6123      	str	r3, [r4, #16]
 8002ff6:	f04f 0a00 	mov.w	sl, #0
 8002ffa:	65a1      	str	r1, [r4, #88]	; 0x58
 8002ffc:	e7df      	b.n	8002fbe <_printf_float+0x162>
 8002ffe:	b913      	cbnz	r3, 8003006 <_printf_float+0x1aa>
 8003000:	6822      	ldr	r2, [r4, #0]
 8003002:	07d2      	lsls	r2, r2, #31
 8003004:	d501      	bpl.n	800300a <_printf_float+0x1ae>
 8003006:	3302      	adds	r3, #2
 8003008:	e7f4      	b.n	8002ff4 <_printf_float+0x198>
 800300a:	2301      	movs	r3, #1
 800300c:	e7f2      	b.n	8002ff4 <_printf_float+0x198>
 800300e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003014:	4299      	cmp	r1, r3
 8003016:	db05      	blt.n	8003024 <_printf_float+0x1c8>
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	6121      	str	r1, [r4, #16]
 800301c:	07d8      	lsls	r0, r3, #31
 800301e:	d5ea      	bpl.n	8002ff6 <_printf_float+0x19a>
 8003020:	1c4b      	adds	r3, r1, #1
 8003022:	e7e7      	b.n	8002ff4 <_printf_float+0x198>
 8003024:	2900      	cmp	r1, #0
 8003026:	bfcc      	ite	gt
 8003028:	2201      	movgt	r2, #1
 800302a:	f1c1 0202 	rsble	r2, r1, #2
 800302e:	4413      	add	r3, r2
 8003030:	e7e0      	b.n	8002ff4 <_printf_float+0x198>
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	055a      	lsls	r2, r3, #21
 8003036:	d407      	bmi.n	8003048 <_printf_float+0x1ec>
 8003038:	6923      	ldr	r3, [r4, #16]
 800303a:	4642      	mov	r2, r8
 800303c:	4631      	mov	r1, r6
 800303e:	4628      	mov	r0, r5
 8003040:	47b8      	blx	r7
 8003042:	3001      	adds	r0, #1
 8003044:	d12b      	bne.n	800309e <_printf_float+0x242>
 8003046:	e764      	b.n	8002f12 <_printf_float+0xb6>
 8003048:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800304c:	f240 80dd 	bls.w	800320a <_printf_float+0x3ae>
 8003050:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003054:	2200      	movs	r2, #0
 8003056:	2300      	movs	r3, #0
 8003058:	f7fd fca6 	bl	80009a8 <__aeabi_dcmpeq>
 800305c:	2800      	cmp	r0, #0
 800305e:	d033      	beq.n	80030c8 <_printf_float+0x26c>
 8003060:	2301      	movs	r3, #1
 8003062:	4631      	mov	r1, r6
 8003064:	4628      	mov	r0, r5
 8003066:	4a35      	ldr	r2, [pc, #212]	; (800313c <_printf_float+0x2e0>)
 8003068:	47b8      	blx	r7
 800306a:	3001      	adds	r0, #1
 800306c:	f43f af51 	beq.w	8002f12 <_printf_float+0xb6>
 8003070:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003074:	429a      	cmp	r2, r3
 8003076:	db02      	blt.n	800307e <_printf_float+0x222>
 8003078:	6823      	ldr	r3, [r4, #0]
 800307a:	07d8      	lsls	r0, r3, #31
 800307c:	d50f      	bpl.n	800309e <_printf_float+0x242>
 800307e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003082:	4631      	mov	r1, r6
 8003084:	4628      	mov	r0, r5
 8003086:	47b8      	blx	r7
 8003088:	3001      	adds	r0, #1
 800308a:	f43f af42 	beq.w	8002f12 <_printf_float+0xb6>
 800308e:	f04f 0800 	mov.w	r8, #0
 8003092:	f104 091a 	add.w	r9, r4, #26
 8003096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003098:	3b01      	subs	r3, #1
 800309a:	4543      	cmp	r3, r8
 800309c:	dc09      	bgt.n	80030b2 <_printf_float+0x256>
 800309e:	6823      	ldr	r3, [r4, #0]
 80030a0:	079b      	lsls	r3, r3, #30
 80030a2:	f100 8102 	bmi.w	80032aa <_printf_float+0x44e>
 80030a6:	68e0      	ldr	r0, [r4, #12]
 80030a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80030aa:	4298      	cmp	r0, r3
 80030ac:	bfb8      	it	lt
 80030ae:	4618      	movlt	r0, r3
 80030b0:	e731      	b.n	8002f16 <_printf_float+0xba>
 80030b2:	2301      	movs	r3, #1
 80030b4:	464a      	mov	r2, r9
 80030b6:	4631      	mov	r1, r6
 80030b8:	4628      	mov	r0, r5
 80030ba:	47b8      	blx	r7
 80030bc:	3001      	adds	r0, #1
 80030be:	f43f af28 	beq.w	8002f12 <_printf_float+0xb6>
 80030c2:	f108 0801 	add.w	r8, r8, #1
 80030c6:	e7e6      	b.n	8003096 <_printf_float+0x23a>
 80030c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	dc38      	bgt.n	8003140 <_printf_float+0x2e4>
 80030ce:	2301      	movs	r3, #1
 80030d0:	4631      	mov	r1, r6
 80030d2:	4628      	mov	r0, r5
 80030d4:	4a19      	ldr	r2, [pc, #100]	; (800313c <_printf_float+0x2e0>)
 80030d6:	47b8      	blx	r7
 80030d8:	3001      	adds	r0, #1
 80030da:	f43f af1a 	beq.w	8002f12 <_printf_float+0xb6>
 80030de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80030e2:	4313      	orrs	r3, r2
 80030e4:	d102      	bne.n	80030ec <_printf_float+0x290>
 80030e6:	6823      	ldr	r3, [r4, #0]
 80030e8:	07d9      	lsls	r1, r3, #31
 80030ea:	d5d8      	bpl.n	800309e <_printf_float+0x242>
 80030ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80030f0:	4631      	mov	r1, r6
 80030f2:	4628      	mov	r0, r5
 80030f4:	47b8      	blx	r7
 80030f6:	3001      	adds	r0, #1
 80030f8:	f43f af0b 	beq.w	8002f12 <_printf_float+0xb6>
 80030fc:	f04f 0900 	mov.w	r9, #0
 8003100:	f104 0a1a 	add.w	sl, r4, #26
 8003104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003106:	425b      	negs	r3, r3
 8003108:	454b      	cmp	r3, r9
 800310a:	dc01      	bgt.n	8003110 <_printf_float+0x2b4>
 800310c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800310e:	e794      	b.n	800303a <_printf_float+0x1de>
 8003110:	2301      	movs	r3, #1
 8003112:	4652      	mov	r2, sl
 8003114:	4631      	mov	r1, r6
 8003116:	4628      	mov	r0, r5
 8003118:	47b8      	blx	r7
 800311a:	3001      	adds	r0, #1
 800311c:	f43f aef9 	beq.w	8002f12 <_printf_float+0xb6>
 8003120:	f109 0901 	add.w	r9, r9, #1
 8003124:	e7ee      	b.n	8003104 <_printf_float+0x2a8>
 8003126:	bf00      	nop
 8003128:	7fefffff 	.word	0x7fefffff
 800312c:	08005ba4 	.word	0x08005ba4
 8003130:	08005ba8 	.word	0x08005ba8
 8003134:	08005bb0 	.word	0x08005bb0
 8003138:	08005bac 	.word	0x08005bac
 800313c:	08005bb4 	.word	0x08005bb4
 8003140:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003142:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003144:	429a      	cmp	r2, r3
 8003146:	bfa8      	it	ge
 8003148:	461a      	movge	r2, r3
 800314a:	2a00      	cmp	r2, #0
 800314c:	4691      	mov	r9, r2
 800314e:	dc37      	bgt.n	80031c0 <_printf_float+0x364>
 8003150:	f04f 0b00 	mov.w	fp, #0
 8003154:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003158:	f104 021a 	add.w	r2, r4, #26
 800315c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003160:	ebaa 0309 	sub.w	r3, sl, r9
 8003164:	455b      	cmp	r3, fp
 8003166:	dc33      	bgt.n	80031d0 <_printf_float+0x374>
 8003168:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800316c:	429a      	cmp	r2, r3
 800316e:	db3b      	blt.n	80031e8 <_printf_float+0x38c>
 8003170:	6823      	ldr	r3, [r4, #0]
 8003172:	07da      	lsls	r2, r3, #31
 8003174:	d438      	bmi.n	80031e8 <_printf_float+0x38c>
 8003176:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003178:	990d      	ldr	r1, [sp, #52]	; 0x34
 800317a:	eba3 020a 	sub.w	r2, r3, sl
 800317e:	eba3 0901 	sub.w	r9, r3, r1
 8003182:	4591      	cmp	r9, r2
 8003184:	bfa8      	it	ge
 8003186:	4691      	movge	r9, r2
 8003188:	f1b9 0f00 	cmp.w	r9, #0
 800318c:	dc34      	bgt.n	80031f8 <_printf_float+0x39c>
 800318e:	f04f 0800 	mov.w	r8, #0
 8003192:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003196:	f104 0a1a 	add.w	sl, r4, #26
 800319a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	eba3 0309 	sub.w	r3, r3, r9
 80031a4:	4543      	cmp	r3, r8
 80031a6:	f77f af7a 	ble.w	800309e <_printf_float+0x242>
 80031aa:	2301      	movs	r3, #1
 80031ac:	4652      	mov	r2, sl
 80031ae:	4631      	mov	r1, r6
 80031b0:	4628      	mov	r0, r5
 80031b2:	47b8      	blx	r7
 80031b4:	3001      	adds	r0, #1
 80031b6:	f43f aeac 	beq.w	8002f12 <_printf_float+0xb6>
 80031ba:	f108 0801 	add.w	r8, r8, #1
 80031be:	e7ec      	b.n	800319a <_printf_float+0x33e>
 80031c0:	4613      	mov	r3, r2
 80031c2:	4631      	mov	r1, r6
 80031c4:	4642      	mov	r2, r8
 80031c6:	4628      	mov	r0, r5
 80031c8:	47b8      	blx	r7
 80031ca:	3001      	adds	r0, #1
 80031cc:	d1c0      	bne.n	8003150 <_printf_float+0x2f4>
 80031ce:	e6a0      	b.n	8002f12 <_printf_float+0xb6>
 80031d0:	2301      	movs	r3, #1
 80031d2:	4631      	mov	r1, r6
 80031d4:	4628      	mov	r0, r5
 80031d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80031d8:	47b8      	blx	r7
 80031da:	3001      	adds	r0, #1
 80031dc:	f43f ae99 	beq.w	8002f12 <_printf_float+0xb6>
 80031e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80031e2:	f10b 0b01 	add.w	fp, fp, #1
 80031e6:	e7b9      	b.n	800315c <_printf_float+0x300>
 80031e8:	4631      	mov	r1, r6
 80031ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80031ee:	4628      	mov	r0, r5
 80031f0:	47b8      	blx	r7
 80031f2:	3001      	adds	r0, #1
 80031f4:	d1bf      	bne.n	8003176 <_printf_float+0x31a>
 80031f6:	e68c      	b.n	8002f12 <_printf_float+0xb6>
 80031f8:	464b      	mov	r3, r9
 80031fa:	4631      	mov	r1, r6
 80031fc:	4628      	mov	r0, r5
 80031fe:	eb08 020a 	add.w	r2, r8, sl
 8003202:	47b8      	blx	r7
 8003204:	3001      	adds	r0, #1
 8003206:	d1c2      	bne.n	800318e <_printf_float+0x332>
 8003208:	e683      	b.n	8002f12 <_printf_float+0xb6>
 800320a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800320c:	2a01      	cmp	r2, #1
 800320e:	dc01      	bgt.n	8003214 <_printf_float+0x3b8>
 8003210:	07db      	lsls	r3, r3, #31
 8003212:	d537      	bpl.n	8003284 <_printf_float+0x428>
 8003214:	2301      	movs	r3, #1
 8003216:	4642      	mov	r2, r8
 8003218:	4631      	mov	r1, r6
 800321a:	4628      	mov	r0, r5
 800321c:	47b8      	blx	r7
 800321e:	3001      	adds	r0, #1
 8003220:	f43f ae77 	beq.w	8002f12 <_printf_float+0xb6>
 8003224:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003228:	4631      	mov	r1, r6
 800322a:	4628      	mov	r0, r5
 800322c:	47b8      	blx	r7
 800322e:	3001      	adds	r0, #1
 8003230:	f43f ae6f 	beq.w	8002f12 <_printf_float+0xb6>
 8003234:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003238:	2200      	movs	r2, #0
 800323a:	2300      	movs	r3, #0
 800323c:	f7fd fbb4 	bl	80009a8 <__aeabi_dcmpeq>
 8003240:	b9d8      	cbnz	r0, 800327a <_printf_float+0x41e>
 8003242:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003244:	f108 0201 	add.w	r2, r8, #1
 8003248:	3b01      	subs	r3, #1
 800324a:	4631      	mov	r1, r6
 800324c:	4628      	mov	r0, r5
 800324e:	47b8      	blx	r7
 8003250:	3001      	adds	r0, #1
 8003252:	d10e      	bne.n	8003272 <_printf_float+0x416>
 8003254:	e65d      	b.n	8002f12 <_printf_float+0xb6>
 8003256:	2301      	movs	r3, #1
 8003258:	464a      	mov	r2, r9
 800325a:	4631      	mov	r1, r6
 800325c:	4628      	mov	r0, r5
 800325e:	47b8      	blx	r7
 8003260:	3001      	adds	r0, #1
 8003262:	f43f ae56 	beq.w	8002f12 <_printf_float+0xb6>
 8003266:	f108 0801 	add.w	r8, r8, #1
 800326a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800326c:	3b01      	subs	r3, #1
 800326e:	4543      	cmp	r3, r8
 8003270:	dcf1      	bgt.n	8003256 <_printf_float+0x3fa>
 8003272:	4653      	mov	r3, sl
 8003274:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003278:	e6e0      	b.n	800303c <_printf_float+0x1e0>
 800327a:	f04f 0800 	mov.w	r8, #0
 800327e:	f104 091a 	add.w	r9, r4, #26
 8003282:	e7f2      	b.n	800326a <_printf_float+0x40e>
 8003284:	2301      	movs	r3, #1
 8003286:	4642      	mov	r2, r8
 8003288:	e7df      	b.n	800324a <_printf_float+0x3ee>
 800328a:	2301      	movs	r3, #1
 800328c:	464a      	mov	r2, r9
 800328e:	4631      	mov	r1, r6
 8003290:	4628      	mov	r0, r5
 8003292:	47b8      	blx	r7
 8003294:	3001      	adds	r0, #1
 8003296:	f43f ae3c 	beq.w	8002f12 <_printf_float+0xb6>
 800329a:	f108 0801 	add.w	r8, r8, #1
 800329e:	68e3      	ldr	r3, [r4, #12]
 80032a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80032a2:	1a5b      	subs	r3, r3, r1
 80032a4:	4543      	cmp	r3, r8
 80032a6:	dcf0      	bgt.n	800328a <_printf_float+0x42e>
 80032a8:	e6fd      	b.n	80030a6 <_printf_float+0x24a>
 80032aa:	f04f 0800 	mov.w	r8, #0
 80032ae:	f104 0919 	add.w	r9, r4, #25
 80032b2:	e7f4      	b.n	800329e <_printf_float+0x442>

080032b4 <_printf_common>:
 80032b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032b8:	4616      	mov	r6, r2
 80032ba:	4699      	mov	r9, r3
 80032bc:	688a      	ldr	r2, [r1, #8]
 80032be:	690b      	ldr	r3, [r1, #16]
 80032c0:	4607      	mov	r7, r0
 80032c2:	4293      	cmp	r3, r2
 80032c4:	bfb8      	it	lt
 80032c6:	4613      	movlt	r3, r2
 80032c8:	6033      	str	r3, [r6, #0]
 80032ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80032ce:	460c      	mov	r4, r1
 80032d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80032d4:	b10a      	cbz	r2, 80032da <_printf_common+0x26>
 80032d6:	3301      	adds	r3, #1
 80032d8:	6033      	str	r3, [r6, #0]
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	0699      	lsls	r1, r3, #26
 80032de:	bf42      	ittt	mi
 80032e0:	6833      	ldrmi	r3, [r6, #0]
 80032e2:	3302      	addmi	r3, #2
 80032e4:	6033      	strmi	r3, [r6, #0]
 80032e6:	6825      	ldr	r5, [r4, #0]
 80032e8:	f015 0506 	ands.w	r5, r5, #6
 80032ec:	d106      	bne.n	80032fc <_printf_common+0x48>
 80032ee:	f104 0a19 	add.w	sl, r4, #25
 80032f2:	68e3      	ldr	r3, [r4, #12]
 80032f4:	6832      	ldr	r2, [r6, #0]
 80032f6:	1a9b      	subs	r3, r3, r2
 80032f8:	42ab      	cmp	r3, r5
 80032fa:	dc28      	bgt.n	800334e <_printf_common+0x9a>
 80032fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003300:	1e13      	subs	r3, r2, #0
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	bf18      	it	ne
 8003306:	2301      	movne	r3, #1
 8003308:	0692      	lsls	r2, r2, #26
 800330a:	d42d      	bmi.n	8003368 <_printf_common+0xb4>
 800330c:	4649      	mov	r1, r9
 800330e:	4638      	mov	r0, r7
 8003310:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003314:	47c0      	blx	r8
 8003316:	3001      	adds	r0, #1
 8003318:	d020      	beq.n	800335c <_printf_common+0xa8>
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	68e5      	ldr	r5, [r4, #12]
 800331e:	f003 0306 	and.w	r3, r3, #6
 8003322:	2b04      	cmp	r3, #4
 8003324:	bf18      	it	ne
 8003326:	2500      	movne	r5, #0
 8003328:	6832      	ldr	r2, [r6, #0]
 800332a:	f04f 0600 	mov.w	r6, #0
 800332e:	68a3      	ldr	r3, [r4, #8]
 8003330:	bf08      	it	eq
 8003332:	1aad      	subeq	r5, r5, r2
 8003334:	6922      	ldr	r2, [r4, #16]
 8003336:	bf08      	it	eq
 8003338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800333c:	4293      	cmp	r3, r2
 800333e:	bfc4      	itt	gt
 8003340:	1a9b      	subgt	r3, r3, r2
 8003342:	18ed      	addgt	r5, r5, r3
 8003344:	341a      	adds	r4, #26
 8003346:	42b5      	cmp	r5, r6
 8003348:	d11a      	bne.n	8003380 <_printf_common+0xcc>
 800334a:	2000      	movs	r0, #0
 800334c:	e008      	b.n	8003360 <_printf_common+0xac>
 800334e:	2301      	movs	r3, #1
 8003350:	4652      	mov	r2, sl
 8003352:	4649      	mov	r1, r9
 8003354:	4638      	mov	r0, r7
 8003356:	47c0      	blx	r8
 8003358:	3001      	adds	r0, #1
 800335a:	d103      	bne.n	8003364 <_printf_common+0xb0>
 800335c:	f04f 30ff 	mov.w	r0, #4294967295
 8003360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003364:	3501      	adds	r5, #1
 8003366:	e7c4      	b.n	80032f2 <_printf_common+0x3e>
 8003368:	2030      	movs	r0, #48	; 0x30
 800336a:	18e1      	adds	r1, r4, r3
 800336c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003376:	4422      	add	r2, r4
 8003378:	3302      	adds	r3, #2
 800337a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800337e:	e7c5      	b.n	800330c <_printf_common+0x58>
 8003380:	2301      	movs	r3, #1
 8003382:	4622      	mov	r2, r4
 8003384:	4649      	mov	r1, r9
 8003386:	4638      	mov	r0, r7
 8003388:	47c0      	blx	r8
 800338a:	3001      	adds	r0, #1
 800338c:	d0e6      	beq.n	800335c <_printf_common+0xa8>
 800338e:	3601      	adds	r6, #1
 8003390:	e7d9      	b.n	8003346 <_printf_common+0x92>
	...

08003394 <_printf_i>:
 8003394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003398:	7e0f      	ldrb	r7, [r1, #24]
 800339a:	4691      	mov	r9, r2
 800339c:	2f78      	cmp	r7, #120	; 0x78
 800339e:	4680      	mov	r8, r0
 80033a0:	460c      	mov	r4, r1
 80033a2:	469a      	mov	sl, r3
 80033a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80033a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80033aa:	d807      	bhi.n	80033bc <_printf_i+0x28>
 80033ac:	2f62      	cmp	r7, #98	; 0x62
 80033ae:	d80a      	bhi.n	80033c6 <_printf_i+0x32>
 80033b0:	2f00      	cmp	r7, #0
 80033b2:	f000 80d9 	beq.w	8003568 <_printf_i+0x1d4>
 80033b6:	2f58      	cmp	r7, #88	; 0x58
 80033b8:	f000 80a4 	beq.w	8003504 <_printf_i+0x170>
 80033bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80033c4:	e03a      	b.n	800343c <_printf_i+0xa8>
 80033c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80033ca:	2b15      	cmp	r3, #21
 80033cc:	d8f6      	bhi.n	80033bc <_printf_i+0x28>
 80033ce:	a101      	add	r1, pc, #4	; (adr r1, 80033d4 <_printf_i+0x40>)
 80033d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80033d4:	0800342d 	.word	0x0800342d
 80033d8:	08003441 	.word	0x08003441
 80033dc:	080033bd 	.word	0x080033bd
 80033e0:	080033bd 	.word	0x080033bd
 80033e4:	080033bd 	.word	0x080033bd
 80033e8:	080033bd 	.word	0x080033bd
 80033ec:	08003441 	.word	0x08003441
 80033f0:	080033bd 	.word	0x080033bd
 80033f4:	080033bd 	.word	0x080033bd
 80033f8:	080033bd 	.word	0x080033bd
 80033fc:	080033bd 	.word	0x080033bd
 8003400:	0800354f 	.word	0x0800354f
 8003404:	08003471 	.word	0x08003471
 8003408:	08003531 	.word	0x08003531
 800340c:	080033bd 	.word	0x080033bd
 8003410:	080033bd 	.word	0x080033bd
 8003414:	08003571 	.word	0x08003571
 8003418:	080033bd 	.word	0x080033bd
 800341c:	08003471 	.word	0x08003471
 8003420:	080033bd 	.word	0x080033bd
 8003424:	080033bd 	.word	0x080033bd
 8003428:	08003539 	.word	0x08003539
 800342c:	682b      	ldr	r3, [r5, #0]
 800342e:	1d1a      	adds	r2, r3, #4
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	602a      	str	r2, [r5, #0]
 8003434:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003438:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800343c:	2301      	movs	r3, #1
 800343e:	e0a4      	b.n	800358a <_printf_i+0x1f6>
 8003440:	6820      	ldr	r0, [r4, #0]
 8003442:	6829      	ldr	r1, [r5, #0]
 8003444:	0606      	lsls	r6, r0, #24
 8003446:	f101 0304 	add.w	r3, r1, #4
 800344a:	d50a      	bpl.n	8003462 <_printf_i+0xce>
 800344c:	680e      	ldr	r6, [r1, #0]
 800344e:	602b      	str	r3, [r5, #0]
 8003450:	2e00      	cmp	r6, #0
 8003452:	da03      	bge.n	800345c <_printf_i+0xc8>
 8003454:	232d      	movs	r3, #45	; 0x2d
 8003456:	4276      	negs	r6, r6
 8003458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800345c:	230a      	movs	r3, #10
 800345e:	485e      	ldr	r0, [pc, #376]	; (80035d8 <_printf_i+0x244>)
 8003460:	e019      	b.n	8003496 <_printf_i+0x102>
 8003462:	680e      	ldr	r6, [r1, #0]
 8003464:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003468:	602b      	str	r3, [r5, #0]
 800346a:	bf18      	it	ne
 800346c:	b236      	sxthne	r6, r6
 800346e:	e7ef      	b.n	8003450 <_printf_i+0xbc>
 8003470:	682b      	ldr	r3, [r5, #0]
 8003472:	6820      	ldr	r0, [r4, #0]
 8003474:	1d19      	adds	r1, r3, #4
 8003476:	6029      	str	r1, [r5, #0]
 8003478:	0601      	lsls	r1, r0, #24
 800347a:	d501      	bpl.n	8003480 <_printf_i+0xec>
 800347c:	681e      	ldr	r6, [r3, #0]
 800347e:	e002      	b.n	8003486 <_printf_i+0xf2>
 8003480:	0646      	lsls	r6, r0, #25
 8003482:	d5fb      	bpl.n	800347c <_printf_i+0xe8>
 8003484:	881e      	ldrh	r6, [r3, #0]
 8003486:	2f6f      	cmp	r7, #111	; 0x6f
 8003488:	bf0c      	ite	eq
 800348a:	2308      	moveq	r3, #8
 800348c:	230a      	movne	r3, #10
 800348e:	4852      	ldr	r0, [pc, #328]	; (80035d8 <_printf_i+0x244>)
 8003490:	2100      	movs	r1, #0
 8003492:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003496:	6865      	ldr	r5, [r4, #4]
 8003498:	2d00      	cmp	r5, #0
 800349a:	bfa8      	it	ge
 800349c:	6821      	ldrge	r1, [r4, #0]
 800349e:	60a5      	str	r5, [r4, #8]
 80034a0:	bfa4      	itt	ge
 80034a2:	f021 0104 	bicge.w	r1, r1, #4
 80034a6:	6021      	strge	r1, [r4, #0]
 80034a8:	b90e      	cbnz	r6, 80034ae <_printf_i+0x11a>
 80034aa:	2d00      	cmp	r5, #0
 80034ac:	d04d      	beq.n	800354a <_printf_i+0x1b6>
 80034ae:	4615      	mov	r5, r2
 80034b0:	fbb6 f1f3 	udiv	r1, r6, r3
 80034b4:	fb03 6711 	mls	r7, r3, r1, r6
 80034b8:	5dc7      	ldrb	r7, [r0, r7]
 80034ba:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80034be:	4637      	mov	r7, r6
 80034c0:	42bb      	cmp	r3, r7
 80034c2:	460e      	mov	r6, r1
 80034c4:	d9f4      	bls.n	80034b0 <_printf_i+0x11c>
 80034c6:	2b08      	cmp	r3, #8
 80034c8:	d10b      	bne.n	80034e2 <_printf_i+0x14e>
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	07de      	lsls	r6, r3, #31
 80034ce:	d508      	bpl.n	80034e2 <_printf_i+0x14e>
 80034d0:	6923      	ldr	r3, [r4, #16]
 80034d2:	6861      	ldr	r1, [r4, #4]
 80034d4:	4299      	cmp	r1, r3
 80034d6:	bfde      	ittt	le
 80034d8:	2330      	movle	r3, #48	; 0x30
 80034da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80034de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80034e2:	1b52      	subs	r2, r2, r5
 80034e4:	6122      	str	r2, [r4, #16]
 80034e6:	464b      	mov	r3, r9
 80034e8:	4621      	mov	r1, r4
 80034ea:	4640      	mov	r0, r8
 80034ec:	f8cd a000 	str.w	sl, [sp]
 80034f0:	aa03      	add	r2, sp, #12
 80034f2:	f7ff fedf 	bl	80032b4 <_printf_common>
 80034f6:	3001      	adds	r0, #1
 80034f8:	d14c      	bne.n	8003594 <_printf_i+0x200>
 80034fa:	f04f 30ff 	mov.w	r0, #4294967295
 80034fe:	b004      	add	sp, #16
 8003500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003504:	4834      	ldr	r0, [pc, #208]	; (80035d8 <_printf_i+0x244>)
 8003506:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800350a:	6829      	ldr	r1, [r5, #0]
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003512:	6029      	str	r1, [r5, #0]
 8003514:	061d      	lsls	r5, r3, #24
 8003516:	d514      	bpl.n	8003542 <_printf_i+0x1ae>
 8003518:	07df      	lsls	r7, r3, #31
 800351a:	bf44      	itt	mi
 800351c:	f043 0320 	orrmi.w	r3, r3, #32
 8003520:	6023      	strmi	r3, [r4, #0]
 8003522:	b91e      	cbnz	r6, 800352c <_printf_i+0x198>
 8003524:	6823      	ldr	r3, [r4, #0]
 8003526:	f023 0320 	bic.w	r3, r3, #32
 800352a:	6023      	str	r3, [r4, #0]
 800352c:	2310      	movs	r3, #16
 800352e:	e7af      	b.n	8003490 <_printf_i+0xfc>
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	f043 0320 	orr.w	r3, r3, #32
 8003536:	6023      	str	r3, [r4, #0]
 8003538:	2378      	movs	r3, #120	; 0x78
 800353a:	4828      	ldr	r0, [pc, #160]	; (80035dc <_printf_i+0x248>)
 800353c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003540:	e7e3      	b.n	800350a <_printf_i+0x176>
 8003542:	0659      	lsls	r1, r3, #25
 8003544:	bf48      	it	mi
 8003546:	b2b6      	uxthmi	r6, r6
 8003548:	e7e6      	b.n	8003518 <_printf_i+0x184>
 800354a:	4615      	mov	r5, r2
 800354c:	e7bb      	b.n	80034c6 <_printf_i+0x132>
 800354e:	682b      	ldr	r3, [r5, #0]
 8003550:	6826      	ldr	r6, [r4, #0]
 8003552:	1d18      	adds	r0, r3, #4
 8003554:	6961      	ldr	r1, [r4, #20]
 8003556:	6028      	str	r0, [r5, #0]
 8003558:	0635      	lsls	r5, r6, #24
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	d501      	bpl.n	8003562 <_printf_i+0x1ce>
 800355e:	6019      	str	r1, [r3, #0]
 8003560:	e002      	b.n	8003568 <_printf_i+0x1d4>
 8003562:	0670      	lsls	r0, r6, #25
 8003564:	d5fb      	bpl.n	800355e <_printf_i+0x1ca>
 8003566:	8019      	strh	r1, [r3, #0]
 8003568:	2300      	movs	r3, #0
 800356a:	4615      	mov	r5, r2
 800356c:	6123      	str	r3, [r4, #16]
 800356e:	e7ba      	b.n	80034e6 <_printf_i+0x152>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	2100      	movs	r1, #0
 8003574:	1d1a      	adds	r2, r3, #4
 8003576:	602a      	str	r2, [r5, #0]
 8003578:	681d      	ldr	r5, [r3, #0]
 800357a:	6862      	ldr	r2, [r4, #4]
 800357c:	4628      	mov	r0, r5
 800357e:	f000 fed5 	bl	800432c <memchr>
 8003582:	b108      	cbz	r0, 8003588 <_printf_i+0x1f4>
 8003584:	1b40      	subs	r0, r0, r5
 8003586:	6060      	str	r0, [r4, #4]
 8003588:	6863      	ldr	r3, [r4, #4]
 800358a:	6123      	str	r3, [r4, #16]
 800358c:	2300      	movs	r3, #0
 800358e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003592:	e7a8      	b.n	80034e6 <_printf_i+0x152>
 8003594:	462a      	mov	r2, r5
 8003596:	4649      	mov	r1, r9
 8003598:	4640      	mov	r0, r8
 800359a:	6923      	ldr	r3, [r4, #16]
 800359c:	47d0      	blx	sl
 800359e:	3001      	adds	r0, #1
 80035a0:	d0ab      	beq.n	80034fa <_printf_i+0x166>
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	079b      	lsls	r3, r3, #30
 80035a6:	d413      	bmi.n	80035d0 <_printf_i+0x23c>
 80035a8:	68e0      	ldr	r0, [r4, #12]
 80035aa:	9b03      	ldr	r3, [sp, #12]
 80035ac:	4298      	cmp	r0, r3
 80035ae:	bfb8      	it	lt
 80035b0:	4618      	movlt	r0, r3
 80035b2:	e7a4      	b.n	80034fe <_printf_i+0x16a>
 80035b4:	2301      	movs	r3, #1
 80035b6:	4632      	mov	r2, r6
 80035b8:	4649      	mov	r1, r9
 80035ba:	4640      	mov	r0, r8
 80035bc:	47d0      	blx	sl
 80035be:	3001      	adds	r0, #1
 80035c0:	d09b      	beq.n	80034fa <_printf_i+0x166>
 80035c2:	3501      	adds	r5, #1
 80035c4:	68e3      	ldr	r3, [r4, #12]
 80035c6:	9903      	ldr	r1, [sp, #12]
 80035c8:	1a5b      	subs	r3, r3, r1
 80035ca:	42ab      	cmp	r3, r5
 80035cc:	dcf2      	bgt.n	80035b4 <_printf_i+0x220>
 80035ce:	e7eb      	b.n	80035a8 <_printf_i+0x214>
 80035d0:	2500      	movs	r5, #0
 80035d2:	f104 0619 	add.w	r6, r4, #25
 80035d6:	e7f5      	b.n	80035c4 <_printf_i+0x230>
 80035d8:	08005bb6 	.word	0x08005bb6
 80035dc:	08005bc7 	.word	0x08005bc7

080035e0 <siprintf>:
 80035e0:	b40e      	push	{r1, r2, r3}
 80035e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80035e6:	b500      	push	{lr}
 80035e8:	b09c      	sub	sp, #112	; 0x70
 80035ea:	ab1d      	add	r3, sp, #116	; 0x74
 80035ec:	9002      	str	r0, [sp, #8]
 80035ee:	9006      	str	r0, [sp, #24]
 80035f0:	9107      	str	r1, [sp, #28]
 80035f2:	9104      	str	r1, [sp, #16]
 80035f4:	4808      	ldr	r0, [pc, #32]	; (8003618 <siprintf+0x38>)
 80035f6:	4909      	ldr	r1, [pc, #36]	; (800361c <siprintf+0x3c>)
 80035f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80035fc:	9105      	str	r1, [sp, #20]
 80035fe:	6800      	ldr	r0, [r0, #0]
 8003600:	a902      	add	r1, sp, #8
 8003602:	9301      	str	r3, [sp, #4]
 8003604:	f001 fb7c 	bl	8004d00 <_svfiprintf_r>
 8003608:	2200      	movs	r2, #0
 800360a:	9b02      	ldr	r3, [sp, #8]
 800360c:	701a      	strb	r2, [r3, #0]
 800360e:	b01c      	add	sp, #112	; 0x70
 8003610:	f85d eb04 	ldr.w	lr, [sp], #4
 8003614:	b003      	add	sp, #12
 8003616:	4770      	bx	lr
 8003618:	2000000c 	.word	0x2000000c
 800361c:	ffff0208 	.word	0xffff0208

08003620 <quorem>:
 8003620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003624:	6903      	ldr	r3, [r0, #16]
 8003626:	690c      	ldr	r4, [r1, #16]
 8003628:	4607      	mov	r7, r0
 800362a:	42a3      	cmp	r3, r4
 800362c:	f2c0 8082 	blt.w	8003734 <quorem+0x114>
 8003630:	3c01      	subs	r4, #1
 8003632:	f100 0514 	add.w	r5, r0, #20
 8003636:	f101 0814 	add.w	r8, r1, #20
 800363a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800363e:	9301      	str	r3, [sp, #4]
 8003640:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003644:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003648:	3301      	adds	r3, #1
 800364a:	429a      	cmp	r2, r3
 800364c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003650:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003654:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003658:	d331      	bcc.n	80036be <quorem+0x9e>
 800365a:	f04f 0e00 	mov.w	lr, #0
 800365e:	4640      	mov	r0, r8
 8003660:	46ac      	mov	ip, r5
 8003662:	46f2      	mov	sl, lr
 8003664:	f850 2b04 	ldr.w	r2, [r0], #4
 8003668:	b293      	uxth	r3, r2
 800366a:	fb06 e303 	mla	r3, r6, r3, lr
 800366e:	0c12      	lsrs	r2, r2, #16
 8003670:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003674:	b29b      	uxth	r3, r3
 8003676:	fb06 e202 	mla	r2, r6, r2, lr
 800367a:	ebaa 0303 	sub.w	r3, sl, r3
 800367e:	f8dc a000 	ldr.w	sl, [ip]
 8003682:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003686:	fa1f fa8a 	uxth.w	sl, sl
 800368a:	4453      	add	r3, sl
 800368c:	f8dc a000 	ldr.w	sl, [ip]
 8003690:	b292      	uxth	r2, r2
 8003692:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003696:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800369a:	b29b      	uxth	r3, r3
 800369c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80036a0:	4581      	cmp	r9, r0
 80036a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80036a6:	f84c 3b04 	str.w	r3, [ip], #4
 80036aa:	d2db      	bcs.n	8003664 <quorem+0x44>
 80036ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80036b0:	b92b      	cbnz	r3, 80036be <quorem+0x9e>
 80036b2:	9b01      	ldr	r3, [sp, #4]
 80036b4:	3b04      	subs	r3, #4
 80036b6:	429d      	cmp	r5, r3
 80036b8:	461a      	mov	r2, r3
 80036ba:	d32f      	bcc.n	800371c <quorem+0xfc>
 80036bc:	613c      	str	r4, [r7, #16]
 80036be:	4638      	mov	r0, r7
 80036c0:	f001 f8ce 	bl	8004860 <__mcmp>
 80036c4:	2800      	cmp	r0, #0
 80036c6:	db25      	blt.n	8003714 <quorem+0xf4>
 80036c8:	4628      	mov	r0, r5
 80036ca:	f04f 0c00 	mov.w	ip, #0
 80036ce:	3601      	adds	r6, #1
 80036d0:	f858 1b04 	ldr.w	r1, [r8], #4
 80036d4:	f8d0 e000 	ldr.w	lr, [r0]
 80036d8:	b28b      	uxth	r3, r1
 80036da:	ebac 0303 	sub.w	r3, ip, r3
 80036de:	fa1f f28e 	uxth.w	r2, lr
 80036e2:	4413      	add	r3, r2
 80036e4:	0c0a      	lsrs	r2, r1, #16
 80036e6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80036ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80036f4:	45c1      	cmp	r9, r8
 80036f6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80036fa:	f840 3b04 	str.w	r3, [r0], #4
 80036fe:	d2e7      	bcs.n	80036d0 <quorem+0xb0>
 8003700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003704:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003708:	b922      	cbnz	r2, 8003714 <quorem+0xf4>
 800370a:	3b04      	subs	r3, #4
 800370c:	429d      	cmp	r5, r3
 800370e:	461a      	mov	r2, r3
 8003710:	d30a      	bcc.n	8003728 <quorem+0x108>
 8003712:	613c      	str	r4, [r7, #16]
 8003714:	4630      	mov	r0, r6
 8003716:	b003      	add	sp, #12
 8003718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800371c:	6812      	ldr	r2, [r2, #0]
 800371e:	3b04      	subs	r3, #4
 8003720:	2a00      	cmp	r2, #0
 8003722:	d1cb      	bne.n	80036bc <quorem+0x9c>
 8003724:	3c01      	subs	r4, #1
 8003726:	e7c6      	b.n	80036b6 <quorem+0x96>
 8003728:	6812      	ldr	r2, [r2, #0]
 800372a:	3b04      	subs	r3, #4
 800372c:	2a00      	cmp	r2, #0
 800372e:	d1f0      	bne.n	8003712 <quorem+0xf2>
 8003730:	3c01      	subs	r4, #1
 8003732:	e7eb      	b.n	800370c <quorem+0xec>
 8003734:	2000      	movs	r0, #0
 8003736:	e7ee      	b.n	8003716 <quorem+0xf6>

08003738 <_dtoa_r>:
 8003738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800373c:	4616      	mov	r6, r2
 800373e:	461f      	mov	r7, r3
 8003740:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003742:	b099      	sub	sp, #100	; 0x64
 8003744:	4605      	mov	r5, r0
 8003746:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800374a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800374e:	b974      	cbnz	r4, 800376e <_dtoa_r+0x36>
 8003750:	2010      	movs	r0, #16
 8003752:	f000 fde3 	bl	800431c <malloc>
 8003756:	4602      	mov	r2, r0
 8003758:	6268      	str	r0, [r5, #36]	; 0x24
 800375a:	b920      	cbnz	r0, 8003766 <_dtoa_r+0x2e>
 800375c:	21ea      	movs	r1, #234	; 0xea
 800375e:	4ba8      	ldr	r3, [pc, #672]	; (8003a00 <_dtoa_r+0x2c8>)
 8003760:	48a8      	ldr	r0, [pc, #672]	; (8003a04 <_dtoa_r+0x2cc>)
 8003762:	f001 fbdd 	bl	8004f20 <__assert_func>
 8003766:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800376a:	6004      	str	r4, [r0, #0]
 800376c:	60c4      	str	r4, [r0, #12]
 800376e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003770:	6819      	ldr	r1, [r3, #0]
 8003772:	b151      	cbz	r1, 800378a <_dtoa_r+0x52>
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	2301      	movs	r3, #1
 8003778:	4093      	lsls	r3, r2
 800377a:	604a      	str	r2, [r1, #4]
 800377c:	608b      	str	r3, [r1, #8]
 800377e:	4628      	mov	r0, r5
 8003780:	f000 fe30 	bl	80043e4 <_Bfree>
 8003784:	2200      	movs	r2, #0
 8003786:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	1e3b      	subs	r3, r7, #0
 800378c:	bfaf      	iteee	ge
 800378e:	2300      	movge	r3, #0
 8003790:	2201      	movlt	r2, #1
 8003792:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003796:	9305      	strlt	r3, [sp, #20]
 8003798:	bfa8      	it	ge
 800379a:	f8c8 3000 	strge.w	r3, [r8]
 800379e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80037a2:	4b99      	ldr	r3, [pc, #612]	; (8003a08 <_dtoa_r+0x2d0>)
 80037a4:	bfb8      	it	lt
 80037a6:	f8c8 2000 	strlt.w	r2, [r8]
 80037aa:	ea33 0309 	bics.w	r3, r3, r9
 80037ae:	d119      	bne.n	80037e4 <_dtoa_r+0xac>
 80037b0:	f242 730f 	movw	r3, #9999	; 0x270f
 80037b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80037bc:	4333      	orrs	r3, r6
 80037be:	f000 857f 	beq.w	80042c0 <_dtoa_r+0xb88>
 80037c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80037c4:	b953      	cbnz	r3, 80037dc <_dtoa_r+0xa4>
 80037c6:	4b91      	ldr	r3, [pc, #580]	; (8003a0c <_dtoa_r+0x2d4>)
 80037c8:	e022      	b.n	8003810 <_dtoa_r+0xd8>
 80037ca:	4b91      	ldr	r3, [pc, #580]	; (8003a10 <_dtoa_r+0x2d8>)
 80037cc:	9303      	str	r3, [sp, #12]
 80037ce:	3308      	adds	r3, #8
 80037d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	9803      	ldr	r0, [sp, #12]
 80037d6:	b019      	add	sp, #100	; 0x64
 80037d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037dc:	4b8b      	ldr	r3, [pc, #556]	; (8003a0c <_dtoa_r+0x2d4>)
 80037de:	9303      	str	r3, [sp, #12]
 80037e0:	3303      	adds	r3, #3
 80037e2:	e7f5      	b.n	80037d0 <_dtoa_r+0x98>
 80037e4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80037e8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80037ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80037f0:	2200      	movs	r2, #0
 80037f2:	2300      	movs	r3, #0
 80037f4:	f7fd f8d8 	bl	80009a8 <__aeabi_dcmpeq>
 80037f8:	4680      	mov	r8, r0
 80037fa:	b158      	cbz	r0, 8003814 <_dtoa_r+0xdc>
 80037fc:	2301      	movs	r3, #1
 80037fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003800:	6013      	str	r3, [r2, #0]
 8003802:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003804:	2b00      	cmp	r3, #0
 8003806:	f000 8558 	beq.w	80042ba <_dtoa_r+0xb82>
 800380a:	4882      	ldr	r0, [pc, #520]	; (8003a14 <_dtoa_r+0x2dc>)
 800380c:	6018      	str	r0, [r3, #0]
 800380e:	1e43      	subs	r3, r0, #1
 8003810:	9303      	str	r3, [sp, #12]
 8003812:	e7df      	b.n	80037d4 <_dtoa_r+0x9c>
 8003814:	ab16      	add	r3, sp, #88	; 0x58
 8003816:	9301      	str	r3, [sp, #4]
 8003818:	ab17      	add	r3, sp, #92	; 0x5c
 800381a:	9300      	str	r3, [sp, #0]
 800381c:	4628      	mov	r0, r5
 800381e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003822:	f001 f8c5 	bl	80049b0 <__d2b>
 8003826:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800382a:	4683      	mov	fp, r0
 800382c:	2c00      	cmp	r4, #0
 800382e:	d07f      	beq.n	8003930 <_dtoa_r+0x1f8>
 8003830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003834:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003836:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800383a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800383e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003842:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003846:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800384a:	2200      	movs	r2, #0
 800384c:	4b72      	ldr	r3, [pc, #456]	; (8003a18 <_dtoa_r+0x2e0>)
 800384e:	f7fc fc8b 	bl	8000168 <__aeabi_dsub>
 8003852:	a365      	add	r3, pc, #404	; (adr r3, 80039e8 <_dtoa_r+0x2b0>)
 8003854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003858:	f7fc fe3e 	bl	80004d8 <__aeabi_dmul>
 800385c:	a364      	add	r3, pc, #400	; (adr r3, 80039f0 <_dtoa_r+0x2b8>)
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f7fc fc83 	bl	800016c <__adddf3>
 8003866:	4606      	mov	r6, r0
 8003868:	4620      	mov	r0, r4
 800386a:	460f      	mov	r7, r1
 800386c:	f7fc fdca 	bl	8000404 <__aeabi_i2d>
 8003870:	a361      	add	r3, pc, #388	; (adr r3, 80039f8 <_dtoa_r+0x2c0>)
 8003872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003876:	f7fc fe2f 	bl	80004d8 <__aeabi_dmul>
 800387a:	4602      	mov	r2, r0
 800387c:	460b      	mov	r3, r1
 800387e:	4630      	mov	r0, r6
 8003880:	4639      	mov	r1, r7
 8003882:	f7fc fc73 	bl	800016c <__adddf3>
 8003886:	4606      	mov	r6, r0
 8003888:	460f      	mov	r7, r1
 800388a:	f7fd f8d5 	bl	8000a38 <__aeabi_d2iz>
 800388e:	2200      	movs	r2, #0
 8003890:	4682      	mov	sl, r0
 8003892:	2300      	movs	r3, #0
 8003894:	4630      	mov	r0, r6
 8003896:	4639      	mov	r1, r7
 8003898:	f7fd f890 	bl	80009bc <__aeabi_dcmplt>
 800389c:	b148      	cbz	r0, 80038b2 <_dtoa_r+0x17a>
 800389e:	4650      	mov	r0, sl
 80038a0:	f7fc fdb0 	bl	8000404 <__aeabi_i2d>
 80038a4:	4632      	mov	r2, r6
 80038a6:	463b      	mov	r3, r7
 80038a8:	f7fd f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80038ac:	b908      	cbnz	r0, 80038b2 <_dtoa_r+0x17a>
 80038ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80038b2:	f1ba 0f16 	cmp.w	sl, #22
 80038b6:	d858      	bhi.n	800396a <_dtoa_r+0x232>
 80038b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80038bc:	4b57      	ldr	r3, [pc, #348]	; (8003a1c <_dtoa_r+0x2e4>)
 80038be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f7fd f879 	bl	80009bc <__aeabi_dcmplt>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d04f      	beq.n	800396e <_dtoa_r+0x236>
 80038ce:	2300      	movs	r3, #0
 80038d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80038d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80038d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80038d8:	1b1c      	subs	r4, r3, r4
 80038da:	1e63      	subs	r3, r4, #1
 80038dc:	9309      	str	r3, [sp, #36]	; 0x24
 80038de:	bf49      	itett	mi
 80038e0:	f1c4 0301 	rsbmi	r3, r4, #1
 80038e4:	2300      	movpl	r3, #0
 80038e6:	9306      	strmi	r3, [sp, #24]
 80038e8:	2300      	movmi	r3, #0
 80038ea:	bf54      	ite	pl
 80038ec:	9306      	strpl	r3, [sp, #24]
 80038ee:	9309      	strmi	r3, [sp, #36]	; 0x24
 80038f0:	f1ba 0f00 	cmp.w	sl, #0
 80038f4:	db3d      	blt.n	8003972 <_dtoa_r+0x23a>
 80038f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038f8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80038fc:	4453      	add	r3, sl
 80038fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003900:	2300      	movs	r3, #0
 8003902:	930a      	str	r3, [sp, #40]	; 0x28
 8003904:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003906:	2b09      	cmp	r3, #9
 8003908:	f200 808c 	bhi.w	8003a24 <_dtoa_r+0x2ec>
 800390c:	2b05      	cmp	r3, #5
 800390e:	bfc4      	itt	gt
 8003910:	3b04      	subgt	r3, #4
 8003912:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003916:	bfc8      	it	gt
 8003918:	2400      	movgt	r4, #0
 800391a:	f1a3 0302 	sub.w	r3, r3, #2
 800391e:	bfd8      	it	le
 8003920:	2401      	movle	r4, #1
 8003922:	2b03      	cmp	r3, #3
 8003924:	f200 808a 	bhi.w	8003a3c <_dtoa_r+0x304>
 8003928:	e8df f003 	tbb	[pc, r3]
 800392c:	5b4d4f2d 	.word	0x5b4d4f2d
 8003930:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8003934:	441c      	add	r4, r3
 8003936:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800393a:	2b20      	cmp	r3, #32
 800393c:	bfc3      	ittte	gt
 800393e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003942:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8003946:	fa09 f303 	lslgt.w	r3, r9, r3
 800394a:	f1c3 0320 	rsble	r3, r3, #32
 800394e:	bfc6      	itte	gt
 8003950:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003954:	4318      	orrgt	r0, r3
 8003956:	fa06 f003 	lslle.w	r0, r6, r3
 800395a:	f7fc fd43 	bl	80003e4 <__aeabi_ui2d>
 800395e:	2301      	movs	r3, #1
 8003960:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003964:	3c01      	subs	r4, #1
 8003966:	9313      	str	r3, [sp, #76]	; 0x4c
 8003968:	e76f      	b.n	800384a <_dtoa_r+0x112>
 800396a:	2301      	movs	r3, #1
 800396c:	e7b2      	b.n	80038d4 <_dtoa_r+0x19c>
 800396e:	900f      	str	r0, [sp, #60]	; 0x3c
 8003970:	e7b1      	b.n	80038d6 <_dtoa_r+0x19e>
 8003972:	9b06      	ldr	r3, [sp, #24]
 8003974:	eba3 030a 	sub.w	r3, r3, sl
 8003978:	9306      	str	r3, [sp, #24]
 800397a:	f1ca 0300 	rsb	r3, sl, #0
 800397e:	930a      	str	r3, [sp, #40]	; 0x28
 8003980:	2300      	movs	r3, #0
 8003982:	930e      	str	r3, [sp, #56]	; 0x38
 8003984:	e7be      	b.n	8003904 <_dtoa_r+0x1cc>
 8003986:	2300      	movs	r3, #0
 8003988:	930b      	str	r3, [sp, #44]	; 0x2c
 800398a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800398c:	2b00      	cmp	r3, #0
 800398e:	dc58      	bgt.n	8003a42 <_dtoa_r+0x30a>
 8003990:	f04f 0901 	mov.w	r9, #1
 8003994:	464b      	mov	r3, r9
 8003996:	f8cd 9020 	str.w	r9, [sp, #32]
 800399a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800399e:	2200      	movs	r2, #0
 80039a0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80039a2:	6042      	str	r2, [r0, #4]
 80039a4:	2204      	movs	r2, #4
 80039a6:	f102 0614 	add.w	r6, r2, #20
 80039aa:	429e      	cmp	r6, r3
 80039ac:	6841      	ldr	r1, [r0, #4]
 80039ae:	d94e      	bls.n	8003a4e <_dtoa_r+0x316>
 80039b0:	4628      	mov	r0, r5
 80039b2:	f000 fcd7 	bl	8004364 <_Balloc>
 80039b6:	9003      	str	r0, [sp, #12]
 80039b8:	2800      	cmp	r0, #0
 80039ba:	d14c      	bne.n	8003a56 <_dtoa_r+0x31e>
 80039bc:	4602      	mov	r2, r0
 80039be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80039c2:	4b17      	ldr	r3, [pc, #92]	; (8003a20 <_dtoa_r+0x2e8>)
 80039c4:	e6cc      	b.n	8003760 <_dtoa_r+0x28>
 80039c6:	2301      	movs	r3, #1
 80039c8:	e7de      	b.n	8003988 <_dtoa_r+0x250>
 80039ca:	2300      	movs	r3, #0
 80039cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80039ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80039d0:	eb0a 0903 	add.w	r9, sl, r3
 80039d4:	f109 0301 	add.w	r3, r9, #1
 80039d8:	2b01      	cmp	r3, #1
 80039da:	9308      	str	r3, [sp, #32]
 80039dc:	bfb8      	it	lt
 80039de:	2301      	movlt	r3, #1
 80039e0:	e7dd      	b.n	800399e <_dtoa_r+0x266>
 80039e2:	2301      	movs	r3, #1
 80039e4:	e7f2      	b.n	80039cc <_dtoa_r+0x294>
 80039e6:	bf00      	nop
 80039e8:	636f4361 	.word	0x636f4361
 80039ec:	3fd287a7 	.word	0x3fd287a7
 80039f0:	8b60c8b3 	.word	0x8b60c8b3
 80039f4:	3fc68a28 	.word	0x3fc68a28
 80039f8:	509f79fb 	.word	0x509f79fb
 80039fc:	3fd34413 	.word	0x3fd34413
 8003a00:	08005be5 	.word	0x08005be5
 8003a04:	08005bfc 	.word	0x08005bfc
 8003a08:	7ff00000 	.word	0x7ff00000
 8003a0c:	08005be1 	.word	0x08005be1
 8003a10:	08005bd8 	.word	0x08005bd8
 8003a14:	08005bb5 	.word	0x08005bb5
 8003a18:	3ff80000 	.word	0x3ff80000
 8003a1c:	08005cf0 	.word	0x08005cf0
 8003a20:	08005c57 	.word	0x08005c57
 8003a24:	2401      	movs	r4, #1
 8003a26:	2300      	movs	r3, #0
 8003a28:	940b      	str	r4, [sp, #44]	; 0x2c
 8003a2a:	9322      	str	r3, [sp, #136]	; 0x88
 8003a2c:	f04f 39ff 	mov.w	r9, #4294967295
 8003a30:	2200      	movs	r2, #0
 8003a32:	2312      	movs	r3, #18
 8003a34:	f8cd 9020 	str.w	r9, [sp, #32]
 8003a38:	9223      	str	r2, [sp, #140]	; 0x8c
 8003a3a:	e7b0      	b.n	800399e <_dtoa_r+0x266>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003a40:	e7f4      	b.n	8003a2c <_dtoa_r+0x2f4>
 8003a42:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8003a46:	464b      	mov	r3, r9
 8003a48:	f8cd 9020 	str.w	r9, [sp, #32]
 8003a4c:	e7a7      	b.n	800399e <_dtoa_r+0x266>
 8003a4e:	3101      	adds	r1, #1
 8003a50:	6041      	str	r1, [r0, #4]
 8003a52:	0052      	lsls	r2, r2, #1
 8003a54:	e7a7      	b.n	80039a6 <_dtoa_r+0x26e>
 8003a56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003a58:	9a03      	ldr	r2, [sp, #12]
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	9b08      	ldr	r3, [sp, #32]
 8003a5e:	2b0e      	cmp	r3, #14
 8003a60:	f200 80a8 	bhi.w	8003bb4 <_dtoa_r+0x47c>
 8003a64:	2c00      	cmp	r4, #0
 8003a66:	f000 80a5 	beq.w	8003bb4 <_dtoa_r+0x47c>
 8003a6a:	f1ba 0f00 	cmp.w	sl, #0
 8003a6e:	dd34      	ble.n	8003ada <_dtoa_r+0x3a2>
 8003a70:	4a9a      	ldr	r2, [pc, #616]	; (8003cdc <_dtoa_r+0x5a4>)
 8003a72:	f00a 030f 	and.w	r3, sl, #15
 8003a76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003a7a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003a7e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003a82:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003a86:	ea4f 142a 	mov.w	r4, sl, asr #4
 8003a8a:	d016      	beq.n	8003aba <_dtoa_r+0x382>
 8003a8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003a90:	4b93      	ldr	r3, [pc, #588]	; (8003ce0 <_dtoa_r+0x5a8>)
 8003a92:	2703      	movs	r7, #3
 8003a94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003a98:	f7fc fe48 	bl	800072c <__aeabi_ddiv>
 8003a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003aa0:	f004 040f 	and.w	r4, r4, #15
 8003aa4:	4e8e      	ldr	r6, [pc, #568]	; (8003ce0 <_dtoa_r+0x5a8>)
 8003aa6:	b954      	cbnz	r4, 8003abe <_dtoa_r+0x386>
 8003aa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ab0:	f7fc fe3c 	bl	800072c <__aeabi_ddiv>
 8003ab4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003ab8:	e029      	b.n	8003b0e <_dtoa_r+0x3d6>
 8003aba:	2702      	movs	r7, #2
 8003abc:	e7f2      	b.n	8003aa4 <_dtoa_r+0x36c>
 8003abe:	07e1      	lsls	r1, r4, #31
 8003ac0:	d508      	bpl.n	8003ad4 <_dtoa_r+0x39c>
 8003ac2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003ac6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003aca:	f7fc fd05 	bl	80004d8 <__aeabi_dmul>
 8003ace:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003ad2:	3701      	adds	r7, #1
 8003ad4:	1064      	asrs	r4, r4, #1
 8003ad6:	3608      	adds	r6, #8
 8003ad8:	e7e5      	b.n	8003aa6 <_dtoa_r+0x36e>
 8003ada:	f000 80a5 	beq.w	8003c28 <_dtoa_r+0x4f0>
 8003ade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003ae2:	f1ca 0400 	rsb	r4, sl, #0
 8003ae6:	4b7d      	ldr	r3, [pc, #500]	; (8003cdc <_dtoa_r+0x5a4>)
 8003ae8:	f004 020f 	and.w	r2, r4, #15
 8003aec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af4:	f7fc fcf0 	bl	80004d8 <__aeabi_dmul>
 8003af8:	2702      	movs	r7, #2
 8003afa:	2300      	movs	r3, #0
 8003afc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003b00:	4e77      	ldr	r6, [pc, #476]	; (8003ce0 <_dtoa_r+0x5a8>)
 8003b02:	1124      	asrs	r4, r4, #4
 8003b04:	2c00      	cmp	r4, #0
 8003b06:	f040 8084 	bne.w	8003c12 <_dtoa_r+0x4da>
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1d2      	bne.n	8003ab4 <_dtoa_r+0x37c>
 8003b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 808b 	beq.w	8003c2c <_dtoa_r+0x4f4>
 8003b16:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003b1a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003b1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003b22:	2200      	movs	r2, #0
 8003b24:	4b6f      	ldr	r3, [pc, #444]	; (8003ce4 <_dtoa_r+0x5ac>)
 8003b26:	f7fc ff49 	bl	80009bc <__aeabi_dcmplt>
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d07e      	beq.n	8003c2c <_dtoa_r+0x4f4>
 8003b2e:	9b08      	ldr	r3, [sp, #32]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d07b      	beq.n	8003c2c <_dtoa_r+0x4f4>
 8003b34:	f1b9 0f00 	cmp.w	r9, #0
 8003b38:	dd38      	ble.n	8003bac <_dtoa_r+0x474>
 8003b3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003b3e:	2200      	movs	r2, #0
 8003b40:	4b69      	ldr	r3, [pc, #420]	; (8003ce8 <_dtoa_r+0x5b0>)
 8003b42:	f7fc fcc9 	bl	80004d8 <__aeabi_dmul>
 8003b46:	464c      	mov	r4, r9
 8003b48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003b4c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8003b50:	3701      	adds	r7, #1
 8003b52:	4638      	mov	r0, r7
 8003b54:	f7fc fc56 	bl	8000404 <__aeabi_i2d>
 8003b58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b5c:	f7fc fcbc 	bl	80004d8 <__aeabi_dmul>
 8003b60:	2200      	movs	r2, #0
 8003b62:	4b62      	ldr	r3, [pc, #392]	; (8003cec <_dtoa_r+0x5b4>)
 8003b64:	f7fc fb02 	bl	800016c <__adddf3>
 8003b68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8003b6c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003b70:	9611      	str	r6, [sp, #68]	; 0x44
 8003b72:	2c00      	cmp	r4, #0
 8003b74:	d15d      	bne.n	8003c32 <_dtoa_r+0x4fa>
 8003b76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	4b5c      	ldr	r3, [pc, #368]	; (8003cf0 <_dtoa_r+0x5b8>)
 8003b7e:	f7fc faf3 	bl	8000168 <__aeabi_dsub>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b8a:	4633      	mov	r3, r6
 8003b8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003b8e:	f7fc ff33 	bl	80009f8 <__aeabi_dcmpgt>
 8003b92:	2800      	cmp	r0, #0
 8003b94:	f040 829c 	bne.w	80040d0 <_dtoa_r+0x998>
 8003b98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003b9e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003ba2:	f7fc ff0b 	bl	80009bc <__aeabi_dcmplt>
 8003ba6:	2800      	cmp	r0, #0
 8003ba8:	f040 8290 	bne.w	80040cc <_dtoa_r+0x994>
 8003bac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003bb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003bb4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f2c0 8152 	blt.w	8003e60 <_dtoa_r+0x728>
 8003bbc:	f1ba 0f0e 	cmp.w	sl, #14
 8003bc0:	f300 814e 	bgt.w	8003e60 <_dtoa_r+0x728>
 8003bc4:	4b45      	ldr	r3, [pc, #276]	; (8003cdc <_dtoa_r+0x5a4>)
 8003bc6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003bca:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003bce:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003bd2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f280 80db 	bge.w	8003d90 <_dtoa_r+0x658>
 8003bda:	9b08      	ldr	r3, [sp, #32]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f300 80d7 	bgt.w	8003d90 <_dtoa_r+0x658>
 8003be2:	f040 8272 	bne.w	80040ca <_dtoa_r+0x992>
 8003be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003bea:	2200      	movs	r2, #0
 8003bec:	4b40      	ldr	r3, [pc, #256]	; (8003cf0 <_dtoa_r+0x5b8>)
 8003bee:	f7fc fc73 	bl	80004d8 <__aeabi_dmul>
 8003bf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003bf6:	f7fc fef5 	bl	80009e4 <__aeabi_dcmpge>
 8003bfa:	9c08      	ldr	r4, [sp, #32]
 8003bfc:	4626      	mov	r6, r4
 8003bfe:	2800      	cmp	r0, #0
 8003c00:	f040 8248 	bne.w	8004094 <_dtoa_r+0x95c>
 8003c04:	2331      	movs	r3, #49	; 0x31
 8003c06:	9f03      	ldr	r7, [sp, #12]
 8003c08:	f10a 0a01 	add.w	sl, sl, #1
 8003c0c:	f807 3b01 	strb.w	r3, [r7], #1
 8003c10:	e244      	b.n	800409c <_dtoa_r+0x964>
 8003c12:	07e2      	lsls	r2, r4, #31
 8003c14:	d505      	bpl.n	8003c22 <_dtoa_r+0x4ea>
 8003c16:	e9d6 2300 	ldrd	r2, r3, [r6]
 8003c1a:	f7fc fc5d 	bl	80004d8 <__aeabi_dmul>
 8003c1e:	2301      	movs	r3, #1
 8003c20:	3701      	adds	r7, #1
 8003c22:	1064      	asrs	r4, r4, #1
 8003c24:	3608      	adds	r6, #8
 8003c26:	e76d      	b.n	8003b04 <_dtoa_r+0x3cc>
 8003c28:	2702      	movs	r7, #2
 8003c2a:	e770      	b.n	8003b0e <_dtoa_r+0x3d6>
 8003c2c:	46d0      	mov	r8, sl
 8003c2e:	9c08      	ldr	r4, [sp, #32]
 8003c30:	e78f      	b.n	8003b52 <_dtoa_r+0x41a>
 8003c32:	9903      	ldr	r1, [sp, #12]
 8003c34:	4b29      	ldr	r3, [pc, #164]	; (8003cdc <_dtoa_r+0x5a4>)
 8003c36:	4421      	add	r1, r4
 8003c38:	9112      	str	r1, [sp, #72]	; 0x48
 8003c3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003c40:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8003c44:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	d055      	beq.n	8003cf8 <_dtoa_r+0x5c0>
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	4929      	ldr	r1, [pc, #164]	; (8003cf4 <_dtoa_r+0x5bc>)
 8003c50:	f7fc fd6c 	bl	800072c <__aeabi_ddiv>
 8003c54:	463b      	mov	r3, r7
 8003c56:	4632      	mov	r2, r6
 8003c58:	f7fc fa86 	bl	8000168 <__aeabi_dsub>
 8003c5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003c60:	9f03      	ldr	r7, [sp, #12]
 8003c62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c66:	f7fc fee7 	bl	8000a38 <__aeabi_d2iz>
 8003c6a:	4604      	mov	r4, r0
 8003c6c:	f7fc fbca 	bl	8000404 <__aeabi_i2d>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003c78:	f7fc fa76 	bl	8000168 <__aeabi_dsub>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	460b      	mov	r3, r1
 8003c80:	3430      	adds	r4, #48	; 0x30
 8003c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003c86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c8a:	f807 4b01 	strb.w	r4, [r7], #1
 8003c8e:	f7fc fe95 	bl	80009bc <__aeabi_dcmplt>
 8003c92:	2800      	cmp	r0, #0
 8003c94:	d174      	bne.n	8003d80 <_dtoa_r+0x648>
 8003c96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c9a:	2000      	movs	r0, #0
 8003c9c:	4911      	ldr	r1, [pc, #68]	; (8003ce4 <_dtoa_r+0x5ac>)
 8003c9e:	f7fc fa63 	bl	8000168 <__aeabi_dsub>
 8003ca2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003ca6:	f7fc fe89 	bl	80009bc <__aeabi_dcmplt>
 8003caa:	2800      	cmp	r0, #0
 8003cac:	f040 80b7 	bne.w	8003e1e <_dtoa_r+0x6e6>
 8003cb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003cb2:	429f      	cmp	r7, r3
 8003cb4:	f43f af7a 	beq.w	8003bac <_dtoa_r+0x474>
 8003cb8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	; (8003ce8 <_dtoa_r+0x5b0>)
 8003cc0:	f7fc fc0a 	bl	80004d8 <__aeabi_dmul>
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003cce:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <_dtoa_r+0x5b0>)
 8003cd0:	f7fc fc02 	bl	80004d8 <__aeabi_dmul>
 8003cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cd8:	e7c3      	b.n	8003c62 <_dtoa_r+0x52a>
 8003cda:	bf00      	nop
 8003cdc:	08005cf0 	.word	0x08005cf0
 8003ce0:	08005cc8 	.word	0x08005cc8
 8003ce4:	3ff00000 	.word	0x3ff00000
 8003ce8:	40240000 	.word	0x40240000
 8003cec:	401c0000 	.word	0x401c0000
 8003cf0:	40140000 	.word	0x40140000
 8003cf4:	3fe00000 	.word	0x3fe00000
 8003cf8:	4630      	mov	r0, r6
 8003cfa:	4639      	mov	r1, r7
 8003cfc:	f7fc fbec 	bl	80004d8 <__aeabi_dmul>
 8003d00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003d02:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003d06:	9c03      	ldr	r4, [sp, #12]
 8003d08:	9314      	str	r3, [sp, #80]	; 0x50
 8003d0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d0e:	f7fc fe93 	bl	8000a38 <__aeabi_d2iz>
 8003d12:	9015      	str	r0, [sp, #84]	; 0x54
 8003d14:	f7fc fb76 	bl	8000404 <__aeabi_i2d>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003d20:	f7fc fa22 	bl	8000168 <__aeabi_dsub>
 8003d24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003d26:	4606      	mov	r6, r0
 8003d28:	3330      	adds	r3, #48	; 0x30
 8003d2a:	f804 3b01 	strb.w	r3, [r4], #1
 8003d2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003d30:	460f      	mov	r7, r1
 8003d32:	429c      	cmp	r4, r3
 8003d34:	f04f 0200 	mov.w	r2, #0
 8003d38:	d124      	bne.n	8003d84 <_dtoa_r+0x64c>
 8003d3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003d3e:	4bb0      	ldr	r3, [pc, #704]	; (8004000 <_dtoa_r+0x8c8>)
 8003d40:	f7fc fa14 	bl	800016c <__adddf3>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4630      	mov	r0, r6
 8003d4a:	4639      	mov	r1, r7
 8003d4c:	f7fc fe54 	bl	80009f8 <__aeabi_dcmpgt>
 8003d50:	2800      	cmp	r0, #0
 8003d52:	d163      	bne.n	8003e1c <_dtoa_r+0x6e4>
 8003d54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003d58:	2000      	movs	r0, #0
 8003d5a:	49a9      	ldr	r1, [pc, #676]	; (8004000 <_dtoa_r+0x8c8>)
 8003d5c:	f7fc fa04 	bl	8000168 <__aeabi_dsub>
 8003d60:	4602      	mov	r2, r0
 8003d62:	460b      	mov	r3, r1
 8003d64:	4630      	mov	r0, r6
 8003d66:	4639      	mov	r1, r7
 8003d68:	f7fc fe28 	bl	80009bc <__aeabi_dcmplt>
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	f43f af1d 	beq.w	8003bac <_dtoa_r+0x474>
 8003d72:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003d74:	1e7b      	subs	r3, r7, #1
 8003d76:	9314      	str	r3, [sp, #80]	; 0x50
 8003d78:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8003d7c:	2b30      	cmp	r3, #48	; 0x30
 8003d7e:	d0f8      	beq.n	8003d72 <_dtoa_r+0x63a>
 8003d80:	46c2      	mov	sl, r8
 8003d82:	e03b      	b.n	8003dfc <_dtoa_r+0x6c4>
 8003d84:	4b9f      	ldr	r3, [pc, #636]	; (8004004 <_dtoa_r+0x8cc>)
 8003d86:	f7fc fba7 	bl	80004d8 <__aeabi_dmul>
 8003d8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003d8e:	e7bc      	b.n	8003d0a <_dtoa_r+0x5d2>
 8003d90:	9f03      	ldr	r7, [sp, #12]
 8003d92:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003d96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003d9a:	4640      	mov	r0, r8
 8003d9c:	4649      	mov	r1, r9
 8003d9e:	f7fc fcc5 	bl	800072c <__aeabi_ddiv>
 8003da2:	f7fc fe49 	bl	8000a38 <__aeabi_d2iz>
 8003da6:	4604      	mov	r4, r0
 8003da8:	f7fc fb2c 	bl	8000404 <__aeabi_i2d>
 8003dac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003db0:	f7fc fb92 	bl	80004d8 <__aeabi_dmul>
 8003db4:	4602      	mov	r2, r0
 8003db6:	460b      	mov	r3, r1
 8003db8:	4640      	mov	r0, r8
 8003dba:	4649      	mov	r1, r9
 8003dbc:	f7fc f9d4 	bl	8000168 <__aeabi_dsub>
 8003dc0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003dc4:	f807 6b01 	strb.w	r6, [r7], #1
 8003dc8:	9e03      	ldr	r6, [sp, #12]
 8003dca:	f8dd c020 	ldr.w	ip, [sp, #32]
 8003dce:	1bbe      	subs	r6, r7, r6
 8003dd0:	45b4      	cmp	ip, r6
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	d136      	bne.n	8003e46 <_dtoa_r+0x70e>
 8003dd8:	f7fc f9c8 	bl	800016c <__adddf3>
 8003ddc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003de0:	4680      	mov	r8, r0
 8003de2:	4689      	mov	r9, r1
 8003de4:	f7fc fe08 	bl	80009f8 <__aeabi_dcmpgt>
 8003de8:	bb58      	cbnz	r0, 8003e42 <_dtoa_r+0x70a>
 8003dea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003dee:	4640      	mov	r0, r8
 8003df0:	4649      	mov	r1, r9
 8003df2:	f7fc fdd9 	bl	80009a8 <__aeabi_dcmpeq>
 8003df6:	b108      	cbz	r0, 8003dfc <_dtoa_r+0x6c4>
 8003df8:	07e1      	lsls	r1, r4, #31
 8003dfa:	d422      	bmi.n	8003e42 <_dtoa_r+0x70a>
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	4659      	mov	r1, fp
 8003e00:	f000 faf0 	bl	80043e4 <_Bfree>
 8003e04:	2300      	movs	r3, #0
 8003e06:	703b      	strb	r3, [r7, #0]
 8003e08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8003e0a:	f10a 0001 	add.w	r0, sl, #1
 8003e0e:	6018      	str	r0, [r3, #0]
 8003e10:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f43f acde 	beq.w	80037d4 <_dtoa_r+0x9c>
 8003e18:	601f      	str	r7, [r3, #0]
 8003e1a:	e4db      	b.n	80037d4 <_dtoa_r+0x9c>
 8003e1c:	4627      	mov	r7, r4
 8003e1e:	463b      	mov	r3, r7
 8003e20:	461f      	mov	r7, r3
 8003e22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003e26:	2a39      	cmp	r2, #57	; 0x39
 8003e28:	d107      	bne.n	8003e3a <_dtoa_r+0x702>
 8003e2a:	9a03      	ldr	r2, [sp, #12]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d1f7      	bne.n	8003e20 <_dtoa_r+0x6e8>
 8003e30:	2230      	movs	r2, #48	; 0x30
 8003e32:	9903      	ldr	r1, [sp, #12]
 8003e34:	f108 0801 	add.w	r8, r8, #1
 8003e38:	700a      	strb	r2, [r1, #0]
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	3201      	adds	r2, #1
 8003e3e:	701a      	strb	r2, [r3, #0]
 8003e40:	e79e      	b.n	8003d80 <_dtoa_r+0x648>
 8003e42:	46d0      	mov	r8, sl
 8003e44:	e7eb      	b.n	8003e1e <_dtoa_r+0x6e6>
 8003e46:	2200      	movs	r2, #0
 8003e48:	4b6e      	ldr	r3, [pc, #440]	; (8004004 <_dtoa_r+0x8cc>)
 8003e4a:	f7fc fb45 	bl	80004d8 <__aeabi_dmul>
 8003e4e:	2200      	movs	r2, #0
 8003e50:	2300      	movs	r3, #0
 8003e52:	4680      	mov	r8, r0
 8003e54:	4689      	mov	r9, r1
 8003e56:	f7fc fda7 	bl	80009a8 <__aeabi_dcmpeq>
 8003e5a:	2800      	cmp	r0, #0
 8003e5c:	d09b      	beq.n	8003d96 <_dtoa_r+0x65e>
 8003e5e:	e7cd      	b.n	8003dfc <_dtoa_r+0x6c4>
 8003e60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003e62:	2a00      	cmp	r2, #0
 8003e64:	f000 80d0 	beq.w	8004008 <_dtoa_r+0x8d0>
 8003e68:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003e6a:	2a01      	cmp	r2, #1
 8003e6c:	f300 80ae 	bgt.w	8003fcc <_dtoa_r+0x894>
 8003e70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003e72:	2a00      	cmp	r2, #0
 8003e74:	f000 80a6 	beq.w	8003fc4 <_dtoa_r+0x88c>
 8003e78:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003e7c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003e7e:	9f06      	ldr	r7, [sp, #24]
 8003e80:	9a06      	ldr	r2, [sp, #24]
 8003e82:	2101      	movs	r1, #1
 8003e84:	441a      	add	r2, r3
 8003e86:	9206      	str	r2, [sp, #24]
 8003e88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	441a      	add	r2, r3
 8003e8e:	9209      	str	r2, [sp, #36]	; 0x24
 8003e90:	f000 fb5e 	bl	8004550 <__i2b>
 8003e94:	4606      	mov	r6, r0
 8003e96:	2f00      	cmp	r7, #0
 8003e98:	dd0c      	ble.n	8003eb4 <_dtoa_r+0x77c>
 8003e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	dd09      	ble.n	8003eb4 <_dtoa_r+0x77c>
 8003ea0:	42bb      	cmp	r3, r7
 8003ea2:	bfa8      	it	ge
 8003ea4:	463b      	movge	r3, r7
 8003ea6:	9a06      	ldr	r2, [sp, #24]
 8003ea8:	1aff      	subs	r7, r7, r3
 8003eaa:	1ad2      	subs	r2, r2, r3
 8003eac:	9206      	str	r2, [sp, #24]
 8003eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8003eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eb6:	b1f3      	cbz	r3, 8003ef6 <_dtoa_r+0x7be>
 8003eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 80a8 	beq.w	8004010 <_dtoa_r+0x8d8>
 8003ec0:	2c00      	cmp	r4, #0
 8003ec2:	dd10      	ble.n	8003ee6 <_dtoa_r+0x7ae>
 8003ec4:	4631      	mov	r1, r6
 8003ec6:	4622      	mov	r2, r4
 8003ec8:	4628      	mov	r0, r5
 8003eca:	f000 fbff 	bl	80046cc <__pow5mult>
 8003ece:	465a      	mov	r2, fp
 8003ed0:	4601      	mov	r1, r0
 8003ed2:	4606      	mov	r6, r0
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	f000 fb51 	bl	800457c <__multiply>
 8003eda:	4680      	mov	r8, r0
 8003edc:	4659      	mov	r1, fp
 8003ede:	4628      	mov	r0, r5
 8003ee0:	f000 fa80 	bl	80043e4 <_Bfree>
 8003ee4:	46c3      	mov	fp, r8
 8003ee6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ee8:	1b1a      	subs	r2, r3, r4
 8003eea:	d004      	beq.n	8003ef6 <_dtoa_r+0x7be>
 8003eec:	4659      	mov	r1, fp
 8003eee:	4628      	mov	r0, r5
 8003ef0:	f000 fbec 	bl	80046cc <__pow5mult>
 8003ef4:	4683      	mov	fp, r0
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	4628      	mov	r0, r5
 8003efa:	f000 fb29 	bl	8004550 <__i2b>
 8003efe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003f00:	4604      	mov	r4, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f340 8086 	ble.w	8004014 <_dtoa_r+0x8dc>
 8003f08:	461a      	mov	r2, r3
 8003f0a:	4601      	mov	r1, r0
 8003f0c:	4628      	mov	r0, r5
 8003f0e:	f000 fbdd 	bl	80046cc <__pow5mult>
 8003f12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003f14:	4604      	mov	r4, r0
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	dd7f      	ble.n	800401a <_dtoa_r+0x8e2>
 8003f1a:	f04f 0800 	mov.w	r8, #0
 8003f1e:	6923      	ldr	r3, [r4, #16]
 8003f20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f24:	6918      	ldr	r0, [r3, #16]
 8003f26:	f000 fac5 	bl	80044b4 <__hi0bits>
 8003f2a:	f1c0 0020 	rsb	r0, r0, #32
 8003f2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f30:	4418      	add	r0, r3
 8003f32:	f010 001f 	ands.w	r0, r0, #31
 8003f36:	f000 8092 	beq.w	800405e <_dtoa_r+0x926>
 8003f3a:	f1c0 0320 	rsb	r3, r0, #32
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	f340 808a 	ble.w	8004058 <_dtoa_r+0x920>
 8003f44:	f1c0 001c 	rsb	r0, r0, #28
 8003f48:	9b06      	ldr	r3, [sp, #24]
 8003f4a:	4407      	add	r7, r0
 8003f4c:	4403      	add	r3, r0
 8003f4e:	9306      	str	r3, [sp, #24]
 8003f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f52:	4403      	add	r3, r0
 8003f54:	9309      	str	r3, [sp, #36]	; 0x24
 8003f56:	9b06      	ldr	r3, [sp, #24]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	dd05      	ble.n	8003f68 <_dtoa_r+0x830>
 8003f5c:	4659      	mov	r1, fp
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4628      	mov	r0, r5
 8003f62:	f000 fc0d 	bl	8004780 <__lshift>
 8003f66:	4683      	mov	fp, r0
 8003f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	dd05      	ble.n	8003f7a <_dtoa_r+0x842>
 8003f6e:	4621      	mov	r1, r4
 8003f70:	461a      	mov	r2, r3
 8003f72:	4628      	mov	r0, r5
 8003f74:	f000 fc04 	bl	8004780 <__lshift>
 8003f78:	4604      	mov	r4, r0
 8003f7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d070      	beq.n	8004062 <_dtoa_r+0x92a>
 8003f80:	4621      	mov	r1, r4
 8003f82:	4658      	mov	r0, fp
 8003f84:	f000 fc6c 	bl	8004860 <__mcmp>
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	da6a      	bge.n	8004062 <_dtoa_r+0x92a>
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	4659      	mov	r1, fp
 8003f90:	220a      	movs	r2, #10
 8003f92:	4628      	mov	r0, r5
 8003f94:	f000 fa48 	bl	8004428 <__multadd>
 8003f98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f9a:	4683      	mov	fp, r0
 8003f9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 8194 	beq.w	80042ce <_dtoa_r+0xb96>
 8003fa6:	4631      	mov	r1, r6
 8003fa8:	2300      	movs	r3, #0
 8003faa:	220a      	movs	r2, #10
 8003fac:	4628      	mov	r0, r5
 8003fae:	f000 fa3b 	bl	8004428 <__multadd>
 8003fb2:	f1b9 0f00 	cmp.w	r9, #0
 8003fb6:	4606      	mov	r6, r0
 8003fb8:	f300 8093 	bgt.w	80040e2 <_dtoa_r+0x9aa>
 8003fbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	dc57      	bgt.n	8004072 <_dtoa_r+0x93a>
 8003fc2:	e08e      	b.n	80040e2 <_dtoa_r+0x9aa>
 8003fc4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003fc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003fca:	e757      	b.n	8003e7c <_dtoa_r+0x744>
 8003fcc:	9b08      	ldr	r3, [sp, #32]
 8003fce:	1e5c      	subs	r4, r3, #1
 8003fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003fd2:	42a3      	cmp	r3, r4
 8003fd4:	bfb7      	itett	lt
 8003fd6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003fd8:	1b1c      	subge	r4, r3, r4
 8003fda:	1ae2      	sublt	r2, r4, r3
 8003fdc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003fde:	bfbe      	ittt	lt
 8003fe0:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003fe2:	189b      	addlt	r3, r3, r2
 8003fe4:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003fe6:	9b08      	ldr	r3, [sp, #32]
 8003fe8:	bfb8      	it	lt
 8003fea:	2400      	movlt	r4, #0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	bfbb      	ittet	lt
 8003ff0:	9b06      	ldrlt	r3, [sp, #24]
 8003ff2:	9a08      	ldrlt	r2, [sp, #32]
 8003ff4:	9f06      	ldrge	r7, [sp, #24]
 8003ff6:	1a9f      	sublt	r7, r3, r2
 8003ff8:	bfac      	ite	ge
 8003ffa:	9b08      	ldrge	r3, [sp, #32]
 8003ffc:	2300      	movlt	r3, #0
 8003ffe:	e73f      	b.n	8003e80 <_dtoa_r+0x748>
 8004000:	3fe00000 	.word	0x3fe00000
 8004004:	40240000 	.word	0x40240000
 8004008:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800400a:	9f06      	ldr	r7, [sp, #24]
 800400c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800400e:	e742      	b.n	8003e96 <_dtoa_r+0x75e>
 8004010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004012:	e76b      	b.n	8003eec <_dtoa_r+0x7b4>
 8004014:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004016:	2b01      	cmp	r3, #1
 8004018:	dc19      	bgt.n	800404e <_dtoa_r+0x916>
 800401a:	9b04      	ldr	r3, [sp, #16]
 800401c:	b9bb      	cbnz	r3, 800404e <_dtoa_r+0x916>
 800401e:	9b05      	ldr	r3, [sp, #20]
 8004020:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004024:	b99b      	cbnz	r3, 800404e <_dtoa_r+0x916>
 8004026:	9b05      	ldr	r3, [sp, #20]
 8004028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800402c:	0d1b      	lsrs	r3, r3, #20
 800402e:	051b      	lsls	r3, r3, #20
 8004030:	b183      	cbz	r3, 8004054 <_dtoa_r+0x91c>
 8004032:	f04f 0801 	mov.w	r8, #1
 8004036:	9b06      	ldr	r3, [sp, #24]
 8004038:	3301      	adds	r3, #1
 800403a:	9306      	str	r3, [sp, #24]
 800403c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800403e:	3301      	adds	r3, #1
 8004040:	9309      	str	r3, [sp, #36]	; 0x24
 8004042:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004044:	2b00      	cmp	r3, #0
 8004046:	f47f af6a 	bne.w	8003f1e <_dtoa_r+0x7e6>
 800404a:	2001      	movs	r0, #1
 800404c:	e76f      	b.n	8003f2e <_dtoa_r+0x7f6>
 800404e:	f04f 0800 	mov.w	r8, #0
 8004052:	e7f6      	b.n	8004042 <_dtoa_r+0x90a>
 8004054:	4698      	mov	r8, r3
 8004056:	e7f4      	b.n	8004042 <_dtoa_r+0x90a>
 8004058:	f43f af7d 	beq.w	8003f56 <_dtoa_r+0x81e>
 800405c:	4618      	mov	r0, r3
 800405e:	301c      	adds	r0, #28
 8004060:	e772      	b.n	8003f48 <_dtoa_r+0x810>
 8004062:	9b08      	ldr	r3, [sp, #32]
 8004064:	2b00      	cmp	r3, #0
 8004066:	dc36      	bgt.n	80040d6 <_dtoa_r+0x99e>
 8004068:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800406a:	2b02      	cmp	r3, #2
 800406c:	dd33      	ble.n	80040d6 <_dtoa_r+0x99e>
 800406e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004072:	f1b9 0f00 	cmp.w	r9, #0
 8004076:	d10d      	bne.n	8004094 <_dtoa_r+0x95c>
 8004078:	4621      	mov	r1, r4
 800407a:	464b      	mov	r3, r9
 800407c:	2205      	movs	r2, #5
 800407e:	4628      	mov	r0, r5
 8004080:	f000 f9d2 	bl	8004428 <__multadd>
 8004084:	4601      	mov	r1, r0
 8004086:	4604      	mov	r4, r0
 8004088:	4658      	mov	r0, fp
 800408a:	f000 fbe9 	bl	8004860 <__mcmp>
 800408e:	2800      	cmp	r0, #0
 8004090:	f73f adb8 	bgt.w	8003c04 <_dtoa_r+0x4cc>
 8004094:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004096:	9f03      	ldr	r7, [sp, #12]
 8004098:	ea6f 0a03 	mvn.w	sl, r3
 800409c:	f04f 0800 	mov.w	r8, #0
 80040a0:	4621      	mov	r1, r4
 80040a2:	4628      	mov	r0, r5
 80040a4:	f000 f99e 	bl	80043e4 <_Bfree>
 80040a8:	2e00      	cmp	r6, #0
 80040aa:	f43f aea7 	beq.w	8003dfc <_dtoa_r+0x6c4>
 80040ae:	f1b8 0f00 	cmp.w	r8, #0
 80040b2:	d005      	beq.n	80040c0 <_dtoa_r+0x988>
 80040b4:	45b0      	cmp	r8, r6
 80040b6:	d003      	beq.n	80040c0 <_dtoa_r+0x988>
 80040b8:	4641      	mov	r1, r8
 80040ba:	4628      	mov	r0, r5
 80040bc:	f000 f992 	bl	80043e4 <_Bfree>
 80040c0:	4631      	mov	r1, r6
 80040c2:	4628      	mov	r0, r5
 80040c4:	f000 f98e 	bl	80043e4 <_Bfree>
 80040c8:	e698      	b.n	8003dfc <_dtoa_r+0x6c4>
 80040ca:	2400      	movs	r4, #0
 80040cc:	4626      	mov	r6, r4
 80040ce:	e7e1      	b.n	8004094 <_dtoa_r+0x95c>
 80040d0:	46c2      	mov	sl, r8
 80040d2:	4626      	mov	r6, r4
 80040d4:	e596      	b.n	8003c04 <_dtoa_r+0x4cc>
 80040d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 80fd 	beq.w	80042dc <_dtoa_r+0xba4>
 80040e2:	2f00      	cmp	r7, #0
 80040e4:	dd05      	ble.n	80040f2 <_dtoa_r+0x9ba>
 80040e6:	4631      	mov	r1, r6
 80040e8:	463a      	mov	r2, r7
 80040ea:	4628      	mov	r0, r5
 80040ec:	f000 fb48 	bl	8004780 <__lshift>
 80040f0:	4606      	mov	r6, r0
 80040f2:	f1b8 0f00 	cmp.w	r8, #0
 80040f6:	d05c      	beq.n	80041b2 <_dtoa_r+0xa7a>
 80040f8:	4628      	mov	r0, r5
 80040fa:	6871      	ldr	r1, [r6, #4]
 80040fc:	f000 f932 	bl	8004364 <_Balloc>
 8004100:	4607      	mov	r7, r0
 8004102:	b928      	cbnz	r0, 8004110 <_dtoa_r+0x9d8>
 8004104:	4602      	mov	r2, r0
 8004106:	f240 21ea 	movw	r1, #746	; 0x2ea
 800410a:	4b7f      	ldr	r3, [pc, #508]	; (8004308 <_dtoa_r+0xbd0>)
 800410c:	f7ff bb28 	b.w	8003760 <_dtoa_r+0x28>
 8004110:	6932      	ldr	r2, [r6, #16]
 8004112:	f106 010c 	add.w	r1, r6, #12
 8004116:	3202      	adds	r2, #2
 8004118:	0092      	lsls	r2, r2, #2
 800411a:	300c      	adds	r0, #12
 800411c:	f000 f914 	bl	8004348 <memcpy>
 8004120:	2201      	movs	r2, #1
 8004122:	4639      	mov	r1, r7
 8004124:	4628      	mov	r0, r5
 8004126:	f000 fb2b 	bl	8004780 <__lshift>
 800412a:	46b0      	mov	r8, r6
 800412c:	4606      	mov	r6, r0
 800412e:	9b03      	ldr	r3, [sp, #12]
 8004130:	3301      	adds	r3, #1
 8004132:	9308      	str	r3, [sp, #32]
 8004134:	9b03      	ldr	r3, [sp, #12]
 8004136:	444b      	add	r3, r9
 8004138:	930a      	str	r3, [sp, #40]	; 0x28
 800413a:	9b04      	ldr	r3, [sp, #16]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	9309      	str	r3, [sp, #36]	; 0x24
 8004142:	9b08      	ldr	r3, [sp, #32]
 8004144:	4621      	mov	r1, r4
 8004146:	3b01      	subs	r3, #1
 8004148:	4658      	mov	r0, fp
 800414a:	9304      	str	r3, [sp, #16]
 800414c:	f7ff fa68 	bl	8003620 <quorem>
 8004150:	4603      	mov	r3, r0
 8004152:	4641      	mov	r1, r8
 8004154:	3330      	adds	r3, #48	; 0x30
 8004156:	9006      	str	r0, [sp, #24]
 8004158:	4658      	mov	r0, fp
 800415a:	930b      	str	r3, [sp, #44]	; 0x2c
 800415c:	f000 fb80 	bl	8004860 <__mcmp>
 8004160:	4632      	mov	r2, r6
 8004162:	4681      	mov	r9, r0
 8004164:	4621      	mov	r1, r4
 8004166:	4628      	mov	r0, r5
 8004168:	f000 fb96 	bl	8004898 <__mdiff>
 800416c:	68c2      	ldr	r2, [r0, #12]
 800416e:	4607      	mov	r7, r0
 8004170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004172:	bb02      	cbnz	r2, 80041b6 <_dtoa_r+0xa7e>
 8004174:	4601      	mov	r1, r0
 8004176:	4658      	mov	r0, fp
 8004178:	f000 fb72 	bl	8004860 <__mcmp>
 800417c:	4602      	mov	r2, r0
 800417e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004180:	4639      	mov	r1, r7
 8004182:	4628      	mov	r0, r5
 8004184:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8004188:	f000 f92c 	bl	80043e4 <_Bfree>
 800418c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800418e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004190:	9f08      	ldr	r7, [sp, #32]
 8004192:	ea43 0102 	orr.w	r1, r3, r2
 8004196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004198:	430b      	orrs	r3, r1
 800419a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800419c:	d10d      	bne.n	80041ba <_dtoa_r+0xa82>
 800419e:	2b39      	cmp	r3, #57	; 0x39
 80041a0:	d029      	beq.n	80041f6 <_dtoa_r+0xabe>
 80041a2:	f1b9 0f00 	cmp.w	r9, #0
 80041a6:	dd01      	ble.n	80041ac <_dtoa_r+0xa74>
 80041a8:	9b06      	ldr	r3, [sp, #24]
 80041aa:	3331      	adds	r3, #49	; 0x31
 80041ac:	9a04      	ldr	r2, [sp, #16]
 80041ae:	7013      	strb	r3, [r2, #0]
 80041b0:	e776      	b.n	80040a0 <_dtoa_r+0x968>
 80041b2:	4630      	mov	r0, r6
 80041b4:	e7b9      	b.n	800412a <_dtoa_r+0x9f2>
 80041b6:	2201      	movs	r2, #1
 80041b8:	e7e2      	b.n	8004180 <_dtoa_r+0xa48>
 80041ba:	f1b9 0f00 	cmp.w	r9, #0
 80041be:	db06      	blt.n	80041ce <_dtoa_r+0xa96>
 80041c0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80041c2:	ea41 0909 	orr.w	r9, r1, r9
 80041c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041c8:	ea59 0101 	orrs.w	r1, r9, r1
 80041cc:	d120      	bne.n	8004210 <_dtoa_r+0xad8>
 80041ce:	2a00      	cmp	r2, #0
 80041d0:	ddec      	ble.n	80041ac <_dtoa_r+0xa74>
 80041d2:	4659      	mov	r1, fp
 80041d4:	2201      	movs	r2, #1
 80041d6:	4628      	mov	r0, r5
 80041d8:	9308      	str	r3, [sp, #32]
 80041da:	f000 fad1 	bl	8004780 <__lshift>
 80041de:	4621      	mov	r1, r4
 80041e0:	4683      	mov	fp, r0
 80041e2:	f000 fb3d 	bl	8004860 <__mcmp>
 80041e6:	2800      	cmp	r0, #0
 80041e8:	9b08      	ldr	r3, [sp, #32]
 80041ea:	dc02      	bgt.n	80041f2 <_dtoa_r+0xaba>
 80041ec:	d1de      	bne.n	80041ac <_dtoa_r+0xa74>
 80041ee:	07da      	lsls	r2, r3, #31
 80041f0:	d5dc      	bpl.n	80041ac <_dtoa_r+0xa74>
 80041f2:	2b39      	cmp	r3, #57	; 0x39
 80041f4:	d1d8      	bne.n	80041a8 <_dtoa_r+0xa70>
 80041f6:	2339      	movs	r3, #57	; 0x39
 80041f8:	9a04      	ldr	r2, [sp, #16]
 80041fa:	7013      	strb	r3, [r2, #0]
 80041fc:	463b      	mov	r3, r7
 80041fe:	461f      	mov	r7, r3
 8004200:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004204:	3b01      	subs	r3, #1
 8004206:	2a39      	cmp	r2, #57	; 0x39
 8004208:	d050      	beq.n	80042ac <_dtoa_r+0xb74>
 800420a:	3201      	adds	r2, #1
 800420c:	701a      	strb	r2, [r3, #0]
 800420e:	e747      	b.n	80040a0 <_dtoa_r+0x968>
 8004210:	2a00      	cmp	r2, #0
 8004212:	dd03      	ble.n	800421c <_dtoa_r+0xae4>
 8004214:	2b39      	cmp	r3, #57	; 0x39
 8004216:	d0ee      	beq.n	80041f6 <_dtoa_r+0xabe>
 8004218:	3301      	adds	r3, #1
 800421a:	e7c7      	b.n	80041ac <_dtoa_r+0xa74>
 800421c:	9a08      	ldr	r2, [sp, #32]
 800421e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004220:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004224:	428a      	cmp	r2, r1
 8004226:	d02a      	beq.n	800427e <_dtoa_r+0xb46>
 8004228:	4659      	mov	r1, fp
 800422a:	2300      	movs	r3, #0
 800422c:	220a      	movs	r2, #10
 800422e:	4628      	mov	r0, r5
 8004230:	f000 f8fa 	bl	8004428 <__multadd>
 8004234:	45b0      	cmp	r8, r6
 8004236:	4683      	mov	fp, r0
 8004238:	f04f 0300 	mov.w	r3, #0
 800423c:	f04f 020a 	mov.w	r2, #10
 8004240:	4641      	mov	r1, r8
 8004242:	4628      	mov	r0, r5
 8004244:	d107      	bne.n	8004256 <_dtoa_r+0xb1e>
 8004246:	f000 f8ef 	bl	8004428 <__multadd>
 800424a:	4680      	mov	r8, r0
 800424c:	4606      	mov	r6, r0
 800424e:	9b08      	ldr	r3, [sp, #32]
 8004250:	3301      	adds	r3, #1
 8004252:	9308      	str	r3, [sp, #32]
 8004254:	e775      	b.n	8004142 <_dtoa_r+0xa0a>
 8004256:	f000 f8e7 	bl	8004428 <__multadd>
 800425a:	4631      	mov	r1, r6
 800425c:	4680      	mov	r8, r0
 800425e:	2300      	movs	r3, #0
 8004260:	220a      	movs	r2, #10
 8004262:	4628      	mov	r0, r5
 8004264:	f000 f8e0 	bl	8004428 <__multadd>
 8004268:	4606      	mov	r6, r0
 800426a:	e7f0      	b.n	800424e <_dtoa_r+0xb16>
 800426c:	f1b9 0f00 	cmp.w	r9, #0
 8004270:	bfcc      	ite	gt
 8004272:	464f      	movgt	r7, r9
 8004274:	2701      	movle	r7, #1
 8004276:	f04f 0800 	mov.w	r8, #0
 800427a:	9a03      	ldr	r2, [sp, #12]
 800427c:	4417      	add	r7, r2
 800427e:	4659      	mov	r1, fp
 8004280:	2201      	movs	r2, #1
 8004282:	4628      	mov	r0, r5
 8004284:	9308      	str	r3, [sp, #32]
 8004286:	f000 fa7b 	bl	8004780 <__lshift>
 800428a:	4621      	mov	r1, r4
 800428c:	4683      	mov	fp, r0
 800428e:	f000 fae7 	bl	8004860 <__mcmp>
 8004292:	2800      	cmp	r0, #0
 8004294:	dcb2      	bgt.n	80041fc <_dtoa_r+0xac4>
 8004296:	d102      	bne.n	800429e <_dtoa_r+0xb66>
 8004298:	9b08      	ldr	r3, [sp, #32]
 800429a:	07db      	lsls	r3, r3, #31
 800429c:	d4ae      	bmi.n	80041fc <_dtoa_r+0xac4>
 800429e:	463b      	mov	r3, r7
 80042a0:	461f      	mov	r7, r3
 80042a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80042a6:	2a30      	cmp	r2, #48	; 0x30
 80042a8:	d0fa      	beq.n	80042a0 <_dtoa_r+0xb68>
 80042aa:	e6f9      	b.n	80040a0 <_dtoa_r+0x968>
 80042ac:	9a03      	ldr	r2, [sp, #12]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d1a5      	bne.n	80041fe <_dtoa_r+0xac6>
 80042b2:	2331      	movs	r3, #49	; 0x31
 80042b4:	f10a 0a01 	add.w	sl, sl, #1
 80042b8:	e779      	b.n	80041ae <_dtoa_r+0xa76>
 80042ba:	4b14      	ldr	r3, [pc, #80]	; (800430c <_dtoa_r+0xbd4>)
 80042bc:	f7ff baa8 	b.w	8003810 <_dtoa_r+0xd8>
 80042c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	f47f aa81 	bne.w	80037ca <_dtoa_r+0x92>
 80042c8:	4b11      	ldr	r3, [pc, #68]	; (8004310 <_dtoa_r+0xbd8>)
 80042ca:	f7ff baa1 	b.w	8003810 <_dtoa_r+0xd8>
 80042ce:	f1b9 0f00 	cmp.w	r9, #0
 80042d2:	dc03      	bgt.n	80042dc <_dtoa_r+0xba4>
 80042d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	f73f aecb 	bgt.w	8004072 <_dtoa_r+0x93a>
 80042dc:	9f03      	ldr	r7, [sp, #12]
 80042de:	4621      	mov	r1, r4
 80042e0:	4658      	mov	r0, fp
 80042e2:	f7ff f99d 	bl	8003620 <quorem>
 80042e6:	9a03      	ldr	r2, [sp, #12]
 80042e8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80042ec:	f807 3b01 	strb.w	r3, [r7], #1
 80042f0:	1aba      	subs	r2, r7, r2
 80042f2:	4591      	cmp	r9, r2
 80042f4:	ddba      	ble.n	800426c <_dtoa_r+0xb34>
 80042f6:	4659      	mov	r1, fp
 80042f8:	2300      	movs	r3, #0
 80042fa:	220a      	movs	r2, #10
 80042fc:	4628      	mov	r0, r5
 80042fe:	f000 f893 	bl	8004428 <__multadd>
 8004302:	4683      	mov	fp, r0
 8004304:	e7eb      	b.n	80042de <_dtoa_r+0xba6>
 8004306:	bf00      	nop
 8004308:	08005c57 	.word	0x08005c57
 800430c:	08005bb4 	.word	0x08005bb4
 8004310:	08005bd8 	.word	0x08005bd8

08004314 <_localeconv_r>:
 8004314:	4800      	ldr	r0, [pc, #0]	; (8004318 <_localeconv_r+0x4>)
 8004316:	4770      	bx	lr
 8004318:	20000160 	.word	0x20000160

0800431c <malloc>:
 800431c:	4b02      	ldr	r3, [pc, #8]	; (8004328 <malloc+0xc>)
 800431e:	4601      	mov	r1, r0
 8004320:	6818      	ldr	r0, [r3, #0]
 8004322:	f000 bc1d 	b.w	8004b60 <_malloc_r>
 8004326:	bf00      	nop
 8004328:	2000000c 	.word	0x2000000c

0800432c <memchr>:
 800432c:	4603      	mov	r3, r0
 800432e:	b510      	push	{r4, lr}
 8004330:	b2c9      	uxtb	r1, r1
 8004332:	4402      	add	r2, r0
 8004334:	4293      	cmp	r3, r2
 8004336:	4618      	mov	r0, r3
 8004338:	d101      	bne.n	800433e <memchr+0x12>
 800433a:	2000      	movs	r0, #0
 800433c:	e003      	b.n	8004346 <memchr+0x1a>
 800433e:	7804      	ldrb	r4, [r0, #0]
 8004340:	3301      	adds	r3, #1
 8004342:	428c      	cmp	r4, r1
 8004344:	d1f6      	bne.n	8004334 <memchr+0x8>
 8004346:	bd10      	pop	{r4, pc}

08004348 <memcpy>:
 8004348:	440a      	add	r2, r1
 800434a:	4291      	cmp	r1, r2
 800434c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004350:	d100      	bne.n	8004354 <memcpy+0xc>
 8004352:	4770      	bx	lr
 8004354:	b510      	push	{r4, lr}
 8004356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800435a:	4291      	cmp	r1, r2
 800435c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004360:	d1f9      	bne.n	8004356 <memcpy+0xe>
 8004362:	bd10      	pop	{r4, pc}

08004364 <_Balloc>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004368:	4604      	mov	r4, r0
 800436a:	460d      	mov	r5, r1
 800436c:	b976      	cbnz	r6, 800438c <_Balloc+0x28>
 800436e:	2010      	movs	r0, #16
 8004370:	f7ff ffd4 	bl	800431c <malloc>
 8004374:	4602      	mov	r2, r0
 8004376:	6260      	str	r0, [r4, #36]	; 0x24
 8004378:	b920      	cbnz	r0, 8004384 <_Balloc+0x20>
 800437a:	2166      	movs	r1, #102	; 0x66
 800437c:	4b17      	ldr	r3, [pc, #92]	; (80043dc <_Balloc+0x78>)
 800437e:	4818      	ldr	r0, [pc, #96]	; (80043e0 <_Balloc+0x7c>)
 8004380:	f000 fdce 	bl	8004f20 <__assert_func>
 8004384:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004388:	6006      	str	r6, [r0, #0]
 800438a:	60c6      	str	r6, [r0, #12]
 800438c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800438e:	68f3      	ldr	r3, [r6, #12]
 8004390:	b183      	cbz	r3, 80043b4 <_Balloc+0x50>
 8004392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800439a:	b9b8      	cbnz	r0, 80043cc <_Balloc+0x68>
 800439c:	2101      	movs	r1, #1
 800439e:	fa01 f605 	lsl.w	r6, r1, r5
 80043a2:	1d72      	adds	r2, r6, #5
 80043a4:	4620      	mov	r0, r4
 80043a6:	0092      	lsls	r2, r2, #2
 80043a8:	f000 fb5e 	bl	8004a68 <_calloc_r>
 80043ac:	b160      	cbz	r0, 80043c8 <_Balloc+0x64>
 80043ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80043b2:	e00e      	b.n	80043d2 <_Balloc+0x6e>
 80043b4:	2221      	movs	r2, #33	; 0x21
 80043b6:	2104      	movs	r1, #4
 80043b8:	4620      	mov	r0, r4
 80043ba:	f000 fb55 	bl	8004a68 <_calloc_r>
 80043be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043c0:	60f0      	str	r0, [r6, #12]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1e4      	bne.n	8004392 <_Balloc+0x2e>
 80043c8:	2000      	movs	r0, #0
 80043ca:	bd70      	pop	{r4, r5, r6, pc}
 80043cc:	6802      	ldr	r2, [r0, #0]
 80043ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80043d2:	2300      	movs	r3, #0
 80043d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80043d8:	e7f7      	b.n	80043ca <_Balloc+0x66>
 80043da:	bf00      	nop
 80043dc:	08005be5 	.word	0x08005be5
 80043e0:	08005c68 	.word	0x08005c68

080043e4 <_Bfree>:
 80043e4:	b570      	push	{r4, r5, r6, lr}
 80043e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80043e8:	4605      	mov	r5, r0
 80043ea:	460c      	mov	r4, r1
 80043ec:	b976      	cbnz	r6, 800440c <_Bfree+0x28>
 80043ee:	2010      	movs	r0, #16
 80043f0:	f7ff ff94 	bl	800431c <malloc>
 80043f4:	4602      	mov	r2, r0
 80043f6:	6268      	str	r0, [r5, #36]	; 0x24
 80043f8:	b920      	cbnz	r0, 8004404 <_Bfree+0x20>
 80043fa:	218a      	movs	r1, #138	; 0x8a
 80043fc:	4b08      	ldr	r3, [pc, #32]	; (8004420 <_Bfree+0x3c>)
 80043fe:	4809      	ldr	r0, [pc, #36]	; (8004424 <_Bfree+0x40>)
 8004400:	f000 fd8e 	bl	8004f20 <__assert_func>
 8004404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004408:	6006      	str	r6, [r0, #0]
 800440a:	60c6      	str	r6, [r0, #12]
 800440c:	b13c      	cbz	r4, 800441e <_Bfree+0x3a>
 800440e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004410:	6862      	ldr	r2, [r4, #4]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004418:	6021      	str	r1, [r4, #0]
 800441a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800441e:	bd70      	pop	{r4, r5, r6, pc}
 8004420:	08005be5 	.word	0x08005be5
 8004424:	08005c68 	.word	0x08005c68

08004428 <__multadd>:
 8004428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800442c:	4607      	mov	r7, r0
 800442e:	460c      	mov	r4, r1
 8004430:	461e      	mov	r6, r3
 8004432:	2000      	movs	r0, #0
 8004434:	690d      	ldr	r5, [r1, #16]
 8004436:	f101 0c14 	add.w	ip, r1, #20
 800443a:	f8dc 3000 	ldr.w	r3, [ip]
 800443e:	3001      	adds	r0, #1
 8004440:	b299      	uxth	r1, r3
 8004442:	fb02 6101 	mla	r1, r2, r1, r6
 8004446:	0c1e      	lsrs	r6, r3, #16
 8004448:	0c0b      	lsrs	r3, r1, #16
 800444a:	fb02 3306 	mla	r3, r2, r6, r3
 800444e:	b289      	uxth	r1, r1
 8004450:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004454:	4285      	cmp	r5, r0
 8004456:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800445a:	f84c 1b04 	str.w	r1, [ip], #4
 800445e:	dcec      	bgt.n	800443a <__multadd+0x12>
 8004460:	b30e      	cbz	r6, 80044a6 <__multadd+0x7e>
 8004462:	68a3      	ldr	r3, [r4, #8]
 8004464:	42ab      	cmp	r3, r5
 8004466:	dc19      	bgt.n	800449c <__multadd+0x74>
 8004468:	6861      	ldr	r1, [r4, #4]
 800446a:	4638      	mov	r0, r7
 800446c:	3101      	adds	r1, #1
 800446e:	f7ff ff79 	bl	8004364 <_Balloc>
 8004472:	4680      	mov	r8, r0
 8004474:	b928      	cbnz	r0, 8004482 <__multadd+0x5a>
 8004476:	4602      	mov	r2, r0
 8004478:	21b5      	movs	r1, #181	; 0xb5
 800447a:	4b0c      	ldr	r3, [pc, #48]	; (80044ac <__multadd+0x84>)
 800447c:	480c      	ldr	r0, [pc, #48]	; (80044b0 <__multadd+0x88>)
 800447e:	f000 fd4f 	bl	8004f20 <__assert_func>
 8004482:	6922      	ldr	r2, [r4, #16]
 8004484:	f104 010c 	add.w	r1, r4, #12
 8004488:	3202      	adds	r2, #2
 800448a:	0092      	lsls	r2, r2, #2
 800448c:	300c      	adds	r0, #12
 800448e:	f7ff ff5b 	bl	8004348 <memcpy>
 8004492:	4621      	mov	r1, r4
 8004494:	4638      	mov	r0, r7
 8004496:	f7ff ffa5 	bl	80043e4 <_Bfree>
 800449a:	4644      	mov	r4, r8
 800449c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80044a0:	3501      	adds	r5, #1
 80044a2:	615e      	str	r6, [r3, #20]
 80044a4:	6125      	str	r5, [r4, #16]
 80044a6:	4620      	mov	r0, r4
 80044a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80044ac:	08005c57 	.word	0x08005c57
 80044b0:	08005c68 	.word	0x08005c68

080044b4 <__hi0bits>:
 80044b4:	0c02      	lsrs	r2, r0, #16
 80044b6:	0412      	lsls	r2, r2, #16
 80044b8:	4603      	mov	r3, r0
 80044ba:	b9ca      	cbnz	r2, 80044f0 <__hi0bits+0x3c>
 80044bc:	0403      	lsls	r3, r0, #16
 80044be:	2010      	movs	r0, #16
 80044c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80044c4:	bf04      	itt	eq
 80044c6:	021b      	lsleq	r3, r3, #8
 80044c8:	3008      	addeq	r0, #8
 80044ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80044ce:	bf04      	itt	eq
 80044d0:	011b      	lsleq	r3, r3, #4
 80044d2:	3004      	addeq	r0, #4
 80044d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80044d8:	bf04      	itt	eq
 80044da:	009b      	lsleq	r3, r3, #2
 80044dc:	3002      	addeq	r0, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	db05      	blt.n	80044ee <__hi0bits+0x3a>
 80044e2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80044e6:	f100 0001 	add.w	r0, r0, #1
 80044ea:	bf08      	it	eq
 80044ec:	2020      	moveq	r0, #32
 80044ee:	4770      	bx	lr
 80044f0:	2000      	movs	r0, #0
 80044f2:	e7e5      	b.n	80044c0 <__hi0bits+0xc>

080044f4 <__lo0bits>:
 80044f4:	6803      	ldr	r3, [r0, #0]
 80044f6:	4602      	mov	r2, r0
 80044f8:	f013 0007 	ands.w	r0, r3, #7
 80044fc:	d00b      	beq.n	8004516 <__lo0bits+0x22>
 80044fe:	07d9      	lsls	r1, r3, #31
 8004500:	d421      	bmi.n	8004546 <__lo0bits+0x52>
 8004502:	0798      	lsls	r0, r3, #30
 8004504:	bf49      	itett	mi
 8004506:	085b      	lsrmi	r3, r3, #1
 8004508:	089b      	lsrpl	r3, r3, #2
 800450a:	2001      	movmi	r0, #1
 800450c:	6013      	strmi	r3, [r2, #0]
 800450e:	bf5c      	itt	pl
 8004510:	2002      	movpl	r0, #2
 8004512:	6013      	strpl	r3, [r2, #0]
 8004514:	4770      	bx	lr
 8004516:	b299      	uxth	r1, r3
 8004518:	b909      	cbnz	r1, 800451e <__lo0bits+0x2a>
 800451a:	2010      	movs	r0, #16
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	b2d9      	uxtb	r1, r3
 8004520:	b909      	cbnz	r1, 8004526 <__lo0bits+0x32>
 8004522:	3008      	adds	r0, #8
 8004524:	0a1b      	lsrs	r3, r3, #8
 8004526:	0719      	lsls	r1, r3, #28
 8004528:	bf04      	itt	eq
 800452a:	091b      	lsreq	r3, r3, #4
 800452c:	3004      	addeq	r0, #4
 800452e:	0799      	lsls	r1, r3, #30
 8004530:	bf04      	itt	eq
 8004532:	089b      	lsreq	r3, r3, #2
 8004534:	3002      	addeq	r0, #2
 8004536:	07d9      	lsls	r1, r3, #31
 8004538:	d403      	bmi.n	8004542 <__lo0bits+0x4e>
 800453a:	085b      	lsrs	r3, r3, #1
 800453c:	f100 0001 	add.w	r0, r0, #1
 8004540:	d003      	beq.n	800454a <__lo0bits+0x56>
 8004542:	6013      	str	r3, [r2, #0]
 8004544:	4770      	bx	lr
 8004546:	2000      	movs	r0, #0
 8004548:	4770      	bx	lr
 800454a:	2020      	movs	r0, #32
 800454c:	4770      	bx	lr
	...

08004550 <__i2b>:
 8004550:	b510      	push	{r4, lr}
 8004552:	460c      	mov	r4, r1
 8004554:	2101      	movs	r1, #1
 8004556:	f7ff ff05 	bl	8004364 <_Balloc>
 800455a:	4602      	mov	r2, r0
 800455c:	b928      	cbnz	r0, 800456a <__i2b+0x1a>
 800455e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004562:	4b04      	ldr	r3, [pc, #16]	; (8004574 <__i2b+0x24>)
 8004564:	4804      	ldr	r0, [pc, #16]	; (8004578 <__i2b+0x28>)
 8004566:	f000 fcdb 	bl	8004f20 <__assert_func>
 800456a:	2301      	movs	r3, #1
 800456c:	6144      	str	r4, [r0, #20]
 800456e:	6103      	str	r3, [r0, #16]
 8004570:	bd10      	pop	{r4, pc}
 8004572:	bf00      	nop
 8004574:	08005c57 	.word	0x08005c57
 8004578:	08005c68 	.word	0x08005c68

0800457c <__multiply>:
 800457c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004580:	4691      	mov	r9, r2
 8004582:	690a      	ldr	r2, [r1, #16]
 8004584:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004588:	460c      	mov	r4, r1
 800458a:	429a      	cmp	r2, r3
 800458c:	bfbe      	ittt	lt
 800458e:	460b      	movlt	r3, r1
 8004590:	464c      	movlt	r4, r9
 8004592:	4699      	movlt	r9, r3
 8004594:	6927      	ldr	r7, [r4, #16]
 8004596:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800459a:	68a3      	ldr	r3, [r4, #8]
 800459c:	6861      	ldr	r1, [r4, #4]
 800459e:	eb07 060a 	add.w	r6, r7, sl
 80045a2:	42b3      	cmp	r3, r6
 80045a4:	b085      	sub	sp, #20
 80045a6:	bfb8      	it	lt
 80045a8:	3101      	addlt	r1, #1
 80045aa:	f7ff fedb 	bl	8004364 <_Balloc>
 80045ae:	b930      	cbnz	r0, 80045be <__multiply+0x42>
 80045b0:	4602      	mov	r2, r0
 80045b2:	f240 115d 	movw	r1, #349	; 0x15d
 80045b6:	4b43      	ldr	r3, [pc, #268]	; (80046c4 <__multiply+0x148>)
 80045b8:	4843      	ldr	r0, [pc, #268]	; (80046c8 <__multiply+0x14c>)
 80045ba:	f000 fcb1 	bl	8004f20 <__assert_func>
 80045be:	f100 0514 	add.w	r5, r0, #20
 80045c2:	462b      	mov	r3, r5
 80045c4:	2200      	movs	r2, #0
 80045c6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80045ca:	4543      	cmp	r3, r8
 80045cc:	d321      	bcc.n	8004612 <__multiply+0x96>
 80045ce:	f104 0314 	add.w	r3, r4, #20
 80045d2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80045d6:	f109 0314 	add.w	r3, r9, #20
 80045da:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80045de:	9202      	str	r2, [sp, #8]
 80045e0:	1b3a      	subs	r2, r7, r4
 80045e2:	3a15      	subs	r2, #21
 80045e4:	f022 0203 	bic.w	r2, r2, #3
 80045e8:	3204      	adds	r2, #4
 80045ea:	f104 0115 	add.w	r1, r4, #21
 80045ee:	428f      	cmp	r7, r1
 80045f0:	bf38      	it	cc
 80045f2:	2204      	movcc	r2, #4
 80045f4:	9201      	str	r2, [sp, #4]
 80045f6:	9a02      	ldr	r2, [sp, #8]
 80045f8:	9303      	str	r3, [sp, #12]
 80045fa:	429a      	cmp	r2, r3
 80045fc:	d80c      	bhi.n	8004618 <__multiply+0x9c>
 80045fe:	2e00      	cmp	r6, #0
 8004600:	dd03      	ble.n	800460a <__multiply+0x8e>
 8004602:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004606:	2b00      	cmp	r3, #0
 8004608:	d059      	beq.n	80046be <__multiply+0x142>
 800460a:	6106      	str	r6, [r0, #16]
 800460c:	b005      	add	sp, #20
 800460e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004612:	f843 2b04 	str.w	r2, [r3], #4
 8004616:	e7d8      	b.n	80045ca <__multiply+0x4e>
 8004618:	f8b3 a000 	ldrh.w	sl, [r3]
 800461c:	f1ba 0f00 	cmp.w	sl, #0
 8004620:	d023      	beq.n	800466a <__multiply+0xee>
 8004622:	46a9      	mov	r9, r5
 8004624:	f04f 0c00 	mov.w	ip, #0
 8004628:	f104 0e14 	add.w	lr, r4, #20
 800462c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004630:	f8d9 1000 	ldr.w	r1, [r9]
 8004634:	fa1f fb82 	uxth.w	fp, r2
 8004638:	b289      	uxth	r1, r1
 800463a:	fb0a 110b 	mla	r1, sl, fp, r1
 800463e:	4461      	add	r1, ip
 8004640:	f8d9 c000 	ldr.w	ip, [r9]
 8004644:	0c12      	lsrs	r2, r2, #16
 8004646:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800464a:	fb0a c202 	mla	r2, sl, r2, ip
 800464e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004652:	b289      	uxth	r1, r1
 8004654:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004658:	4577      	cmp	r7, lr
 800465a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800465e:	f849 1b04 	str.w	r1, [r9], #4
 8004662:	d8e3      	bhi.n	800462c <__multiply+0xb0>
 8004664:	9a01      	ldr	r2, [sp, #4]
 8004666:	f845 c002 	str.w	ip, [r5, r2]
 800466a:	9a03      	ldr	r2, [sp, #12]
 800466c:	3304      	adds	r3, #4
 800466e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004672:	f1b9 0f00 	cmp.w	r9, #0
 8004676:	d020      	beq.n	80046ba <__multiply+0x13e>
 8004678:	46ae      	mov	lr, r5
 800467a:	f04f 0a00 	mov.w	sl, #0
 800467e:	6829      	ldr	r1, [r5, #0]
 8004680:	f104 0c14 	add.w	ip, r4, #20
 8004684:	f8bc b000 	ldrh.w	fp, [ip]
 8004688:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800468c:	b289      	uxth	r1, r1
 800468e:	fb09 220b 	mla	r2, r9, fp, r2
 8004692:	4492      	add	sl, r2
 8004694:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8004698:	f84e 1b04 	str.w	r1, [lr], #4
 800469c:	f85c 2b04 	ldr.w	r2, [ip], #4
 80046a0:	f8be 1000 	ldrh.w	r1, [lr]
 80046a4:	0c12      	lsrs	r2, r2, #16
 80046a6:	fb09 1102 	mla	r1, r9, r2, r1
 80046aa:	4567      	cmp	r7, ip
 80046ac:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80046b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80046b4:	d8e6      	bhi.n	8004684 <__multiply+0x108>
 80046b6:	9a01      	ldr	r2, [sp, #4]
 80046b8:	50a9      	str	r1, [r5, r2]
 80046ba:	3504      	adds	r5, #4
 80046bc:	e79b      	b.n	80045f6 <__multiply+0x7a>
 80046be:	3e01      	subs	r6, #1
 80046c0:	e79d      	b.n	80045fe <__multiply+0x82>
 80046c2:	bf00      	nop
 80046c4:	08005c57 	.word	0x08005c57
 80046c8:	08005c68 	.word	0x08005c68

080046cc <__pow5mult>:
 80046cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046d0:	4615      	mov	r5, r2
 80046d2:	f012 0203 	ands.w	r2, r2, #3
 80046d6:	4606      	mov	r6, r0
 80046d8:	460f      	mov	r7, r1
 80046da:	d007      	beq.n	80046ec <__pow5mult+0x20>
 80046dc:	4c25      	ldr	r4, [pc, #148]	; (8004774 <__pow5mult+0xa8>)
 80046de:	3a01      	subs	r2, #1
 80046e0:	2300      	movs	r3, #0
 80046e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80046e6:	f7ff fe9f 	bl	8004428 <__multadd>
 80046ea:	4607      	mov	r7, r0
 80046ec:	10ad      	asrs	r5, r5, #2
 80046ee:	d03d      	beq.n	800476c <__pow5mult+0xa0>
 80046f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80046f2:	b97c      	cbnz	r4, 8004714 <__pow5mult+0x48>
 80046f4:	2010      	movs	r0, #16
 80046f6:	f7ff fe11 	bl	800431c <malloc>
 80046fa:	4602      	mov	r2, r0
 80046fc:	6270      	str	r0, [r6, #36]	; 0x24
 80046fe:	b928      	cbnz	r0, 800470c <__pow5mult+0x40>
 8004700:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004704:	4b1c      	ldr	r3, [pc, #112]	; (8004778 <__pow5mult+0xac>)
 8004706:	481d      	ldr	r0, [pc, #116]	; (800477c <__pow5mult+0xb0>)
 8004708:	f000 fc0a 	bl	8004f20 <__assert_func>
 800470c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004710:	6004      	str	r4, [r0, #0]
 8004712:	60c4      	str	r4, [r0, #12]
 8004714:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004718:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800471c:	b94c      	cbnz	r4, 8004732 <__pow5mult+0x66>
 800471e:	f240 2171 	movw	r1, #625	; 0x271
 8004722:	4630      	mov	r0, r6
 8004724:	f7ff ff14 	bl	8004550 <__i2b>
 8004728:	2300      	movs	r3, #0
 800472a:	4604      	mov	r4, r0
 800472c:	f8c8 0008 	str.w	r0, [r8, #8]
 8004730:	6003      	str	r3, [r0, #0]
 8004732:	f04f 0900 	mov.w	r9, #0
 8004736:	07eb      	lsls	r3, r5, #31
 8004738:	d50a      	bpl.n	8004750 <__pow5mult+0x84>
 800473a:	4639      	mov	r1, r7
 800473c:	4622      	mov	r2, r4
 800473e:	4630      	mov	r0, r6
 8004740:	f7ff ff1c 	bl	800457c <__multiply>
 8004744:	4680      	mov	r8, r0
 8004746:	4639      	mov	r1, r7
 8004748:	4630      	mov	r0, r6
 800474a:	f7ff fe4b 	bl	80043e4 <_Bfree>
 800474e:	4647      	mov	r7, r8
 8004750:	106d      	asrs	r5, r5, #1
 8004752:	d00b      	beq.n	800476c <__pow5mult+0xa0>
 8004754:	6820      	ldr	r0, [r4, #0]
 8004756:	b938      	cbnz	r0, 8004768 <__pow5mult+0x9c>
 8004758:	4622      	mov	r2, r4
 800475a:	4621      	mov	r1, r4
 800475c:	4630      	mov	r0, r6
 800475e:	f7ff ff0d 	bl	800457c <__multiply>
 8004762:	6020      	str	r0, [r4, #0]
 8004764:	f8c0 9000 	str.w	r9, [r0]
 8004768:	4604      	mov	r4, r0
 800476a:	e7e4      	b.n	8004736 <__pow5mult+0x6a>
 800476c:	4638      	mov	r0, r7
 800476e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004772:	bf00      	nop
 8004774:	08005db8 	.word	0x08005db8
 8004778:	08005be5 	.word	0x08005be5
 800477c:	08005c68 	.word	0x08005c68

08004780 <__lshift>:
 8004780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004784:	460c      	mov	r4, r1
 8004786:	4607      	mov	r7, r0
 8004788:	4691      	mov	r9, r2
 800478a:	6923      	ldr	r3, [r4, #16]
 800478c:	6849      	ldr	r1, [r1, #4]
 800478e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004792:	68a3      	ldr	r3, [r4, #8]
 8004794:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004798:	f108 0601 	add.w	r6, r8, #1
 800479c:	42b3      	cmp	r3, r6
 800479e:	db0b      	blt.n	80047b8 <__lshift+0x38>
 80047a0:	4638      	mov	r0, r7
 80047a2:	f7ff fddf 	bl	8004364 <_Balloc>
 80047a6:	4605      	mov	r5, r0
 80047a8:	b948      	cbnz	r0, 80047be <__lshift+0x3e>
 80047aa:	4602      	mov	r2, r0
 80047ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80047b0:	4b29      	ldr	r3, [pc, #164]	; (8004858 <__lshift+0xd8>)
 80047b2:	482a      	ldr	r0, [pc, #168]	; (800485c <__lshift+0xdc>)
 80047b4:	f000 fbb4 	bl	8004f20 <__assert_func>
 80047b8:	3101      	adds	r1, #1
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	e7ee      	b.n	800479c <__lshift+0x1c>
 80047be:	2300      	movs	r3, #0
 80047c0:	f100 0114 	add.w	r1, r0, #20
 80047c4:	f100 0210 	add.w	r2, r0, #16
 80047c8:	4618      	mov	r0, r3
 80047ca:	4553      	cmp	r3, sl
 80047cc:	db37      	blt.n	800483e <__lshift+0xbe>
 80047ce:	6920      	ldr	r0, [r4, #16]
 80047d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80047d4:	f104 0314 	add.w	r3, r4, #20
 80047d8:	f019 091f 	ands.w	r9, r9, #31
 80047dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80047e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80047e4:	d02f      	beq.n	8004846 <__lshift+0xc6>
 80047e6:	468a      	mov	sl, r1
 80047e8:	f04f 0c00 	mov.w	ip, #0
 80047ec:	f1c9 0e20 	rsb	lr, r9, #32
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	fa02 f209 	lsl.w	r2, r2, r9
 80047f6:	ea42 020c 	orr.w	r2, r2, ip
 80047fa:	f84a 2b04 	str.w	r2, [sl], #4
 80047fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004802:	4298      	cmp	r0, r3
 8004804:	fa22 fc0e 	lsr.w	ip, r2, lr
 8004808:	d8f2      	bhi.n	80047f0 <__lshift+0x70>
 800480a:	1b03      	subs	r3, r0, r4
 800480c:	3b15      	subs	r3, #21
 800480e:	f023 0303 	bic.w	r3, r3, #3
 8004812:	3304      	adds	r3, #4
 8004814:	f104 0215 	add.w	r2, r4, #21
 8004818:	4290      	cmp	r0, r2
 800481a:	bf38      	it	cc
 800481c:	2304      	movcc	r3, #4
 800481e:	f841 c003 	str.w	ip, [r1, r3]
 8004822:	f1bc 0f00 	cmp.w	ip, #0
 8004826:	d001      	beq.n	800482c <__lshift+0xac>
 8004828:	f108 0602 	add.w	r6, r8, #2
 800482c:	3e01      	subs	r6, #1
 800482e:	4638      	mov	r0, r7
 8004830:	4621      	mov	r1, r4
 8004832:	612e      	str	r6, [r5, #16]
 8004834:	f7ff fdd6 	bl	80043e4 <_Bfree>
 8004838:	4628      	mov	r0, r5
 800483a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800483e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004842:	3301      	adds	r3, #1
 8004844:	e7c1      	b.n	80047ca <__lshift+0x4a>
 8004846:	3904      	subs	r1, #4
 8004848:	f853 2b04 	ldr.w	r2, [r3], #4
 800484c:	4298      	cmp	r0, r3
 800484e:	f841 2f04 	str.w	r2, [r1, #4]!
 8004852:	d8f9      	bhi.n	8004848 <__lshift+0xc8>
 8004854:	e7ea      	b.n	800482c <__lshift+0xac>
 8004856:	bf00      	nop
 8004858:	08005c57 	.word	0x08005c57
 800485c:	08005c68 	.word	0x08005c68

08004860 <__mcmp>:
 8004860:	4603      	mov	r3, r0
 8004862:	690a      	ldr	r2, [r1, #16]
 8004864:	6900      	ldr	r0, [r0, #16]
 8004866:	b530      	push	{r4, r5, lr}
 8004868:	1a80      	subs	r0, r0, r2
 800486a:	d10d      	bne.n	8004888 <__mcmp+0x28>
 800486c:	3314      	adds	r3, #20
 800486e:	3114      	adds	r1, #20
 8004870:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004874:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004878:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800487c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004880:	4295      	cmp	r5, r2
 8004882:	d002      	beq.n	800488a <__mcmp+0x2a>
 8004884:	d304      	bcc.n	8004890 <__mcmp+0x30>
 8004886:	2001      	movs	r0, #1
 8004888:	bd30      	pop	{r4, r5, pc}
 800488a:	42a3      	cmp	r3, r4
 800488c:	d3f4      	bcc.n	8004878 <__mcmp+0x18>
 800488e:	e7fb      	b.n	8004888 <__mcmp+0x28>
 8004890:	f04f 30ff 	mov.w	r0, #4294967295
 8004894:	e7f8      	b.n	8004888 <__mcmp+0x28>
	...

08004898 <__mdiff>:
 8004898:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800489c:	460d      	mov	r5, r1
 800489e:	4607      	mov	r7, r0
 80048a0:	4611      	mov	r1, r2
 80048a2:	4628      	mov	r0, r5
 80048a4:	4614      	mov	r4, r2
 80048a6:	f7ff ffdb 	bl	8004860 <__mcmp>
 80048aa:	1e06      	subs	r6, r0, #0
 80048ac:	d111      	bne.n	80048d2 <__mdiff+0x3a>
 80048ae:	4631      	mov	r1, r6
 80048b0:	4638      	mov	r0, r7
 80048b2:	f7ff fd57 	bl	8004364 <_Balloc>
 80048b6:	4602      	mov	r2, r0
 80048b8:	b928      	cbnz	r0, 80048c6 <__mdiff+0x2e>
 80048ba:	f240 2132 	movw	r1, #562	; 0x232
 80048be:	4b3a      	ldr	r3, [pc, #232]	; (80049a8 <__mdiff+0x110>)
 80048c0:	483a      	ldr	r0, [pc, #232]	; (80049ac <__mdiff+0x114>)
 80048c2:	f000 fb2d 	bl	8004f20 <__assert_func>
 80048c6:	2301      	movs	r3, #1
 80048c8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80048cc:	4610      	mov	r0, r2
 80048ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048d2:	bfa4      	itt	ge
 80048d4:	4623      	movge	r3, r4
 80048d6:	462c      	movge	r4, r5
 80048d8:	4638      	mov	r0, r7
 80048da:	6861      	ldr	r1, [r4, #4]
 80048dc:	bfa6      	itte	ge
 80048de:	461d      	movge	r5, r3
 80048e0:	2600      	movge	r6, #0
 80048e2:	2601      	movlt	r6, #1
 80048e4:	f7ff fd3e 	bl	8004364 <_Balloc>
 80048e8:	4602      	mov	r2, r0
 80048ea:	b918      	cbnz	r0, 80048f4 <__mdiff+0x5c>
 80048ec:	f44f 7110 	mov.w	r1, #576	; 0x240
 80048f0:	4b2d      	ldr	r3, [pc, #180]	; (80049a8 <__mdiff+0x110>)
 80048f2:	e7e5      	b.n	80048c0 <__mdiff+0x28>
 80048f4:	f102 0814 	add.w	r8, r2, #20
 80048f8:	46c2      	mov	sl, r8
 80048fa:	f04f 0c00 	mov.w	ip, #0
 80048fe:	6927      	ldr	r7, [r4, #16]
 8004900:	60c6      	str	r6, [r0, #12]
 8004902:	692e      	ldr	r6, [r5, #16]
 8004904:	f104 0014 	add.w	r0, r4, #20
 8004908:	f105 0914 	add.w	r9, r5, #20
 800490c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8004910:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004914:	3410      	adds	r4, #16
 8004916:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800491a:	f859 3b04 	ldr.w	r3, [r9], #4
 800491e:	fa1f f18b 	uxth.w	r1, fp
 8004922:	448c      	add	ip, r1
 8004924:	b299      	uxth	r1, r3
 8004926:	0c1b      	lsrs	r3, r3, #16
 8004928:	ebac 0101 	sub.w	r1, ip, r1
 800492c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8004930:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004934:	b289      	uxth	r1, r1
 8004936:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800493a:	454e      	cmp	r6, r9
 800493c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8004940:	f84a 3b04 	str.w	r3, [sl], #4
 8004944:	d8e7      	bhi.n	8004916 <__mdiff+0x7e>
 8004946:	1b73      	subs	r3, r6, r5
 8004948:	3b15      	subs	r3, #21
 800494a:	f023 0303 	bic.w	r3, r3, #3
 800494e:	3515      	adds	r5, #21
 8004950:	3304      	adds	r3, #4
 8004952:	42ae      	cmp	r6, r5
 8004954:	bf38      	it	cc
 8004956:	2304      	movcc	r3, #4
 8004958:	4418      	add	r0, r3
 800495a:	4443      	add	r3, r8
 800495c:	461e      	mov	r6, r3
 800495e:	4605      	mov	r5, r0
 8004960:	4575      	cmp	r5, lr
 8004962:	d30e      	bcc.n	8004982 <__mdiff+0xea>
 8004964:	f10e 0103 	add.w	r1, lr, #3
 8004968:	1a09      	subs	r1, r1, r0
 800496a:	f021 0103 	bic.w	r1, r1, #3
 800496e:	3803      	subs	r0, #3
 8004970:	4586      	cmp	lr, r0
 8004972:	bf38      	it	cc
 8004974:	2100      	movcc	r1, #0
 8004976:	4419      	add	r1, r3
 8004978:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800497c:	b18b      	cbz	r3, 80049a2 <__mdiff+0x10a>
 800497e:	6117      	str	r7, [r2, #16]
 8004980:	e7a4      	b.n	80048cc <__mdiff+0x34>
 8004982:	f855 8b04 	ldr.w	r8, [r5], #4
 8004986:	fa1f f188 	uxth.w	r1, r8
 800498a:	4461      	add	r1, ip
 800498c:	140c      	asrs	r4, r1, #16
 800498e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8004992:	b289      	uxth	r1, r1
 8004994:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8004998:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800499c:	f846 1b04 	str.w	r1, [r6], #4
 80049a0:	e7de      	b.n	8004960 <__mdiff+0xc8>
 80049a2:	3f01      	subs	r7, #1
 80049a4:	e7e8      	b.n	8004978 <__mdiff+0xe0>
 80049a6:	bf00      	nop
 80049a8:	08005c57 	.word	0x08005c57
 80049ac:	08005c68 	.word	0x08005c68

080049b0 <__d2b>:
 80049b0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80049b4:	2101      	movs	r1, #1
 80049b6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80049ba:	4690      	mov	r8, r2
 80049bc:	461d      	mov	r5, r3
 80049be:	f7ff fcd1 	bl	8004364 <_Balloc>
 80049c2:	4604      	mov	r4, r0
 80049c4:	b930      	cbnz	r0, 80049d4 <__d2b+0x24>
 80049c6:	4602      	mov	r2, r0
 80049c8:	f240 310a 	movw	r1, #778	; 0x30a
 80049cc:	4b24      	ldr	r3, [pc, #144]	; (8004a60 <__d2b+0xb0>)
 80049ce:	4825      	ldr	r0, [pc, #148]	; (8004a64 <__d2b+0xb4>)
 80049d0:	f000 faa6 	bl	8004f20 <__assert_func>
 80049d4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80049d8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80049dc:	bb2d      	cbnz	r5, 8004a2a <__d2b+0x7a>
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	f1b8 0300 	subs.w	r3, r8, #0
 80049e4:	d026      	beq.n	8004a34 <__d2b+0x84>
 80049e6:	4668      	mov	r0, sp
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	f7ff fd83 	bl	80044f4 <__lo0bits>
 80049ee:	9900      	ldr	r1, [sp, #0]
 80049f0:	b1f0      	cbz	r0, 8004a30 <__d2b+0x80>
 80049f2:	9a01      	ldr	r2, [sp, #4]
 80049f4:	f1c0 0320 	rsb	r3, r0, #32
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	430b      	orrs	r3, r1
 80049fe:	40c2      	lsrs	r2, r0
 8004a00:	6163      	str	r3, [r4, #20]
 8004a02:	9201      	str	r2, [sp, #4]
 8004a04:	9b01      	ldr	r3, [sp, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	bf14      	ite	ne
 8004a0a:	2102      	movne	r1, #2
 8004a0c:	2101      	moveq	r1, #1
 8004a0e:	61a3      	str	r3, [r4, #24]
 8004a10:	6121      	str	r1, [r4, #16]
 8004a12:	b1c5      	cbz	r5, 8004a46 <__d2b+0x96>
 8004a14:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8004a18:	4405      	add	r5, r0
 8004a1a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004a1e:	603d      	str	r5, [r7, #0]
 8004a20:	6030      	str	r0, [r6, #0]
 8004a22:	4620      	mov	r0, r4
 8004a24:	b002      	add	sp, #8
 8004a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a2e:	e7d6      	b.n	80049de <__d2b+0x2e>
 8004a30:	6161      	str	r1, [r4, #20]
 8004a32:	e7e7      	b.n	8004a04 <__d2b+0x54>
 8004a34:	a801      	add	r0, sp, #4
 8004a36:	f7ff fd5d 	bl	80044f4 <__lo0bits>
 8004a3a:	2101      	movs	r1, #1
 8004a3c:	9b01      	ldr	r3, [sp, #4]
 8004a3e:	6121      	str	r1, [r4, #16]
 8004a40:	6163      	str	r3, [r4, #20]
 8004a42:	3020      	adds	r0, #32
 8004a44:	e7e5      	b.n	8004a12 <__d2b+0x62>
 8004a46:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8004a4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004a4e:	6038      	str	r0, [r7, #0]
 8004a50:	6918      	ldr	r0, [r3, #16]
 8004a52:	f7ff fd2f 	bl	80044b4 <__hi0bits>
 8004a56:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8004a5a:	6031      	str	r1, [r6, #0]
 8004a5c:	e7e1      	b.n	8004a22 <__d2b+0x72>
 8004a5e:	bf00      	nop
 8004a60:	08005c57 	.word	0x08005c57
 8004a64:	08005c68 	.word	0x08005c68

08004a68 <_calloc_r>:
 8004a68:	b570      	push	{r4, r5, r6, lr}
 8004a6a:	fba1 5402 	umull	r5, r4, r1, r2
 8004a6e:	b934      	cbnz	r4, 8004a7e <_calloc_r+0x16>
 8004a70:	4629      	mov	r1, r5
 8004a72:	f000 f875 	bl	8004b60 <_malloc_r>
 8004a76:	4606      	mov	r6, r0
 8004a78:	b928      	cbnz	r0, 8004a86 <_calloc_r+0x1e>
 8004a7a:	4630      	mov	r0, r6
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
 8004a7e:	220c      	movs	r2, #12
 8004a80:	2600      	movs	r6, #0
 8004a82:	6002      	str	r2, [r0, #0]
 8004a84:	e7f9      	b.n	8004a7a <_calloc_r+0x12>
 8004a86:	462a      	mov	r2, r5
 8004a88:	4621      	mov	r1, r4
 8004a8a:	f7fe f941 	bl	8002d10 <memset>
 8004a8e:	e7f4      	b.n	8004a7a <_calloc_r+0x12>

08004a90 <_free_r>:
 8004a90:	b538      	push	{r3, r4, r5, lr}
 8004a92:	4605      	mov	r5, r0
 8004a94:	2900      	cmp	r1, #0
 8004a96:	d040      	beq.n	8004b1a <_free_r+0x8a>
 8004a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a9c:	1f0c      	subs	r4, r1, #4
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	bfb8      	it	lt
 8004aa2:	18e4      	addlt	r4, r4, r3
 8004aa4:	f000 fa98 	bl	8004fd8 <__malloc_lock>
 8004aa8:	4a1c      	ldr	r2, [pc, #112]	; (8004b1c <_free_r+0x8c>)
 8004aaa:	6813      	ldr	r3, [r2, #0]
 8004aac:	b933      	cbnz	r3, 8004abc <_free_r+0x2c>
 8004aae:	6063      	str	r3, [r4, #4]
 8004ab0:	6014      	str	r4, [r2, #0]
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ab8:	f000 ba94 	b.w	8004fe4 <__malloc_unlock>
 8004abc:	42a3      	cmp	r3, r4
 8004abe:	d908      	bls.n	8004ad2 <_free_r+0x42>
 8004ac0:	6820      	ldr	r0, [r4, #0]
 8004ac2:	1821      	adds	r1, r4, r0
 8004ac4:	428b      	cmp	r3, r1
 8004ac6:	bf01      	itttt	eq
 8004ac8:	6819      	ldreq	r1, [r3, #0]
 8004aca:	685b      	ldreq	r3, [r3, #4]
 8004acc:	1809      	addeq	r1, r1, r0
 8004ace:	6021      	streq	r1, [r4, #0]
 8004ad0:	e7ed      	b.n	8004aae <_free_r+0x1e>
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	b10b      	cbz	r3, 8004adc <_free_r+0x4c>
 8004ad8:	42a3      	cmp	r3, r4
 8004ada:	d9fa      	bls.n	8004ad2 <_free_r+0x42>
 8004adc:	6811      	ldr	r1, [r2, #0]
 8004ade:	1850      	adds	r0, r2, r1
 8004ae0:	42a0      	cmp	r0, r4
 8004ae2:	d10b      	bne.n	8004afc <_free_r+0x6c>
 8004ae4:	6820      	ldr	r0, [r4, #0]
 8004ae6:	4401      	add	r1, r0
 8004ae8:	1850      	adds	r0, r2, r1
 8004aea:	4283      	cmp	r3, r0
 8004aec:	6011      	str	r1, [r2, #0]
 8004aee:	d1e0      	bne.n	8004ab2 <_free_r+0x22>
 8004af0:	6818      	ldr	r0, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	4401      	add	r1, r0
 8004af6:	6011      	str	r1, [r2, #0]
 8004af8:	6053      	str	r3, [r2, #4]
 8004afa:	e7da      	b.n	8004ab2 <_free_r+0x22>
 8004afc:	d902      	bls.n	8004b04 <_free_r+0x74>
 8004afe:	230c      	movs	r3, #12
 8004b00:	602b      	str	r3, [r5, #0]
 8004b02:	e7d6      	b.n	8004ab2 <_free_r+0x22>
 8004b04:	6820      	ldr	r0, [r4, #0]
 8004b06:	1821      	adds	r1, r4, r0
 8004b08:	428b      	cmp	r3, r1
 8004b0a:	bf01      	itttt	eq
 8004b0c:	6819      	ldreq	r1, [r3, #0]
 8004b0e:	685b      	ldreq	r3, [r3, #4]
 8004b10:	1809      	addeq	r1, r1, r0
 8004b12:	6021      	streq	r1, [r4, #0]
 8004b14:	6063      	str	r3, [r4, #4]
 8004b16:	6054      	str	r4, [r2, #4]
 8004b18:	e7cb      	b.n	8004ab2 <_free_r+0x22>
 8004b1a:	bd38      	pop	{r3, r4, r5, pc}
 8004b1c:	2000026c 	.word	0x2000026c

08004b20 <sbrk_aligned>:
 8004b20:	b570      	push	{r4, r5, r6, lr}
 8004b22:	4e0e      	ldr	r6, [pc, #56]	; (8004b5c <sbrk_aligned+0x3c>)
 8004b24:	460c      	mov	r4, r1
 8004b26:	6831      	ldr	r1, [r6, #0]
 8004b28:	4605      	mov	r5, r0
 8004b2a:	b911      	cbnz	r1, 8004b32 <sbrk_aligned+0x12>
 8004b2c:	f000 f9e8 	bl	8004f00 <_sbrk_r>
 8004b30:	6030      	str	r0, [r6, #0]
 8004b32:	4621      	mov	r1, r4
 8004b34:	4628      	mov	r0, r5
 8004b36:	f000 f9e3 	bl	8004f00 <_sbrk_r>
 8004b3a:	1c43      	adds	r3, r0, #1
 8004b3c:	d00a      	beq.n	8004b54 <sbrk_aligned+0x34>
 8004b3e:	1cc4      	adds	r4, r0, #3
 8004b40:	f024 0403 	bic.w	r4, r4, #3
 8004b44:	42a0      	cmp	r0, r4
 8004b46:	d007      	beq.n	8004b58 <sbrk_aligned+0x38>
 8004b48:	1a21      	subs	r1, r4, r0
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	f000 f9d8 	bl	8004f00 <_sbrk_r>
 8004b50:	3001      	adds	r0, #1
 8004b52:	d101      	bne.n	8004b58 <sbrk_aligned+0x38>
 8004b54:	f04f 34ff 	mov.w	r4, #4294967295
 8004b58:	4620      	mov	r0, r4
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
 8004b5c:	20000270 	.word	0x20000270

08004b60 <_malloc_r>:
 8004b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b64:	1ccd      	adds	r5, r1, #3
 8004b66:	f025 0503 	bic.w	r5, r5, #3
 8004b6a:	3508      	adds	r5, #8
 8004b6c:	2d0c      	cmp	r5, #12
 8004b6e:	bf38      	it	cc
 8004b70:	250c      	movcc	r5, #12
 8004b72:	2d00      	cmp	r5, #0
 8004b74:	4607      	mov	r7, r0
 8004b76:	db01      	blt.n	8004b7c <_malloc_r+0x1c>
 8004b78:	42a9      	cmp	r1, r5
 8004b7a:	d905      	bls.n	8004b88 <_malloc_r+0x28>
 8004b7c:	230c      	movs	r3, #12
 8004b7e:	2600      	movs	r6, #0
 8004b80:	603b      	str	r3, [r7, #0]
 8004b82:	4630      	mov	r0, r6
 8004b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b88:	4e2e      	ldr	r6, [pc, #184]	; (8004c44 <_malloc_r+0xe4>)
 8004b8a:	f000 fa25 	bl	8004fd8 <__malloc_lock>
 8004b8e:	6833      	ldr	r3, [r6, #0]
 8004b90:	461c      	mov	r4, r3
 8004b92:	bb34      	cbnz	r4, 8004be2 <_malloc_r+0x82>
 8004b94:	4629      	mov	r1, r5
 8004b96:	4638      	mov	r0, r7
 8004b98:	f7ff ffc2 	bl	8004b20 <sbrk_aligned>
 8004b9c:	1c43      	adds	r3, r0, #1
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	d14d      	bne.n	8004c3e <_malloc_r+0xde>
 8004ba2:	6834      	ldr	r4, [r6, #0]
 8004ba4:	4626      	mov	r6, r4
 8004ba6:	2e00      	cmp	r6, #0
 8004ba8:	d140      	bne.n	8004c2c <_malloc_r+0xcc>
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	4631      	mov	r1, r6
 8004bae:	4638      	mov	r0, r7
 8004bb0:	eb04 0803 	add.w	r8, r4, r3
 8004bb4:	f000 f9a4 	bl	8004f00 <_sbrk_r>
 8004bb8:	4580      	cmp	r8, r0
 8004bba:	d13a      	bne.n	8004c32 <_malloc_r+0xd2>
 8004bbc:	6821      	ldr	r1, [r4, #0]
 8004bbe:	3503      	adds	r5, #3
 8004bc0:	1a6d      	subs	r5, r5, r1
 8004bc2:	f025 0503 	bic.w	r5, r5, #3
 8004bc6:	3508      	adds	r5, #8
 8004bc8:	2d0c      	cmp	r5, #12
 8004bca:	bf38      	it	cc
 8004bcc:	250c      	movcc	r5, #12
 8004bce:	4638      	mov	r0, r7
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	f7ff ffa5 	bl	8004b20 <sbrk_aligned>
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d02b      	beq.n	8004c32 <_malloc_r+0xd2>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	442b      	add	r3, r5
 8004bde:	6023      	str	r3, [r4, #0]
 8004be0:	e00e      	b.n	8004c00 <_malloc_r+0xa0>
 8004be2:	6822      	ldr	r2, [r4, #0]
 8004be4:	1b52      	subs	r2, r2, r5
 8004be6:	d41e      	bmi.n	8004c26 <_malloc_r+0xc6>
 8004be8:	2a0b      	cmp	r2, #11
 8004bea:	d916      	bls.n	8004c1a <_malloc_r+0xba>
 8004bec:	1961      	adds	r1, r4, r5
 8004bee:	42a3      	cmp	r3, r4
 8004bf0:	6025      	str	r5, [r4, #0]
 8004bf2:	bf18      	it	ne
 8004bf4:	6059      	strne	r1, [r3, #4]
 8004bf6:	6863      	ldr	r3, [r4, #4]
 8004bf8:	bf08      	it	eq
 8004bfa:	6031      	streq	r1, [r6, #0]
 8004bfc:	5162      	str	r2, [r4, r5]
 8004bfe:	604b      	str	r3, [r1, #4]
 8004c00:	4638      	mov	r0, r7
 8004c02:	f104 060b 	add.w	r6, r4, #11
 8004c06:	f000 f9ed 	bl	8004fe4 <__malloc_unlock>
 8004c0a:	f026 0607 	bic.w	r6, r6, #7
 8004c0e:	1d23      	adds	r3, r4, #4
 8004c10:	1af2      	subs	r2, r6, r3
 8004c12:	d0b6      	beq.n	8004b82 <_malloc_r+0x22>
 8004c14:	1b9b      	subs	r3, r3, r6
 8004c16:	50a3      	str	r3, [r4, r2]
 8004c18:	e7b3      	b.n	8004b82 <_malloc_r+0x22>
 8004c1a:	6862      	ldr	r2, [r4, #4]
 8004c1c:	42a3      	cmp	r3, r4
 8004c1e:	bf0c      	ite	eq
 8004c20:	6032      	streq	r2, [r6, #0]
 8004c22:	605a      	strne	r2, [r3, #4]
 8004c24:	e7ec      	b.n	8004c00 <_malloc_r+0xa0>
 8004c26:	4623      	mov	r3, r4
 8004c28:	6864      	ldr	r4, [r4, #4]
 8004c2a:	e7b2      	b.n	8004b92 <_malloc_r+0x32>
 8004c2c:	4634      	mov	r4, r6
 8004c2e:	6876      	ldr	r6, [r6, #4]
 8004c30:	e7b9      	b.n	8004ba6 <_malloc_r+0x46>
 8004c32:	230c      	movs	r3, #12
 8004c34:	4638      	mov	r0, r7
 8004c36:	603b      	str	r3, [r7, #0]
 8004c38:	f000 f9d4 	bl	8004fe4 <__malloc_unlock>
 8004c3c:	e7a1      	b.n	8004b82 <_malloc_r+0x22>
 8004c3e:	6025      	str	r5, [r4, #0]
 8004c40:	e7de      	b.n	8004c00 <_malloc_r+0xa0>
 8004c42:	bf00      	nop
 8004c44:	2000026c 	.word	0x2000026c

08004c48 <__ssputs_r>:
 8004c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c4c:	688e      	ldr	r6, [r1, #8]
 8004c4e:	4682      	mov	sl, r0
 8004c50:	429e      	cmp	r6, r3
 8004c52:	460c      	mov	r4, r1
 8004c54:	4690      	mov	r8, r2
 8004c56:	461f      	mov	r7, r3
 8004c58:	d838      	bhi.n	8004ccc <__ssputs_r+0x84>
 8004c5a:	898a      	ldrh	r2, [r1, #12]
 8004c5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c60:	d032      	beq.n	8004cc8 <__ssputs_r+0x80>
 8004c62:	6825      	ldr	r5, [r4, #0]
 8004c64:	6909      	ldr	r1, [r1, #16]
 8004c66:	3301      	adds	r3, #1
 8004c68:	eba5 0901 	sub.w	r9, r5, r1
 8004c6c:	6965      	ldr	r5, [r4, #20]
 8004c6e:	444b      	add	r3, r9
 8004c70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c78:	106d      	asrs	r5, r5, #1
 8004c7a:	429d      	cmp	r5, r3
 8004c7c:	bf38      	it	cc
 8004c7e:	461d      	movcc	r5, r3
 8004c80:	0553      	lsls	r3, r2, #21
 8004c82:	d531      	bpl.n	8004ce8 <__ssputs_r+0xa0>
 8004c84:	4629      	mov	r1, r5
 8004c86:	f7ff ff6b 	bl	8004b60 <_malloc_r>
 8004c8a:	4606      	mov	r6, r0
 8004c8c:	b950      	cbnz	r0, 8004ca4 <__ssputs_r+0x5c>
 8004c8e:	230c      	movs	r3, #12
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	f8ca 3000 	str.w	r3, [sl]
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c9e:	81a3      	strh	r3, [r4, #12]
 8004ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca4:	464a      	mov	r2, r9
 8004ca6:	6921      	ldr	r1, [r4, #16]
 8004ca8:	f7ff fb4e 	bl	8004348 <memcpy>
 8004cac:	89a3      	ldrh	r3, [r4, #12]
 8004cae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb6:	81a3      	strh	r3, [r4, #12]
 8004cb8:	6126      	str	r6, [r4, #16]
 8004cba:	444e      	add	r6, r9
 8004cbc:	6026      	str	r6, [r4, #0]
 8004cbe:	463e      	mov	r6, r7
 8004cc0:	6165      	str	r5, [r4, #20]
 8004cc2:	eba5 0509 	sub.w	r5, r5, r9
 8004cc6:	60a5      	str	r5, [r4, #8]
 8004cc8:	42be      	cmp	r6, r7
 8004cca:	d900      	bls.n	8004cce <__ssputs_r+0x86>
 8004ccc:	463e      	mov	r6, r7
 8004cce:	4632      	mov	r2, r6
 8004cd0:	4641      	mov	r1, r8
 8004cd2:	6820      	ldr	r0, [r4, #0]
 8004cd4:	f000 f966 	bl	8004fa4 <memmove>
 8004cd8:	68a3      	ldr	r3, [r4, #8]
 8004cda:	2000      	movs	r0, #0
 8004cdc:	1b9b      	subs	r3, r3, r6
 8004cde:	60a3      	str	r3, [r4, #8]
 8004ce0:	6823      	ldr	r3, [r4, #0]
 8004ce2:	4433      	add	r3, r6
 8004ce4:	6023      	str	r3, [r4, #0]
 8004ce6:	e7db      	b.n	8004ca0 <__ssputs_r+0x58>
 8004ce8:	462a      	mov	r2, r5
 8004cea:	f000 f981 	bl	8004ff0 <_realloc_r>
 8004cee:	4606      	mov	r6, r0
 8004cf0:	2800      	cmp	r0, #0
 8004cf2:	d1e1      	bne.n	8004cb8 <__ssputs_r+0x70>
 8004cf4:	4650      	mov	r0, sl
 8004cf6:	6921      	ldr	r1, [r4, #16]
 8004cf8:	f7ff feca 	bl	8004a90 <_free_r>
 8004cfc:	e7c7      	b.n	8004c8e <__ssputs_r+0x46>
	...

08004d00 <_svfiprintf_r>:
 8004d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d04:	4698      	mov	r8, r3
 8004d06:	898b      	ldrh	r3, [r1, #12]
 8004d08:	4607      	mov	r7, r0
 8004d0a:	061b      	lsls	r3, r3, #24
 8004d0c:	460d      	mov	r5, r1
 8004d0e:	4614      	mov	r4, r2
 8004d10:	b09d      	sub	sp, #116	; 0x74
 8004d12:	d50e      	bpl.n	8004d32 <_svfiprintf_r+0x32>
 8004d14:	690b      	ldr	r3, [r1, #16]
 8004d16:	b963      	cbnz	r3, 8004d32 <_svfiprintf_r+0x32>
 8004d18:	2140      	movs	r1, #64	; 0x40
 8004d1a:	f7ff ff21 	bl	8004b60 <_malloc_r>
 8004d1e:	6028      	str	r0, [r5, #0]
 8004d20:	6128      	str	r0, [r5, #16]
 8004d22:	b920      	cbnz	r0, 8004d2e <_svfiprintf_r+0x2e>
 8004d24:	230c      	movs	r3, #12
 8004d26:	603b      	str	r3, [r7, #0]
 8004d28:	f04f 30ff 	mov.w	r0, #4294967295
 8004d2c:	e0d1      	b.n	8004ed2 <_svfiprintf_r+0x1d2>
 8004d2e:	2340      	movs	r3, #64	; 0x40
 8004d30:	616b      	str	r3, [r5, #20]
 8004d32:	2300      	movs	r3, #0
 8004d34:	9309      	str	r3, [sp, #36]	; 0x24
 8004d36:	2320      	movs	r3, #32
 8004d38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d3c:	2330      	movs	r3, #48	; 0x30
 8004d3e:	f04f 0901 	mov.w	r9, #1
 8004d42:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004eec <_svfiprintf_r+0x1ec>
 8004d4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d4e:	4623      	mov	r3, r4
 8004d50:	469a      	mov	sl, r3
 8004d52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d56:	b10a      	cbz	r2, 8004d5c <_svfiprintf_r+0x5c>
 8004d58:	2a25      	cmp	r2, #37	; 0x25
 8004d5a:	d1f9      	bne.n	8004d50 <_svfiprintf_r+0x50>
 8004d5c:	ebba 0b04 	subs.w	fp, sl, r4
 8004d60:	d00b      	beq.n	8004d7a <_svfiprintf_r+0x7a>
 8004d62:	465b      	mov	r3, fp
 8004d64:	4622      	mov	r2, r4
 8004d66:	4629      	mov	r1, r5
 8004d68:	4638      	mov	r0, r7
 8004d6a:	f7ff ff6d 	bl	8004c48 <__ssputs_r>
 8004d6e:	3001      	adds	r0, #1
 8004d70:	f000 80aa 	beq.w	8004ec8 <_svfiprintf_r+0x1c8>
 8004d74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d76:	445a      	add	r2, fp
 8004d78:	9209      	str	r2, [sp, #36]	; 0x24
 8004d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f000 80a2 	beq.w	8004ec8 <_svfiprintf_r+0x1c8>
 8004d84:	2300      	movs	r3, #0
 8004d86:	f04f 32ff 	mov.w	r2, #4294967295
 8004d8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d8e:	f10a 0a01 	add.w	sl, sl, #1
 8004d92:	9304      	str	r3, [sp, #16]
 8004d94:	9307      	str	r3, [sp, #28]
 8004d96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d9a:	931a      	str	r3, [sp, #104]	; 0x68
 8004d9c:	4654      	mov	r4, sl
 8004d9e:	2205      	movs	r2, #5
 8004da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004da4:	4851      	ldr	r0, [pc, #324]	; (8004eec <_svfiprintf_r+0x1ec>)
 8004da6:	f7ff fac1 	bl	800432c <memchr>
 8004daa:	9a04      	ldr	r2, [sp, #16]
 8004dac:	b9d8      	cbnz	r0, 8004de6 <_svfiprintf_r+0xe6>
 8004dae:	06d0      	lsls	r0, r2, #27
 8004db0:	bf44      	itt	mi
 8004db2:	2320      	movmi	r3, #32
 8004db4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004db8:	0711      	lsls	r1, r2, #28
 8004dba:	bf44      	itt	mi
 8004dbc:	232b      	movmi	r3, #43	; 0x2b
 8004dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dc2:	f89a 3000 	ldrb.w	r3, [sl]
 8004dc6:	2b2a      	cmp	r3, #42	; 0x2a
 8004dc8:	d015      	beq.n	8004df6 <_svfiprintf_r+0xf6>
 8004dca:	4654      	mov	r4, sl
 8004dcc:	2000      	movs	r0, #0
 8004dce:	f04f 0c0a 	mov.w	ip, #10
 8004dd2:	9a07      	ldr	r2, [sp, #28]
 8004dd4:	4621      	mov	r1, r4
 8004dd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dda:	3b30      	subs	r3, #48	; 0x30
 8004ddc:	2b09      	cmp	r3, #9
 8004dde:	d94e      	bls.n	8004e7e <_svfiprintf_r+0x17e>
 8004de0:	b1b0      	cbz	r0, 8004e10 <_svfiprintf_r+0x110>
 8004de2:	9207      	str	r2, [sp, #28]
 8004de4:	e014      	b.n	8004e10 <_svfiprintf_r+0x110>
 8004de6:	eba0 0308 	sub.w	r3, r0, r8
 8004dea:	fa09 f303 	lsl.w	r3, r9, r3
 8004dee:	4313      	orrs	r3, r2
 8004df0:	46a2      	mov	sl, r4
 8004df2:	9304      	str	r3, [sp, #16]
 8004df4:	e7d2      	b.n	8004d9c <_svfiprintf_r+0x9c>
 8004df6:	9b03      	ldr	r3, [sp, #12]
 8004df8:	1d19      	adds	r1, r3, #4
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	9103      	str	r1, [sp, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bfbb      	ittet	lt
 8004e02:	425b      	neglt	r3, r3
 8004e04:	f042 0202 	orrlt.w	r2, r2, #2
 8004e08:	9307      	strge	r3, [sp, #28]
 8004e0a:	9307      	strlt	r3, [sp, #28]
 8004e0c:	bfb8      	it	lt
 8004e0e:	9204      	strlt	r2, [sp, #16]
 8004e10:	7823      	ldrb	r3, [r4, #0]
 8004e12:	2b2e      	cmp	r3, #46	; 0x2e
 8004e14:	d10c      	bne.n	8004e30 <_svfiprintf_r+0x130>
 8004e16:	7863      	ldrb	r3, [r4, #1]
 8004e18:	2b2a      	cmp	r3, #42	; 0x2a
 8004e1a:	d135      	bne.n	8004e88 <_svfiprintf_r+0x188>
 8004e1c:	9b03      	ldr	r3, [sp, #12]
 8004e1e:	3402      	adds	r4, #2
 8004e20:	1d1a      	adds	r2, r3, #4
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	9203      	str	r2, [sp, #12]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bfb8      	it	lt
 8004e2a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e2e:	9305      	str	r3, [sp, #20]
 8004e30:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004ef0 <_svfiprintf_r+0x1f0>
 8004e34:	2203      	movs	r2, #3
 8004e36:	4650      	mov	r0, sl
 8004e38:	7821      	ldrb	r1, [r4, #0]
 8004e3a:	f7ff fa77 	bl	800432c <memchr>
 8004e3e:	b140      	cbz	r0, 8004e52 <_svfiprintf_r+0x152>
 8004e40:	2340      	movs	r3, #64	; 0x40
 8004e42:	eba0 000a 	sub.w	r0, r0, sl
 8004e46:	fa03 f000 	lsl.w	r0, r3, r0
 8004e4a:	9b04      	ldr	r3, [sp, #16]
 8004e4c:	3401      	adds	r4, #1
 8004e4e:	4303      	orrs	r3, r0
 8004e50:	9304      	str	r3, [sp, #16]
 8004e52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e56:	2206      	movs	r2, #6
 8004e58:	4826      	ldr	r0, [pc, #152]	; (8004ef4 <_svfiprintf_r+0x1f4>)
 8004e5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e5e:	f7ff fa65 	bl	800432c <memchr>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d038      	beq.n	8004ed8 <_svfiprintf_r+0x1d8>
 8004e66:	4b24      	ldr	r3, [pc, #144]	; (8004ef8 <_svfiprintf_r+0x1f8>)
 8004e68:	bb1b      	cbnz	r3, 8004eb2 <_svfiprintf_r+0x1b2>
 8004e6a:	9b03      	ldr	r3, [sp, #12]
 8004e6c:	3307      	adds	r3, #7
 8004e6e:	f023 0307 	bic.w	r3, r3, #7
 8004e72:	3308      	adds	r3, #8
 8004e74:	9303      	str	r3, [sp, #12]
 8004e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e78:	4433      	add	r3, r6
 8004e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8004e7c:	e767      	b.n	8004d4e <_svfiprintf_r+0x4e>
 8004e7e:	460c      	mov	r4, r1
 8004e80:	2001      	movs	r0, #1
 8004e82:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e86:	e7a5      	b.n	8004dd4 <_svfiprintf_r+0xd4>
 8004e88:	2300      	movs	r3, #0
 8004e8a:	f04f 0c0a 	mov.w	ip, #10
 8004e8e:	4619      	mov	r1, r3
 8004e90:	3401      	adds	r4, #1
 8004e92:	9305      	str	r3, [sp, #20]
 8004e94:	4620      	mov	r0, r4
 8004e96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e9a:	3a30      	subs	r2, #48	; 0x30
 8004e9c:	2a09      	cmp	r2, #9
 8004e9e:	d903      	bls.n	8004ea8 <_svfiprintf_r+0x1a8>
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0c5      	beq.n	8004e30 <_svfiprintf_r+0x130>
 8004ea4:	9105      	str	r1, [sp, #20]
 8004ea6:	e7c3      	b.n	8004e30 <_svfiprintf_r+0x130>
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	2301      	movs	r3, #1
 8004eac:	fb0c 2101 	mla	r1, ip, r1, r2
 8004eb0:	e7f0      	b.n	8004e94 <_svfiprintf_r+0x194>
 8004eb2:	ab03      	add	r3, sp, #12
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	462a      	mov	r2, r5
 8004eb8:	4638      	mov	r0, r7
 8004eba:	4b10      	ldr	r3, [pc, #64]	; (8004efc <_svfiprintf_r+0x1fc>)
 8004ebc:	a904      	add	r1, sp, #16
 8004ebe:	f7fd ffcd 	bl	8002e5c <_printf_float>
 8004ec2:	1c42      	adds	r2, r0, #1
 8004ec4:	4606      	mov	r6, r0
 8004ec6:	d1d6      	bne.n	8004e76 <_svfiprintf_r+0x176>
 8004ec8:	89ab      	ldrh	r3, [r5, #12]
 8004eca:	065b      	lsls	r3, r3, #25
 8004ecc:	f53f af2c 	bmi.w	8004d28 <_svfiprintf_r+0x28>
 8004ed0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ed2:	b01d      	add	sp, #116	; 0x74
 8004ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ed8:	ab03      	add	r3, sp, #12
 8004eda:	9300      	str	r3, [sp, #0]
 8004edc:	462a      	mov	r2, r5
 8004ede:	4638      	mov	r0, r7
 8004ee0:	4b06      	ldr	r3, [pc, #24]	; (8004efc <_svfiprintf_r+0x1fc>)
 8004ee2:	a904      	add	r1, sp, #16
 8004ee4:	f7fe fa56 	bl	8003394 <_printf_i>
 8004ee8:	e7eb      	b.n	8004ec2 <_svfiprintf_r+0x1c2>
 8004eea:	bf00      	nop
 8004eec:	08005dc4 	.word	0x08005dc4
 8004ef0:	08005dca 	.word	0x08005dca
 8004ef4:	08005dce 	.word	0x08005dce
 8004ef8:	08002e5d 	.word	0x08002e5d
 8004efc:	08004c49 	.word	0x08004c49

08004f00 <_sbrk_r>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	2300      	movs	r3, #0
 8004f04:	4d05      	ldr	r5, [pc, #20]	; (8004f1c <_sbrk_r+0x1c>)
 8004f06:	4604      	mov	r4, r0
 8004f08:	4608      	mov	r0, r1
 8004f0a:	602b      	str	r3, [r5, #0]
 8004f0c:	f7fc faee 	bl	80014ec <_sbrk>
 8004f10:	1c43      	adds	r3, r0, #1
 8004f12:	d102      	bne.n	8004f1a <_sbrk_r+0x1a>
 8004f14:	682b      	ldr	r3, [r5, #0]
 8004f16:	b103      	cbz	r3, 8004f1a <_sbrk_r+0x1a>
 8004f18:	6023      	str	r3, [r4, #0]
 8004f1a:	bd38      	pop	{r3, r4, r5, pc}
 8004f1c:	20000274 	.word	0x20000274

08004f20 <__assert_func>:
 8004f20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f22:	4614      	mov	r4, r2
 8004f24:	461a      	mov	r2, r3
 8004f26:	4b09      	ldr	r3, [pc, #36]	; (8004f4c <__assert_func+0x2c>)
 8004f28:	4605      	mov	r5, r0
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68d8      	ldr	r0, [r3, #12]
 8004f2e:	b14c      	cbz	r4, 8004f44 <__assert_func+0x24>
 8004f30:	4b07      	ldr	r3, [pc, #28]	; (8004f50 <__assert_func+0x30>)
 8004f32:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f36:	9100      	str	r1, [sp, #0]
 8004f38:	462b      	mov	r3, r5
 8004f3a:	4906      	ldr	r1, [pc, #24]	; (8004f54 <__assert_func+0x34>)
 8004f3c:	f000 f80e 	bl	8004f5c <fiprintf>
 8004f40:	f000 faaa 	bl	8005498 <abort>
 8004f44:	4b04      	ldr	r3, [pc, #16]	; (8004f58 <__assert_func+0x38>)
 8004f46:	461c      	mov	r4, r3
 8004f48:	e7f3      	b.n	8004f32 <__assert_func+0x12>
 8004f4a:	bf00      	nop
 8004f4c:	2000000c 	.word	0x2000000c
 8004f50:	08005dd5 	.word	0x08005dd5
 8004f54:	08005de2 	.word	0x08005de2
 8004f58:	08005e10 	.word	0x08005e10

08004f5c <fiprintf>:
 8004f5c:	b40e      	push	{r1, r2, r3}
 8004f5e:	b503      	push	{r0, r1, lr}
 8004f60:	4601      	mov	r1, r0
 8004f62:	ab03      	add	r3, sp, #12
 8004f64:	4805      	ldr	r0, [pc, #20]	; (8004f7c <fiprintf+0x20>)
 8004f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f6a:	6800      	ldr	r0, [r0, #0]
 8004f6c:	9301      	str	r3, [sp, #4]
 8004f6e:	f000 f895 	bl	800509c <_vfiprintf_r>
 8004f72:	b002      	add	sp, #8
 8004f74:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f78:	b003      	add	sp, #12
 8004f7a:	4770      	bx	lr
 8004f7c:	2000000c 	.word	0x2000000c

08004f80 <__ascii_mbtowc>:
 8004f80:	b082      	sub	sp, #8
 8004f82:	b901      	cbnz	r1, 8004f86 <__ascii_mbtowc+0x6>
 8004f84:	a901      	add	r1, sp, #4
 8004f86:	b142      	cbz	r2, 8004f9a <__ascii_mbtowc+0x1a>
 8004f88:	b14b      	cbz	r3, 8004f9e <__ascii_mbtowc+0x1e>
 8004f8a:	7813      	ldrb	r3, [r2, #0]
 8004f8c:	600b      	str	r3, [r1, #0]
 8004f8e:	7812      	ldrb	r2, [r2, #0]
 8004f90:	1e10      	subs	r0, r2, #0
 8004f92:	bf18      	it	ne
 8004f94:	2001      	movne	r0, #1
 8004f96:	b002      	add	sp, #8
 8004f98:	4770      	bx	lr
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	e7fb      	b.n	8004f96 <__ascii_mbtowc+0x16>
 8004f9e:	f06f 0001 	mvn.w	r0, #1
 8004fa2:	e7f8      	b.n	8004f96 <__ascii_mbtowc+0x16>

08004fa4 <memmove>:
 8004fa4:	4288      	cmp	r0, r1
 8004fa6:	b510      	push	{r4, lr}
 8004fa8:	eb01 0402 	add.w	r4, r1, r2
 8004fac:	d902      	bls.n	8004fb4 <memmove+0x10>
 8004fae:	4284      	cmp	r4, r0
 8004fb0:	4623      	mov	r3, r4
 8004fb2:	d807      	bhi.n	8004fc4 <memmove+0x20>
 8004fb4:	1e43      	subs	r3, r0, #1
 8004fb6:	42a1      	cmp	r1, r4
 8004fb8:	d008      	beq.n	8004fcc <memmove+0x28>
 8004fba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fc2:	e7f8      	b.n	8004fb6 <memmove+0x12>
 8004fc4:	4601      	mov	r1, r0
 8004fc6:	4402      	add	r2, r0
 8004fc8:	428a      	cmp	r2, r1
 8004fca:	d100      	bne.n	8004fce <memmove+0x2a>
 8004fcc:	bd10      	pop	{r4, pc}
 8004fce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fd6:	e7f7      	b.n	8004fc8 <memmove+0x24>

08004fd8 <__malloc_lock>:
 8004fd8:	4801      	ldr	r0, [pc, #4]	; (8004fe0 <__malloc_lock+0x8>)
 8004fda:	f000 bc19 	b.w	8005810 <__retarget_lock_acquire_recursive>
 8004fde:	bf00      	nop
 8004fe0:	20000278 	.word	0x20000278

08004fe4 <__malloc_unlock>:
 8004fe4:	4801      	ldr	r0, [pc, #4]	; (8004fec <__malloc_unlock+0x8>)
 8004fe6:	f000 bc14 	b.w	8005812 <__retarget_lock_release_recursive>
 8004fea:	bf00      	nop
 8004fec:	20000278 	.word	0x20000278

08004ff0 <_realloc_r>:
 8004ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff4:	4680      	mov	r8, r0
 8004ff6:	4614      	mov	r4, r2
 8004ff8:	460e      	mov	r6, r1
 8004ffa:	b921      	cbnz	r1, 8005006 <_realloc_r+0x16>
 8004ffc:	4611      	mov	r1, r2
 8004ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005002:	f7ff bdad 	b.w	8004b60 <_malloc_r>
 8005006:	b92a      	cbnz	r2, 8005014 <_realloc_r+0x24>
 8005008:	f7ff fd42 	bl	8004a90 <_free_r>
 800500c:	4625      	mov	r5, r4
 800500e:	4628      	mov	r0, r5
 8005010:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005014:	f000 fc64 	bl	80058e0 <_malloc_usable_size_r>
 8005018:	4284      	cmp	r4, r0
 800501a:	4607      	mov	r7, r0
 800501c:	d802      	bhi.n	8005024 <_realloc_r+0x34>
 800501e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005022:	d812      	bhi.n	800504a <_realloc_r+0x5a>
 8005024:	4621      	mov	r1, r4
 8005026:	4640      	mov	r0, r8
 8005028:	f7ff fd9a 	bl	8004b60 <_malloc_r>
 800502c:	4605      	mov	r5, r0
 800502e:	2800      	cmp	r0, #0
 8005030:	d0ed      	beq.n	800500e <_realloc_r+0x1e>
 8005032:	42bc      	cmp	r4, r7
 8005034:	4622      	mov	r2, r4
 8005036:	4631      	mov	r1, r6
 8005038:	bf28      	it	cs
 800503a:	463a      	movcs	r2, r7
 800503c:	f7ff f984 	bl	8004348 <memcpy>
 8005040:	4631      	mov	r1, r6
 8005042:	4640      	mov	r0, r8
 8005044:	f7ff fd24 	bl	8004a90 <_free_r>
 8005048:	e7e1      	b.n	800500e <_realloc_r+0x1e>
 800504a:	4635      	mov	r5, r6
 800504c:	e7df      	b.n	800500e <_realloc_r+0x1e>

0800504e <__sfputc_r>:
 800504e:	6893      	ldr	r3, [r2, #8]
 8005050:	b410      	push	{r4}
 8005052:	3b01      	subs	r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	6093      	str	r3, [r2, #8]
 8005058:	da07      	bge.n	800506a <__sfputc_r+0x1c>
 800505a:	6994      	ldr	r4, [r2, #24]
 800505c:	42a3      	cmp	r3, r4
 800505e:	db01      	blt.n	8005064 <__sfputc_r+0x16>
 8005060:	290a      	cmp	r1, #10
 8005062:	d102      	bne.n	800506a <__sfputc_r+0x1c>
 8005064:	bc10      	pop	{r4}
 8005066:	f000 b949 	b.w	80052fc <__swbuf_r>
 800506a:	6813      	ldr	r3, [r2, #0]
 800506c:	1c58      	adds	r0, r3, #1
 800506e:	6010      	str	r0, [r2, #0]
 8005070:	7019      	strb	r1, [r3, #0]
 8005072:	4608      	mov	r0, r1
 8005074:	bc10      	pop	{r4}
 8005076:	4770      	bx	lr

08005078 <__sfputs_r>:
 8005078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507a:	4606      	mov	r6, r0
 800507c:	460f      	mov	r7, r1
 800507e:	4614      	mov	r4, r2
 8005080:	18d5      	adds	r5, r2, r3
 8005082:	42ac      	cmp	r4, r5
 8005084:	d101      	bne.n	800508a <__sfputs_r+0x12>
 8005086:	2000      	movs	r0, #0
 8005088:	e007      	b.n	800509a <__sfputs_r+0x22>
 800508a:	463a      	mov	r2, r7
 800508c:	4630      	mov	r0, r6
 800508e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005092:	f7ff ffdc 	bl	800504e <__sfputc_r>
 8005096:	1c43      	adds	r3, r0, #1
 8005098:	d1f3      	bne.n	8005082 <__sfputs_r+0xa>
 800509a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800509c <_vfiprintf_r>:
 800509c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a0:	460d      	mov	r5, r1
 80050a2:	4614      	mov	r4, r2
 80050a4:	4698      	mov	r8, r3
 80050a6:	4606      	mov	r6, r0
 80050a8:	b09d      	sub	sp, #116	; 0x74
 80050aa:	b118      	cbz	r0, 80050b4 <_vfiprintf_r+0x18>
 80050ac:	6983      	ldr	r3, [r0, #24]
 80050ae:	b90b      	cbnz	r3, 80050b4 <_vfiprintf_r+0x18>
 80050b0:	f000 fb10 	bl	80056d4 <__sinit>
 80050b4:	4b89      	ldr	r3, [pc, #548]	; (80052dc <_vfiprintf_r+0x240>)
 80050b6:	429d      	cmp	r5, r3
 80050b8:	d11b      	bne.n	80050f2 <_vfiprintf_r+0x56>
 80050ba:	6875      	ldr	r5, [r6, #4]
 80050bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050be:	07d9      	lsls	r1, r3, #31
 80050c0:	d405      	bmi.n	80050ce <_vfiprintf_r+0x32>
 80050c2:	89ab      	ldrh	r3, [r5, #12]
 80050c4:	059a      	lsls	r2, r3, #22
 80050c6:	d402      	bmi.n	80050ce <_vfiprintf_r+0x32>
 80050c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050ca:	f000 fba1 	bl	8005810 <__retarget_lock_acquire_recursive>
 80050ce:	89ab      	ldrh	r3, [r5, #12]
 80050d0:	071b      	lsls	r3, r3, #28
 80050d2:	d501      	bpl.n	80050d8 <_vfiprintf_r+0x3c>
 80050d4:	692b      	ldr	r3, [r5, #16]
 80050d6:	b9eb      	cbnz	r3, 8005114 <_vfiprintf_r+0x78>
 80050d8:	4629      	mov	r1, r5
 80050da:	4630      	mov	r0, r6
 80050dc:	f000 f96e 	bl	80053bc <__swsetup_r>
 80050e0:	b1c0      	cbz	r0, 8005114 <_vfiprintf_r+0x78>
 80050e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050e4:	07dc      	lsls	r4, r3, #31
 80050e6:	d50e      	bpl.n	8005106 <_vfiprintf_r+0x6a>
 80050e8:	f04f 30ff 	mov.w	r0, #4294967295
 80050ec:	b01d      	add	sp, #116	; 0x74
 80050ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050f2:	4b7b      	ldr	r3, [pc, #492]	; (80052e0 <_vfiprintf_r+0x244>)
 80050f4:	429d      	cmp	r5, r3
 80050f6:	d101      	bne.n	80050fc <_vfiprintf_r+0x60>
 80050f8:	68b5      	ldr	r5, [r6, #8]
 80050fa:	e7df      	b.n	80050bc <_vfiprintf_r+0x20>
 80050fc:	4b79      	ldr	r3, [pc, #484]	; (80052e4 <_vfiprintf_r+0x248>)
 80050fe:	429d      	cmp	r5, r3
 8005100:	bf08      	it	eq
 8005102:	68f5      	ldreq	r5, [r6, #12]
 8005104:	e7da      	b.n	80050bc <_vfiprintf_r+0x20>
 8005106:	89ab      	ldrh	r3, [r5, #12]
 8005108:	0598      	lsls	r0, r3, #22
 800510a:	d4ed      	bmi.n	80050e8 <_vfiprintf_r+0x4c>
 800510c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800510e:	f000 fb80 	bl	8005812 <__retarget_lock_release_recursive>
 8005112:	e7e9      	b.n	80050e8 <_vfiprintf_r+0x4c>
 8005114:	2300      	movs	r3, #0
 8005116:	9309      	str	r3, [sp, #36]	; 0x24
 8005118:	2320      	movs	r3, #32
 800511a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800511e:	2330      	movs	r3, #48	; 0x30
 8005120:	f04f 0901 	mov.w	r9, #1
 8005124:	f8cd 800c 	str.w	r8, [sp, #12]
 8005128:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80052e8 <_vfiprintf_r+0x24c>
 800512c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005130:	4623      	mov	r3, r4
 8005132:	469a      	mov	sl, r3
 8005134:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005138:	b10a      	cbz	r2, 800513e <_vfiprintf_r+0xa2>
 800513a:	2a25      	cmp	r2, #37	; 0x25
 800513c:	d1f9      	bne.n	8005132 <_vfiprintf_r+0x96>
 800513e:	ebba 0b04 	subs.w	fp, sl, r4
 8005142:	d00b      	beq.n	800515c <_vfiprintf_r+0xc0>
 8005144:	465b      	mov	r3, fp
 8005146:	4622      	mov	r2, r4
 8005148:	4629      	mov	r1, r5
 800514a:	4630      	mov	r0, r6
 800514c:	f7ff ff94 	bl	8005078 <__sfputs_r>
 8005150:	3001      	adds	r0, #1
 8005152:	f000 80aa 	beq.w	80052aa <_vfiprintf_r+0x20e>
 8005156:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005158:	445a      	add	r2, fp
 800515a:	9209      	str	r2, [sp, #36]	; 0x24
 800515c:	f89a 3000 	ldrb.w	r3, [sl]
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 80a2 	beq.w	80052aa <_vfiprintf_r+0x20e>
 8005166:	2300      	movs	r3, #0
 8005168:	f04f 32ff 	mov.w	r2, #4294967295
 800516c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005170:	f10a 0a01 	add.w	sl, sl, #1
 8005174:	9304      	str	r3, [sp, #16]
 8005176:	9307      	str	r3, [sp, #28]
 8005178:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800517c:	931a      	str	r3, [sp, #104]	; 0x68
 800517e:	4654      	mov	r4, sl
 8005180:	2205      	movs	r2, #5
 8005182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005186:	4858      	ldr	r0, [pc, #352]	; (80052e8 <_vfiprintf_r+0x24c>)
 8005188:	f7ff f8d0 	bl	800432c <memchr>
 800518c:	9a04      	ldr	r2, [sp, #16]
 800518e:	b9d8      	cbnz	r0, 80051c8 <_vfiprintf_r+0x12c>
 8005190:	06d1      	lsls	r1, r2, #27
 8005192:	bf44      	itt	mi
 8005194:	2320      	movmi	r3, #32
 8005196:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800519a:	0713      	lsls	r3, r2, #28
 800519c:	bf44      	itt	mi
 800519e:	232b      	movmi	r3, #43	; 0x2b
 80051a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80051a4:	f89a 3000 	ldrb.w	r3, [sl]
 80051a8:	2b2a      	cmp	r3, #42	; 0x2a
 80051aa:	d015      	beq.n	80051d8 <_vfiprintf_r+0x13c>
 80051ac:	4654      	mov	r4, sl
 80051ae:	2000      	movs	r0, #0
 80051b0:	f04f 0c0a 	mov.w	ip, #10
 80051b4:	9a07      	ldr	r2, [sp, #28]
 80051b6:	4621      	mov	r1, r4
 80051b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051bc:	3b30      	subs	r3, #48	; 0x30
 80051be:	2b09      	cmp	r3, #9
 80051c0:	d94e      	bls.n	8005260 <_vfiprintf_r+0x1c4>
 80051c2:	b1b0      	cbz	r0, 80051f2 <_vfiprintf_r+0x156>
 80051c4:	9207      	str	r2, [sp, #28]
 80051c6:	e014      	b.n	80051f2 <_vfiprintf_r+0x156>
 80051c8:	eba0 0308 	sub.w	r3, r0, r8
 80051cc:	fa09 f303 	lsl.w	r3, r9, r3
 80051d0:	4313      	orrs	r3, r2
 80051d2:	46a2      	mov	sl, r4
 80051d4:	9304      	str	r3, [sp, #16]
 80051d6:	e7d2      	b.n	800517e <_vfiprintf_r+0xe2>
 80051d8:	9b03      	ldr	r3, [sp, #12]
 80051da:	1d19      	adds	r1, r3, #4
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	9103      	str	r1, [sp, #12]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	bfbb      	ittet	lt
 80051e4:	425b      	neglt	r3, r3
 80051e6:	f042 0202 	orrlt.w	r2, r2, #2
 80051ea:	9307      	strge	r3, [sp, #28]
 80051ec:	9307      	strlt	r3, [sp, #28]
 80051ee:	bfb8      	it	lt
 80051f0:	9204      	strlt	r2, [sp, #16]
 80051f2:	7823      	ldrb	r3, [r4, #0]
 80051f4:	2b2e      	cmp	r3, #46	; 0x2e
 80051f6:	d10c      	bne.n	8005212 <_vfiprintf_r+0x176>
 80051f8:	7863      	ldrb	r3, [r4, #1]
 80051fa:	2b2a      	cmp	r3, #42	; 0x2a
 80051fc:	d135      	bne.n	800526a <_vfiprintf_r+0x1ce>
 80051fe:	9b03      	ldr	r3, [sp, #12]
 8005200:	3402      	adds	r4, #2
 8005202:	1d1a      	adds	r2, r3, #4
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	9203      	str	r2, [sp, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	bfb8      	it	lt
 800520c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005210:	9305      	str	r3, [sp, #20]
 8005212:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80052ec <_vfiprintf_r+0x250>
 8005216:	2203      	movs	r2, #3
 8005218:	4650      	mov	r0, sl
 800521a:	7821      	ldrb	r1, [r4, #0]
 800521c:	f7ff f886 	bl	800432c <memchr>
 8005220:	b140      	cbz	r0, 8005234 <_vfiprintf_r+0x198>
 8005222:	2340      	movs	r3, #64	; 0x40
 8005224:	eba0 000a 	sub.w	r0, r0, sl
 8005228:	fa03 f000 	lsl.w	r0, r3, r0
 800522c:	9b04      	ldr	r3, [sp, #16]
 800522e:	3401      	adds	r4, #1
 8005230:	4303      	orrs	r3, r0
 8005232:	9304      	str	r3, [sp, #16]
 8005234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005238:	2206      	movs	r2, #6
 800523a:	482d      	ldr	r0, [pc, #180]	; (80052f0 <_vfiprintf_r+0x254>)
 800523c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005240:	f7ff f874 	bl	800432c <memchr>
 8005244:	2800      	cmp	r0, #0
 8005246:	d03f      	beq.n	80052c8 <_vfiprintf_r+0x22c>
 8005248:	4b2a      	ldr	r3, [pc, #168]	; (80052f4 <_vfiprintf_r+0x258>)
 800524a:	bb1b      	cbnz	r3, 8005294 <_vfiprintf_r+0x1f8>
 800524c:	9b03      	ldr	r3, [sp, #12]
 800524e:	3307      	adds	r3, #7
 8005250:	f023 0307 	bic.w	r3, r3, #7
 8005254:	3308      	adds	r3, #8
 8005256:	9303      	str	r3, [sp, #12]
 8005258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800525a:	443b      	add	r3, r7
 800525c:	9309      	str	r3, [sp, #36]	; 0x24
 800525e:	e767      	b.n	8005130 <_vfiprintf_r+0x94>
 8005260:	460c      	mov	r4, r1
 8005262:	2001      	movs	r0, #1
 8005264:	fb0c 3202 	mla	r2, ip, r2, r3
 8005268:	e7a5      	b.n	80051b6 <_vfiprintf_r+0x11a>
 800526a:	2300      	movs	r3, #0
 800526c:	f04f 0c0a 	mov.w	ip, #10
 8005270:	4619      	mov	r1, r3
 8005272:	3401      	adds	r4, #1
 8005274:	9305      	str	r3, [sp, #20]
 8005276:	4620      	mov	r0, r4
 8005278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800527c:	3a30      	subs	r2, #48	; 0x30
 800527e:	2a09      	cmp	r2, #9
 8005280:	d903      	bls.n	800528a <_vfiprintf_r+0x1ee>
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0c5      	beq.n	8005212 <_vfiprintf_r+0x176>
 8005286:	9105      	str	r1, [sp, #20]
 8005288:	e7c3      	b.n	8005212 <_vfiprintf_r+0x176>
 800528a:	4604      	mov	r4, r0
 800528c:	2301      	movs	r3, #1
 800528e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005292:	e7f0      	b.n	8005276 <_vfiprintf_r+0x1da>
 8005294:	ab03      	add	r3, sp, #12
 8005296:	9300      	str	r3, [sp, #0]
 8005298:	462a      	mov	r2, r5
 800529a:	4630      	mov	r0, r6
 800529c:	4b16      	ldr	r3, [pc, #88]	; (80052f8 <_vfiprintf_r+0x25c>)
 800529e:	a904      	add	r1, sp, #16
 80052a0:	f7fd fddc 	bl	8002e5c <_printf_float>
 80052a4:	4607      	mov	r7, r0
 80052a6:	1c78      	adds	r0, r7, #1
 80052a8:	d1d6      	bne.n	8005258 <_vfiprintf_r+0x1bc>
 80052aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80052ac:	07d9      	lsls	r1, r3, #31
 80052ae:	d405      	bmi.n	80052bc <_vfiprintf_r+0x220>
 80052b0:	89ab      	ldrh	r3, [r5, #12]
 80052b2:	059a      	lsls	r2, r3, #22
 80052b4:	d402      	bmi.n	80052bc <_vfiprintf_r+0x220>
 80052b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80052b8:	f000 faab 	bl	8005812 <__retarget_lock_release_recursive>
 80052bc:	89ab      	ldrh	r3, [r5, #12]
 80052be:	065b      	lsls	r3, r3, #25
 80052c0:	f53f af12 	bmi.w	80050e8 <_vfiprintf_r+0x4c>
 80052c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80052c6:	e711      	b.n	80050ec <_vfiprintf_r+0x50>
 80052c8:	ab03      	add	r3, sp, #12
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	462a      	mov	r2, r5
 80052ce:	4630      	mov	r0, r6
 80052d0:	4b09      	ldr	r3, [pc, #36]	; (80052f8 <_vfiprintf_r+0x25c>)
 80052d2:	a904      	add	r1, sp, #16
 80052d4:	f7fe f85e 	bl	8003394 <_printf_i>
 80052d8:	e7e4      	b.n	80052a4 <_vfiprintf_r+0x208>
 80052da:	bf00      	nop
 80052dc:	08005f3c 	.word	0x08005f3c
 80052e0:	08005f5c 	.word	0x08005f5c
 80052e4:	08005f1c 	.word	0x08005f1c
 80052e8:	08005dc4 	.word	0x08005dc4
 80052ec:	08005dca 	.word	0x08005dca
 80052f0:	08005dce 	.word	0x08005dce
 80052f4:	08002e5d 	.word	0x08002e5d
 80052f8:	08005079 	.word	0x08005079

080052fc <__swbuf_r>:
 80052fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fe:	460e      	mov	r6, r1
 8005300:	4614      	mov	r4, r2
 8005302:	4605      	mov	r5, r0
 8005304:	b118      	cbz	r0, 800530e <__swbuf_r+0x12>
 8005306:	6983      	ldr	r3, [r0, #24]
 8005308:	b90b      	cbnz	r3, 800530e <__swbuf_r+0x12>
 800530a:	f000 f9e3 	bl	80056d4 <__sinit>
 800530e:	4b21      	ldr	r3, [pc, #132]	; (8005394 <__swbuf_r+0x98>)
 8005310:	429c      	cmp	r4, r3
 8005312:	d12b      	bne.n	800536c <__swbuf_r+0x70>
 8005314:	686c      	ldr	r4, [r5, #4]
 8005316:	69a3      	ldr	r3, [r4, #24]
 8005318:	60a3      	str	r3, [r4, #8]
 800531a:	89a3      	ldrh	r3, [r4, #12]
 800531c:	071a      	lsls	r2, r3, #28
 800531e:	d52f      	bpl.n	8005380 <__swbuf_r+0x84>
 8005320:	6923      	ldr	r3, [r4, #16]
 8005322:	b36b      	cbz	r3, 8005380 <__swbuf_r+0x84>
 8005324:	6923      	ldr	r3, [r4, #16]
 8005326:	6820      	ldr	r0, [r4, #0]
 8005328:	b2f6      	uxtb	r6, r6
 800532a:	1ac0      	subs	r0, r0, r3
 800532c:	6963      	ldr	r3, [r4, #20]
 800532e:	4637      	mov	r7, r6
 8005330:	4283      	cmp	r3, r0
 8005332:	dc04      	bgt.n	800533e <__swbuf_r+0x42>
 8005334:	4621      	mov	r1, r4
 8005336:	4628      	mov	r0, r5
 8005338:	f000 f938 	bl	80055ac <_fflush_r>
 800533c:	bb30      	cbnz	r0, 800538c <__swbuf_r+0x90>
 800533e:	68a3      	ldr	r3, [r4, #8]
 8005340:	3001      	adds	r0, #1
 8005342:	3b01      	subs	r3, #1
 8005344:	60a3      	str	r3, [r4, #8]
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	6022      	str	r2, [r4, #0]
 800534c:	701e      	strb	r6, [r3, #0]
 800534e:	6963      	ldr	r3, [r4, #20]
 8005350:	4283      	cmp	r3, r0
 8005352:	d004      	beq.n	800535e <__swbuf_r+0x62>
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	07db      	lsls	r3, r3, #31
 8005358:	d506      	bpl.n	8005368 <__swbuf_r+0x6c>
 800535a:	2e0a      	cmp	r6, #10
 800535c:	d104      	bne.n	8005368 <__swbuf_r+0x6c>
 800535e:	4621      	mov	r1, r4
 8005360:	4628      	mov	r0, r5
 8005362:	f000 f923 	bl	80055ac <_fflush_r>
 8005366:	b988      	cbnz	r0, 800538c <__swbuf_r+0x90>
 8005368:	4638      	mov	r0, r7
 800536a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800536c:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <__swbuf_r+0x9c>)
 800536e:	429c      	cmp	r4, r3
 8005370:	d101      	bne.n	8005376 <__swbuf_r+0x7a>
 8005372:	68ac      	ldr	r4, [r5, #8]
 8005374:	e7cf      	b.n	8005316 <__swbuf_r+0x1a>
 8005376:	4b09      	ldr	r3, [pc, #36]	; (800539c <__swbuf_r+0xa0>)
 8005378:	429c      	cmp	r4, r3
 800537a:	bf08      	it	eq
 800537c:	68ec      	ldreq	r4, [r5, #12]
 800537e:	e7ca      	b.n	8005316 <__swbuf_r+0x1a>
 8005380:	4621      	mov	r1, r4
 8005382:	4628      	mov	r0, r5
 8005384:	f000 f81a 	bl	80053bc <__swsetup_r>
 8005388:	2800      	cmp	r0, #0
 800538a:	d0cb      	beq.n	8005324 <__swbuf_r+0x28>
 800538c:	f04f 37ff 	mov.w	r7, #4294967295
 8005390:	e7ea      	b.n	8005368 <__swbuf_r+0x6c>
 8005392:	bf00      	nop
 8005394:	08005f3c 	.word	0x08005f3c
 8005398:	08005f5c 	.word	0x08005f5c
 800539c:	08005f1c 	.word	0x08005f1c

080053a0 <__ascii_wctomb>:
 80053a0:	4603      	mov	r3, r0
 80053a2:	4608      	mov	r0, r1
 80053a4:	b141      	cbz	r1, 80053b8 <__ascii_wctomb+0x18>
 80053a6:	2aff      	cmp	r2, #255	; 0xff
 80053a8:	d904      	bls.n	80053b4 <__ascii_wctomb+0x14>
 80053aa:	228a      	movs	r2, #138	; 0x8a
 80053ac:	f04f 30ff 	mov.w	r0, #4294967295
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	4770      	bx	lr
 80053b4:	2001      	movs	r0, #1
 80053b6:	700a      	strb	r2, [r1, #0]
 80053b8:	4770      	bx	lr
	...

080053bc <__swsetup_r>:
 80053bc:	4b32      	ldr	r3, [pc, #200]	; (8005488 <__swsetup_r+0xcc>)
 80053be:	b570      	push	{r4, r5, r6, lr}
 80053c0:	681d      	ldr	r5, [r3, #0]
 80053c2:	4606      	mov	r6, r0
 80053c4:	460c      	mov	r4, r1
 80053c6:	b125      	cbz	r5, 80053d2 <__swsetup_r+0x16>
 80053c8:	69ab      	ldr	r3, [r5, #24]
 80053ca:	b913      	cbnz	r3, 80053d2 <__swsetup_r+0x16>
 80053cc:	4628      	mov	r0, r5
 80053ce:	f000 f981 	bl	80056d4 <__sinit>
 80053d2:	4b2e      	ldr	r3, [pc, #184]	; (800548c <__swsetup_r+0xd0>)
 80053d4:	429c      	cmp	r4, r3
 80053d6:	d10f      	bne.n	80053f8 <__swsetup_r+0x3c>
 80053d8:	686c      	ldr	r4, [r5, #4]
 80053da:	89a3      	ldrh	r3, [r4, #12]
 80053dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053e0:	0719      	lsls	r1, r3, #28
 80053e2:	d42c      	bmi.n	800543e <__swsetup_r+0x82>
 80053e4:	06dd      	lsls	r5, r3, #27
 80053e6:	d411      	bmi.n	800540c <__swsetup_r+0x50>
 80053e8:	2309      	movs	r3, #9
 80053ea:	6033      	str	r3, [r6, #0]
 80053ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053f0:	f04f 30ff 	mov.w	r0, #4294967295
 80053f4:	81a3      	strh	r3, [r4, #12]
 80053f6:	e03e      	b.n	8005476 <__swsetup_r+0xba>
 80053f8:	4b25      	ldr	r3, [pc, #148]	; (8005490 <__swsetup_r+0xd4>)
 80053fa:	429c      	cmp	r4, r3
 80053fc:	d101      	bne.n	8005402 <__swsetup_r+0x46>
 80053fe:	68ac      	ldr	r4, [r5, #8]
 8005400:	e7eb      	b.n	80053da <__swsetup_r+0x1e>
 8005402:	4b24      	ldr	r3, [pc, #144]	; (8005494 <__swsetup_r+0xd8>)
 8005404:	429c      	cmp	r4, r3
 8005406:	bf08      	it	eq
 8005408:	68ec      	ldreq	r4, [r5, #12]
 800540a:	e7e6      	b.n	80053da <__swsetup_r+0x1e>
 800540c:	0758      	lsls	r0, r3, #29
 800540e:	d512      	bpl.n	8005436 <__swsetup_r+0x7a>
 8005410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005412:	b141      	cbz	r1, 8005426 <__swsetup_r+0x6a>
 8005414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005418:	4299      	cmp	r1, r3
 800541a:	d002      	beq.n	8005422 <__swsetup_r+0x66>
 800541c:	4630      	mov	r0, r6
 800541e:	f7ff fb37 	bl	8004a90 <_free_r>
 8005422:	2300      	movs	r3, #0
 8005424:	6363      	str	r3, [r4, #52]	; 0x34
 8005426:	89a3      	ldrh	r3, [r4, #12]
 8005428:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800542c:	81a3      	strh	r3, [r4, #12]
 800542e:	2300      	movs	r3, #0
 8005430:	6063      	str	r3, [r4, #4]
 8005432:	6923      	ldr	r3, [r4, #16]
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	89a3      	ldrh	r3, [r4, #12]
 8005438:	f043 0308 	orr.w	r3, r3, #8
 800543c:	81a3      	strh	r3, [r4, #12]
 800543e:	6923      	ldr	r3, [r4, #16]
 8005440:	b94b      	cbnz	r3, 8005456 <__swsetup_r+0x9a>
 8005442:	89a3      	ldrh	r3, [r4, #12]
 8005444:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800544c:	d003      	beq.n	8005456 <__swsetup_r+0x9a>
 800544e:	4621      	mov	r1, r4
 8005450:	4630      	mov	r0, r6
 8005452:	f000 fa05 	bl	8005860 <__smakebuf_r>
 8005456:	89a0      	ldrh	r0, [r4, #12]
 8005458:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800545c:	f010 0301 	ands.w	r3, r0, #1
 8005460:	d00a      	beq.n	8005478 <__swsetup_r+0xbc>
 8005462:	2300      	movs	r3, #0
 8005464:	60a3      	str	r3, [r4, #8]
 8005466:	6963      	ldr	r3, [r4, #20]
 8005468:	425b      	negs	r3, r3
 800546a:	61a3      	str	r3, [r4, #24]
 800546c:	6923      	ldr	r3, [r4, #16]
 800546e:	b943      	cbnz	r3, 8005482 <__swsetup_r+0xc6>
 8005470:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005474:	d1ba      	bne.n	80053ec <__swsetup_r+0x30>
 8005476:	bd70      	pop	{r4, r5, r6, pc}
 8005478:	0781      	lsls	r1, r0, #30
 800547a:	bf58      	it	pl
 800547c:	6963      	ldrpl	r3, [r4, #20]
 800547e:	60a3      	str	r3, [r4, #8]
 8005480:	e7f4      	b.n	800546c <__swsetup_r+0xb0>
 8005482:	2000      	movs	r0, #0
 8005484:	e7f7      	b.n	8005476 <__swsetup_r+0xba>
 8005486:	bf00      	nop
 8005488:	2000000c 	.word	0x2000000c
 800548c:	08005f3c 	.word	0x08005f3c
 8005490:	08005f5c 	.word	0x08005f5c
 8005494:	08005f1c 	.word	0x08005f1c

08005498 <abort>:
 8005498:	2006      	movs	r0, #6
 800549a:	b508      	push	{r3, lr}
 800549c:	f000 fa50 	bl	8005940 <raise>
 80054a0:	2001      	movs	r0, #1
 80054a2:	f7fb ffaf 	bl	8001404 <_exit>
	...

080054a8 <__sflush_r>:
 80054a8:	898a      	ldrh	r2, [r1, #12]
 80054aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ac:	4605      	mov	r5, r0
 80054ae:	0710      	lsls	r0, r2, #28
 80054b0:	460c      	mov	r4, r1
 80054b2:	d457      	bmi.n	8005564 <__sflush_r+0xbc>
 80054b4:	684b      	ldr	r3, [r1, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	dc04      	bgt.n	80054c4 <__sflush_r+0x1c>
 80054ba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80054bc:	2b00      	cmp	r3, #0
 80054be:	dc01      	bgt.n	80054c4 <__sflush_r+0x1c>
 80054c0:	2000      	movs	r0, #0
 80054c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054c6:	2e00      	cmp	r6, #0
 80054c8:	d0fa      	beq.n	80054c0 <__sflush_r+0x18>
 80054ca:	2300      	movs	r3, #0
 80054cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054d0:	682f      	ldr	r7, [r5, #0]
 80054d2:	602b      	str	r3, [r5, #0]
 80054d4:	d032      	beq.n	800553c <__sflush_r+0x94>
 80054d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054d8:	89a3      	ldrh	r3, [r4, #12]
 80054da:	075a      	lsls	r2, r3, #29
 80054dc:	d505      	bpl.n	80054ea <__sflush_r+0x42>
 80054de:	6863      	ldr	r3, [r4, #4]
 80054e0:	1ac0      	subs	r0, r0, r3
 80054e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054e4:	b10b      	cbz	r3, 80054ea <__sflush_r+0x42>
 80054e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054e8:	1ac0      	subs	r0, r0, r3
 80054ea:	2300      	movs	r3, #0
 80054ec:	4602      	mov	r2, r0
 80054ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054f0:	4628      	mov	r0, r5
 80054f2:	6a21      	ldr	r1, [r4, #32]
 80054f4:	47b0      	blx	r6
 80054f6:	1c43      	adds	r3, r0, #1
 80054f8:	89a3      	ldrh	r3, [r4, #12]
 80054fa:	d106      	bne.n	800550a <__sflush_r+0x62>
 80054fc:	6829      	ldr	r1, [r5, #0]
 80054fe:	291d      	cmp	r1, #29
 8005500:	d82c      	bhi.n	800555c <__sflush_r+0xb4>
 8005502:	4a29      	ldr	r2, [pc, #164]	; (80055a8 <__sflush_r+0x100>)
 8005504:	40ca      	lsrs	r2, r1
 8005506:	07d6      	lsls	r6, r2, #31
 8005508:	d528      	bpl.n	800555c <__sflush_r+0xb4>
 800550a:	2200      	movs	r2, #0
 800550c:	6062      	str	r2, [r4, #4]
 800550e:	6922      	ldr	r2, [r4, #16]
 8005510:	04d9      	lsls	r1, r3, #19
 8005512:	6022      	str	r2, [r4, #0]
 8005514:	d504      	bpl.n	8005520 <__sflush_r+0x78>
 8005516:	1c42      	adds	r2, r0, #1
 8005518:	d101      	bne.n	800551e <__sflush_r+0x76>
 800551a:	682b      	ldr	r3, [r5, #0]
 800551c:	b903      	cbnz	r3, 8005520 <__sflush_r+0x78>
 800551e:	6560      	str	r0, [r4, #84]	; 0x54
 8005520:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005522:	602f      	str	r7, [r5, #0]
 8005524:	2900      	cmp	r1, #0
 8005526:	d0cb      	beq.n	80054c0 <__sflush_r+0x18>
 8005528:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800552c:	4299      	cmp	r1, r3
 800552e:	d002      	beq.n	8005536 <__sflush_r+0x8e>
 8005530:	4628      	mov	r0, r5
 8005532:	f7ff faad 	bl	8004a90 <_free_r>
 8005536:	2000      	movs	r0, #0
 8005538:	6360      	str	r0, [r4, #52]	; 0x34
 800553a:	e7c2      	b.n	80054c2 <__sflush_r+0x1a>
 800553c:	6a21      	ldr	r1, [r4, #32]
 800553e:	2301      	movs	r3, #1
 8005540:	4628      	mov	r0, r5
 8005542:	47b0      	blx	r6
 8005544:	1c41      	adds	r1, r0, #1
 8005546:	d1c7      	bne.n	80054d8 <__sflush_r+0x30>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d0c4      	beq.n	80054d8 <__sflush_r+0x30>
 800554e:	2b1d      	cmp	r3, #29
 8005550:	d001      	beq.n	8005556 <__sflush_r+0xae>
 8005552:	2b16      	cmp	r3, #22
 8005554:	d101      	bne.n	800555a <__sflush_r+0xb2>
 8005556:	602f      	str	r7, [r5, #0]
 8005558:	e7b2      	b.n	80054c0 <__sflush_r+0x18>
 800555a:	89a3      	ldrh	r3, [r4, #12]
 800555c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005560:	81a3      	strh	r3, [r4, #12]
 8005562:	e7ae      	b.n	80054c2 <__sflush_r+0x1a>
 8005564:	690f      	ldr	r7, [r1, #16]
 8005566:	2f00      	cmp	r7, #0
 8005568:	d0aa      	beq.n	80054c0 <__sflush_r+0x18>
 800556a:	0793      	lsls	r3, r2, #30
 800556c:	bf18      	it	ne
 800556e:	2300      	movne	r3, #0
 8005570:	680e      	ldr	r6, [r1, #0]
 8005572:	bf08      	it	eq
 8005574:	694b      	ldreq	r3, [r1, #20]
 8005576:	1bf6      	subs	r6, r6, r7
 8005578:	600f      	str	r7, [r1, #0]
 800557a:	608b      	str	r3, [r1, #8]
 800557c:	2e00      	cmp	r6, #0
 800557e:	dd9f      	ble.n	80054c0 <__sflush_r+0x18>
 8005580:	4633      	mov	r3, r6
 8005582:	463a      	mov	r2, r7
 8005584:	4628      	mov	r0, r5
 8005586:	6a21      	ldr	r1, [r4, #32]
 8005588:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800558c:	47e0      	blx	ip
 800558e:	2800      	cmp	r0, #0
 8005590:	dc06      	bgt.n	80055a0 <__sflush_r+0xf8>
 8005592:	89a3      	ldrh	r3, [r4, #12]
 8005594:	f04f 30ff 	mov.w	r0, #4294967295
 8005598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800559c:	81a3      	strh	r3, [r4, #12]
 800559e:	e790      	b.n	80054c2 <__sflush_r+0x1a>
 80055a0:	4407      	add	r7, r0
 80055a2:	1a36      	subs	r6, r6, r0
 80055a4:	e7ea      	b.n	800557c <__sflush_r+0xd4>
 80055a6:	bf00      	nop
 80055a8:	20400001 	.word	0x20400001

080055ac <_fflush_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	690b      	ldr	r3, [r1, #16]
 80055b0:	4605      	mov	r5, r0
 80055b2:	460c      	mov	r4, r1
 80055b4:	b913      	cbnz	r3, 80055bc <_fflush_r+0x10>
 80055b6:	2500      	movs	r5, #0
 80055b8:	4628      	mov	r0, r5
 80055ba:	bd38      	pop	{r3, r4, r5, pc}
 80055bc:	b118      	cbz	r0, 80055c6 <_fflush_r+0x1a>
 80055be:	6983      	ldr	r3, [r0, #24]
 80055c0:	b90b      	cbnz	r3, 80055c6 <_fflush_r+0x1a>
 80055c2:	f000 f887 	bl	80056d4 <__sinit>
 80055c6:	4b14      	ldr	r3, [pc, #80]	; (8005618 <_fflush_r+0x6c>)
 80055c8:	429c      	cmp	r4, r3
 80055ca:	d11b      	bne.n	8005604 <_fflush_r+0x58>
 80055cc:	686c      	ldr	r4, [r5, #4]
 80055ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0ef      	beq.n	80055b6 <_fflush_r+0xa>
 80055d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055d8:	07d0      	lsls	r0, r2, #31
 80055da:	d404      	bmi.n	80055e6 <_fflush_r+0x3a>
 80055dc:	0599      	lsls	r1, r3, #22
 80055de:	d402      	bmi.n	80055e6 <_fflush_r+0x3a>
 80055e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055e2:	f000 f915 	bl	8005810 <__retarget_lock_acquire_recursive>
 80055e6:	4628      	mov	r0, r5
 80055e8:	4621      	mov	r1, r4
 80055ea:	f7ff ff5d 	bl	80054a8 <__sflush_r>
 80055ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055f0:	4605      	mov	r5, r0
 80055f2:	07da      	lsls	r2, r3, #31
 80055f4:	d4e0      	bmi.n	80055b8 <_fflush_r+0xc>
 80055f6:	89a3      	ldrh	r3, [r4, #12]
 80055f8:	059b      	lsls	r3, r3, #22
 80055fa:	d4dd      	bmi.n	80055b8 <_fflush_r+0xc>
 80055fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055fe:	f000 f908 	bl	8005812 <__retarget_lock_release_recursive>
 8005602:	e7d9      	b.n	80055b8 <_fflush_r+0xc>
 8005604:	4b05      	ldr	r3, [pc, #20]	; (800561c <_fflush_r+0x70>)
 8005606:	429c      	cmp	r4, r3
 8005608:	d101      	bne.n	800560e <_fflush_r+0x62>
 800560a:	68ac      	ldr	r4, [r5, #8]
 800560c:	e7df      	b.n	80055ce <_fflush_r+0x22>
 800560e:	4b04      	ldr	r3, [pc, #16]	; (8005620 <_fflush_r+0x74>)
 8005610:	429c      	cmp	r4, r3
 8005612:	bf08      	it	eq
 8005614:	68ec      	ldreq	r4, [r5, #12]
 8005616:	e7da      	b.n	80055ce <_fflush_r+0x22>
 8005618:	08005f3c 	.word	0x08005f3c
 800561c:	08005f5c 	.word	0x08005f5c
 8005620:	08005f1c 	.word	0x08005f1c

08005624 <std>:
 8005624:	2300      	movs	r3, #0
 8005626:	b510      	push	{r4, lr}
 8005628:	4604      	mov	r4, r0
 800562a:	e9c0 3300 	strd	r3, r3, [r0]
 800562e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005632:	6083      	str	r3, [r0, #8]
 8005634:	8181      	strh	r1, [r0, #12]
 8005636:	6643      	str	r3, [r0, #100]	; 0x64
 8005638:	81c2      	strh	r2, [r0, #14]
 800563a:	6183      	str	r3, [r0, #24]
 800563c:	4619      	mov	r1, r3
 800563e:	2208      	movs	r2, #8
 8005640:	305c      	adds	r0, #92	; 0x5c
 8005642:	f7fd fb65 	bl	8002d10 <memset>
 8005646:	4b05      	ldr	r3, [pc, #20]	; (800565c <std+0x38>)
 8005648:	6224      	str	r4, [r4, #32]
 800564a:	6263      	str	r3, [r4, #36]	; 0x24
 800564c:	4b04      	ldr	r3, [pc, #16]	; (8005660 <std+0x3c>)
 800564e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005650:	4b04      	ldr	r3, [pc, #16]	; (8005664 <std+0x40>)
 8005652:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005654:	4b04      	ldr	r3, [pc, #16]	; (8005668 <std+0x44>)
 8005656:	6323      	str	r3, [r4, #48]	; 0x30
 8005658:	bd10      	pop	{r4, pc}
 800565a:	bf00      	nop
 800565c:	08005979 	.word	0x08005979
 8005660:	0800599b 	.word	0x0800599b
 8005664:	080059d3 	.word	0x080059d3
 8005668:	080059f7 	.word	0x080059f7

0800566c <_cleanup_r>:
 800566c:	4901      	ldr	r1, [pc, #4]	; (8005674 <_cleanup_r+0x8>)
 800566e:	f000 b8af 	b.w	80057d0 <_fwalk_reent>
 8005672:	bf00      	nop
 8005674:	080055ad 	.word	0x080055ad

08005678 <__sfmoreglue>:
 8005678:	2268      	movs	r2, #104	; 0x68
 800567a:	b570      	push	{r4, r5, r6, lr}
 800567c:	1e4d      	subs	r5, r1, #1
 800567e:	4355      	muls	r5, r2
 8005680:	460e      	mov	r6, r1
 8005682:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005686:	f7ff fa6b 	bl	8004b60 <_malloc_r>
 800568a:	4604      	mov	r4, r0
 800568c:	b140      	cbz	r0, 80056a0 <__sfmoreglue+0x28>
 800568e:	2100      	movs	r1, #0
 8005690:	e9c0 1600 	strd	r1, r6, [r0]
 8005694:	300c      	adds	r0, #12
 8005696:	60a0      	str	r0, [r4, #8]
 8005698:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800569c:	f7fd fb38 	bl	8002d10 <memset>
 80056a0:	4620      	mov	r0, r4
 80056a2:	bd70      	pop	{r4, r5, r6, pc}

080056a4 <__sfp_lock_acquire>:
 80056a4:	4801      	ldr	r0, [pc, #4]	; (80056ac <__sfp_lock_acquire+0x8>)
 80056a6:	f000 b8b3 	b.w	8005810 <__retarget_lock_acquire_recursive>
 80056aa:	bf00      	nop
 80056ac:	20000279 	.word	0x20000279

080056b0 <__sfp_lock_release>:
 80056b0:	4801      	ldr	r0, [pc, #4]	; (80056b8 <__sfp_lock_release+0x8>)
 80056b2:	f000 b8ae 	b.w	8005812 <__retarget_lock_release_recursive>
 80056b6:	bf00      	nop
 80056b8:	20000279 	.word	0x20000279

080056bc <__sinit_lock_acquire>:
 80056bc:	4801      	ldr	r0, [pc, #4]	; (80056c4 <__sinit_lock_acquire+0x8>)
 80056be:	f000 b8a7 	b.w	8005810 <__retarget_lock_acquire_recursive>
 80056c2:	bf00      	nop
 80056c4:	2000027a 	.word	0x2000027a

080056c8 <__sinit_lock_release>:
 80056c8:	4801      	ldr	r0, [pc, #4]	; (80056d0 <__sinit_lock_release+0x8>)
 80056ca:	f000 b8a2 	b.w	8005812 <__retarget_lock_release_recursive>
 80056ce:	bf00      	nop
 80056d0:	2000027a 	.word	0x2000027a

080056d4 <__sinit>:
 80056d4:	b510      	push	{r4, lr}
 80056d6:	4604      	mov	r4, r0
 80056d8:	f7ff fff0 	bl	80056bc <__sinit_lock_acquire>
 80056dc:	69a3      	ldr	r3, [r4, #24]
 80056de:	b11b      	cbz	r3, 80056e8 <__sinit+0x14>
 80056e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056e4:	f7ff bff0 	b.w	80056c8 <__sinit_lock_release>
 80056e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80056ec:	6523      	str	r3, [r4, #80]	; 0x50
 80056ee:	4b13      	ldr	r3, [pc, #76]	; (800573c <__sinit+0x68>)
 80056f0:	4a13      	ldr	r2, [pc, #76]	; (8005740 <__sinit+0x6c>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80056f6:	42a3      	cmp	r3, r4
 80056f8:	bf08      	it	eq
 80056fa:	2301      	moveq	r3, #1
 80056fc:	4620      	mov	r0, r4
 80056fe:	bf08      	it	eq
 8005700:	61a3      	streq	r3, [r4, #24]
 8005702:	f000 f81f 	bl	8005744 <__sfp>
 8005706:	6060      	str	r0, [r4, #4]
 8005708:	4620      	mov	r0, r4
 800570a:	f000 f81b 	bl	8005744 <__sfp>
 800570e:	60a0      	str	r0, [r4, #8]
 8005710:	4620      	mov	r0, r4
 8005712:	f000 f817 	bl	8005744 <__sfp>
 8005716:	2200      	movs	r2, #0
 8005718:	2104      	movs	r1, #4
 800571a:	60e0      	str	r0, [r4, #12]
 800571c:	6860      	ldr	r0, [r4, #4]
 800571e:	f7ff ff81 	bl	8005624 <std>
 8005722:	2201      	movs	r2, #1
 8005724:	2109      	movs	r1, #9
 8005726:	68a0      	ldr	r0, [r4, #8]
 8005728:	f7ff ff7c 	bl	8005624 <std>
 800572c:	2202      	movs	r2, #2
 800572e:	2112      	movs	r1, #18
 8005730:	68e0      	ldr	r0, [r4, #12]
 8005732:	f7ff ff77 	bl	8005624 <std>
 8005736:	2301      	movs	r3, #1
 8005738:	61a3      	str	r3, [r4, #24]
 800573a:	e7d1      	b.n	80056e0 <__sinit+0xc>
 800573c:	08005ba0 	.word	0x08005ba0
 8005740:	0800566d 	.word	0x0800566d

08005744 <__sfp>:
 8005744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005746:	4607      	mov	r7, r0
 8005748:	f7ff ffac 	bl	80056a4 <__sfp_lock_acquire>
 800574c:	4b1e      	ldr	r3, [pc, #120]	; (80057c8 <__sfp+0x84>)
 800574e:	681e      	ldr	r6, [r3, #0]
 8005750:	69b3      	ldr	r3, [r6, #24]
 8005752:	b913      	cbnz	r3, 800575a <__sfp+0x16>
 8005754:	4630      	mov	r0, r6
 8005756:	f7ff ffbd 	bl	80056d4 <__sinit>
 800575a:	3648      	adds	r6, #72	; 0x48
 800575c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005760:	3b01      	subs	r3, #1
 8005762:	d503      	bpl.n	800576c <__sfp+0x28>
 8005764:	6833      	ldr	r3, [r6, #0]
 8005766:	b30b      	cbz	r3, 80057ac <__sfp+0x68>
 8005768:	6836      	ldr	r6, [r6, #0]
 800576a:	e7f7      	b.n	800575c <__sfp+0x18>
 800576c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005770:	b9d5      	cbnz	r5, 80057a8 <__sfp+0x64>
 8005772:	4b16      	ldr	r3, [pc, #88]	; (80057cc <__sfp+0x88>)
 8005774:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005778:	60e3      	str	r3, [r4, #12]
 800577a:	6665      	str	r5, [r4, #100]	; 0x64
 800577c:	f000 f847 	bl	800580e <__retarget_lock_init_recursive>
 8005780:	f7ff ff96 	bl	80056b0 <__sfp_lock_release>
 8005784:	2208      	movs	r2, #8
 8005786:	4629      	mov	r1, r5
 8005788:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800578c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005790:	6025      	str	r5, [r4, #0]
 8005792:	61a5      	str	r5, [r4, #24]
 8005794:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005798:	f7fd faba 	bl	8002d10 <memset>
 800579c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80057a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80057a4:	4620      	mov	r0, r4
 80057a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057a8:	3468      	adds	r4, #104	; 0x68
 80057aa:	e7d9      	b.n	8005760 <__sfp+0x1c>
 80057ac:	2104      	movs	r1, #4
 80057ae:	4638      	mov	r0, r7
 80057b0:	f7ff ff62 	bl	8005678 <__sfmoreglue>
 80057b4:	4604      	mov	r4, r0
 80057b6:	6030      	str	r0, [r6, #0]
 80057b8:	2800      	cmp	r0, #0
 80057ba:	d1d5      	bne.n	8005768 <__sfp+0x24>
 80057bc:	f7ff ff78 	bl	80056b0 <__sfp_lock_release>
 80057c0:	230c      	movs	r3, #12
 80057c2:	603b      	str	r3, [r7, #0]
 80057c4:	e7ee      	b.n	80057a4 <__sfp+0x60>
 80057c6:	bf00      	nop
 80057c8:	08005ba0 	.word	0x08005ba0
 80057cc:	ffff0001 	.word	0xffff0001

080057d0 <_fwalk_reent>:
 80057d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057d4:	4606      	mov	r6, r0
 80057d6:	4688      	mov	r8, r1
 80057d8:	2700      	movs	r7, #0
 80057da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80057de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057e2:	f1b9 0901 	subs.w	r9, r9, #1
 80057e6:	d505      	bpl.n	80057f4 <_fwalk_reent+0x24>
 80057e8:	6824      	ldr	r4, [r4, #0]
 80057ea:	2c00      	cmp	r4, #0
 80057ec:	d1f7      	bne.n	80057de <_fwalk_reent+0xe>
 80057ee:	4638      	mov	r0, r7
 80057f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057f4:	89ab      	ldrh	r3, [r5, #12]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d907      	bls.n	800580a <_fwalk_reent+0x3a>
 80057fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057fe:	3301      	adds	r3, #1
 8005800:	d003      	beq.n	800580a <_fwalk_reent+0x3a>
 8005802:	4629      	mov	r1, r5
 8005804:	4630      	mov	r0, r6
 8005806:	47c0      	blx	r8
 8005808:	4307      	orrs	r7, r0
 800580a:	3568      	adds	r5, #104	; 0x68
 800580c:	e7e9      	b.n	80057e2 <_fwalk_reent+0x12>

0800580e <__retarget_lock_init_recursive>:
 800580e:	4770      	bx	lr

08005810 <__retarget_lock_acquire_recursive>:
 8005810:	4770      	bx	lr

08005812 <__retarget_lock_release_recursive>:
 8005812:	4770      	bx	lr

08005814 <__swhatbuf_r>:
 8005814:	b570      	push	{r4, r5, r6, lr}
 8005816:	460e      	mov	r6, r1
 8005818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800581c:	4614      	mov	r4, r2
 800581e:	2900      	cmp	r1, #0
 8005820:	461d      	mov	r5, r3
 8005822:	b096      	sub	sp, #88	; 0x58
 8005824:	da08      	bge.n	8005838 <__swhatbuf_r+0x24>
 8005826:	2200      	movs	r2, #0
 8005828:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800582c:	602a      	str	r2, [r5, #0]
 800582e:	061a      	lsls	r2, r3, #24
 8005830:	d410      	bmi.n	8005854 <__swhatbuf_r+0x40>
 8005832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005836:	e00e      	b.n	8005856 <__swhatbuf_r+0x42>
 8005838:	466a      	mov	r2, sp
 800583a:	f000 f903 	bl	8005a44 <_fstat_r>
 800583e:	2800      	cmp	r0, #0
 8005840:	dbf1      	blt.n	8005826 <__swhatbuf_r+0x12>
 8005842:	9a01      	ldr	r2, [sp, #4]
 8005844:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005848:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800584c:	425a      	negs	r2, r3
 800584e:	415a      	adcs	r2, r3
 8005850:	602a      	str	r2, [r5, #0]
 8005852:	e7ee      	b.n	8005832 <__swhatbuf_r+0x1e>
 8005854:	2340      	movs	r3, #64	; 0x40
 8005856:	2000      	movs	r0, #0
 8005858:	6023      	str	r3, [r4, #0]
 800585a:	b016      	add	sp, #88	; 0x58
 800585c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005860 <__smakebuf_r>:
 8005860:	898b      	ldrh	r3, [r1, #12]
 8005862:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005864:	079d      	lsls	r5, r3, #30
 8005866:	4606      	mov	r6, r0
 8005868:	460c      	mov	r4, r1
 800586a:	d507      	bpl.n	800587c <__smakebuf_r+0x1c>
 800586c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	6123      	str	r3, [r4, #16]
 8005874:	2301      	movs	r3, #1
 8005876:	6163      	str	r3, [r4, #20]
 8005878:	b002      	add	sp, #8
 800587a:	bd70      	pop	{r4, r5, r6, pc}
 800587c:	466a      	mov	r2, sp
 800587e:	ab01      	add	r3, sp, #4
 8005880:	f7ff ffc8 	bl	8005814 <__swhatbuf_r>
 8005884:	9900      	ldr	r1, [sp, #0]
 8005886:	4605      	mov	r5, r0
 8005888:	4630      	mov	r0, r6
 800588a:	f7ff f969 	bl	8004b60 <_malloc_r>
 800588e:	b948      	cbnz	r0, 80058a4 <__smakebuf_r+0x44>
 8005890:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005894:	059a      	lsls	r2, r3, #22
 8005896:	d4ef      	bmi.n	8005878 <__smakebuf_r+0x18>
 8005898:	f023 0303 	bic.w	r3, r3, #3
 800589c:	f043 0302 	orr.w	r3, r3, #2
 80058a0:	81a3      	strh	r3, [r4, #12]
 80058a2:	e7e3      	b.n	800586c <__smakebuf_r+0xc>
 80058a4:	4b0d      	ldr	r3, [pc, #52]	; (80058dc <__smakebuf_r+0x7c>)
 80058a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	6020      	str	r0, [r4, #0]
 80058ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058b0:	81a3      	strh	r3, [r4, #12]
 80058b2:	9b00      	ldr	r3, [sp, #0]
 80058b4:	6120      	str	r0, [r4, #16]
 80058b6:	6163      	str	r3, [r4, #20]
 80058b8:	9b01      	ldr	r3, [sp, #4]
 80058ba:	b15b      	cbz	r3, 80058d4 <__smakebuf_r+0x74>
 80058bc:	4630      	mov	r0, r6
 80058be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058c2:	f000 f8d1 	bl	8005a68 <_isatty_r>
 80058c6:	b128      	cbz	r0, 80058d4 <__smakebuf_r+0x74>
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	f023 0303 	bic.w	r3, r3, #3
 80058ce:	f043 0301 	orr.w	r3, r3, #1
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	89a0      	ldrh	r0, [r4, #12]
 80058d6:	4305      	orrs	r5, r0
 80058d8:	81a5      	strh	r5, [r4, #12]
 80058da:	e7cd      	b.n	8005878 <__smakebuf_r+0x18>
 80058dc:	0800566d 	.word	0x0800566d

080058e0 <_malloc_usable_size_r>:
 80058e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058e4:	1f18      	subs	r0, r3, #4
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	bfbc      	itt	lt
 80058ea:	580b      	ldrlt	r3, [r1, r0]
 80058ec:	18c0      	addlt	r0, r0, r3
 80058ee:	4770      	bx	lr

080058f0 <_raise_r>:
 80058f0:	291f      	cmp	r1, #31
 80058f2:	b538      	push	{r3, r4, r5, lr}
 80058f4:	4604      	mov	r4, r0
 80058f6:	460d      	mov	r5, r1
 80058f8:	d904      	bls.n	8005904 <_raise_r+0x14>
 80058fa:	2316      	movs	r3, #22
 80058fc:	6003      	str	r3, [r0, #0]
 80058fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005902:	bd38      	pop	{r3, r4, r5, pc}
 8005904:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005906:	b112      	cbz	r2, 800590e <_raise_r+0x1e>
 8005908:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800590c:	b94b      	cbnz	r3, 8005922 <_raise_r+0x32>
 800590e:	4620      	mov	r0, r4
 8005910:	f000 f830 	bl	8005974 <_getpid_r>
 8005914:	462a      	mov	r2, r5
 8005916:	4601      	mov	r1, r0
 8005918:	4620      	mov	r0, r4
 800591a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800591e:	f000 b817 	b.w	8005950 <_kill_r>
 8005922:	2b01      	cmp	r3, #1
 8005924:	d00a      	beq.n	800593c <_raise_r+0x4c>
 8005926:	1c59      	adds	r1, r3, #1
 8005928:	d103      	bne.n	8005932 <_raise_r+0x42>
 800592a:	2316      	movs	r3, #22
 800592c:	6003      	str	r3, [r0, #0]
 800592e:	2001      	movs	r0, #1
 8005930:	e7e7      	b.n	8005902 <_raise_r+0x12>
 8005932:	2400      	movs	r4, #0
 8005934:	4628      	mov	r0, r5
 8005936:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800593a:	4798      	blx	r3
 800593c:	2000      	movs	r0, #0
 800593e:	e7e0      	b.n	8005902 <_raise_r+0x12>

08005940 <raise>:
 8005940:	4b02      	ldr	r3, [pc, #8]	; (800594c <raise+0xc>)
 8005942:	4601      	mov	r1, r0
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	f7ff bfd3 	b.w	80058f0 <_raise_r>
 800594a:	bf00      	nop
 800594c:	2000000c 	.word	0x2000000c

08005950 <_kill_r>:
 8005950:	b538      	push	{r3, r4, r5, lr}
 8005952:	2300      	movs	r3, #0
 8005954:	4d06      	ldr	r5, [pc, #24]	; (8005970 <_kill_r+0x20>)
 8005956:	4604      	mov	r4, r0
 8005958:	4608      	mov	r0, r1
 800595a:	4611      	mov	r1, r2
 800595c:	602b      	str	r3, [r5, #0]
 800595e:	f7fb fd41 	bl	80013e4 <_kill>
 8005962:	1c43      	adds	r3, r0, #1
 8005964:	d102      	bne.n	800596c <_kill_r+0x1c>
 8005966:	682b      	ldr	r3, [r5, #0]
 8005968:	b103      	cbz	r3, 800596c <_kill_r+0x1c>
 800596a:	6023      	str	r3, [r4, #0]
 800596c:	bd38      	pop	{r3, r4, r5, pc}
 800596e:	bf00      	nop
 8005970:	20000274 	.word	0x20000274

08005974 <_getpid_r>:
 8005974:	f7fb bd2f 	b.w	80013d6 <_getpid>

08005978 <__sread>:
 8005978:	b510      	push	{r4, lr}
 800597a:	460c      	mov	r4, r1
 800597c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005980:	f000 f894 	bl	8005aac <_read_r>
 8005984:	2800      	cmp	r0, #0
 8005986:	bfab      	itete	ge
 8005988:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800598a:	89a3      	ldrhlt	r3, [r4, #12]
 800598c:	181b      	addge	r3, r3, r0
 800598e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005992:	bfac      	ite	ge
 8005994:	6563      	strge	r3, [r4, #84]	; 0x54
 8005996:	81a3      	strhlt	r3, [r4, #12]
 8005998:	bd10      	pop	{r4, pc}

0800599a <__swrite>:
 800599a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800599e:	461f      	mov	r7, r3
 80059a0:	898b      	ldrh	r3, [r1, #12]
 80059a2:	4605      	mov	r5, r0
 80059a4:	05db      	lsls	r3, r3, #23
 80059a6:	460c      	mov	r4, r1
 80059a8:	4616      	mov	r6, r2
 80059aa:	d505      	bpl.n	80059b8 <__swrite+0x1e>
 80059ac:	2302      	movs	r3, #2
 80059ae:	2200      	movs	r2, #0
 80059b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b4:	f000 f868 	bl	8005a88 <_lseek_r>
 80059b8:	89a3      	ldrh	r3, [r4, #12]
 80059ba:	4632      	mov	r2, r6
 80059bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059c0:	81a3      	strh	r3, [r4, #12]
 80059c2:	4628      	mov	r0, r5
 80059c4:	463b      	mov	r3, r7
 80059c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80059ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059ce:	f000 b817 	b.w	8005a00 <_write_r>

080059d2 <__sseek>:
 80059d2:	b510      	push	{r4, lr}
 80059d4:	460c      	mov	r4, r1
 80059d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059da:	f000 f855 	bl	8005a88 <_lseek_r>
 80059de:	1c43      	adds	r3, r0, #1
 80059e0:	89a3      	ldrh	r3, [r4, #12]
 80059e2:	bf15      	itete	ne
 80059e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80059e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059ee:	81a3      	strheq	r3, [r4, #12]
 80059f0:	bf18      	it	ne
 80059f2:	81a3      	strhne	r3, [r4, #12]
 80059f4:	bd10      	pop	{r4, pc}

080059f6 <__sclose>:
 80059f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059fa:	f000 b813 	b.w	8005a24 <_close_r>
	...

08005a00 <_write_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	4604      	mov	r4, r0
 8005a04:	4608      	mov	r0, r1
 8005a06:	4611      	mov	r1, r2
 8005a08:	2200      	movs	r2, #0
 8005a0a:	4d05      	ldr	r5, [pc, #20]	; (8005a20 <_write_r+0x20>)
 8005a0c:	602a      	str	r2, [r5, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	f7fb fd1f 	bl	8001452 <_write>
 8005a14:	1c43      	adds	r3, r0, #1
 8005a16:	d102      	bne.n	8005a1e <_write_r+0x1e>
 8005a18:	682b      	ldr	r3, [r5, #0]
 8005a1a:	b103      	cbz	r3, 8005a1e <_write_r+0x1e>
 8005a1c:	6023      	str	r3, [r4, #0]
 8005a1e:	bd38      	pop	{r3, r4, r5, pc}
 8005a20:	20000274 	.word	0x20000274

08005a24 <_close_r>:
 8005a24:	b538      	push	{r3, r4, r5, lr}
 8005a26:	2300      	movs	r3, #0
 8005a28:	4d05      	ldr	r5, [pc, #20]	; (8005a40 <_close_r+0x1c>)
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	4608      	mov	r0, r1
 8005a2e:	602b      	str	r3, [r5, #0]
 8005a30:	f7fb fd2b 	bl	800148a <_close>
 8005a34:	1c43      	adds	r3, r0, #1
 8005a36:	d102      	bne.n	8005a3e <_close_r+0x1a>
 8005a38:	682b      	ldr	r3, [r5, #0]
 8005a3a:	b103      	cbz	r3, 8005a3e <_close_r+0x1a>
 8005a3c:	6023      	str	r3, [r4, #0]
 8005a3e:	bd38      	pop	{r3, r4, r5, pc}
 8005a40:	20000274 	.word	0x20000274

08005a44 <_fstat_r>:
 8005a44:	b538      	push	{r3, r4, r5, lr}
 8005a46:	2300      	movs	r3, #0
 8005a48:	4d06      	ldr	r5, [pc, #24]	; (8005a64 <_fstat_r+0x20>)
 8005a4a:	4604      	mov	r4, r0
 8005a4c:	4608      	mov	r0, r1
 8005a4e:	4611      	mov	r1, r2
 8005a50:	602b      	str	r3, [r5, #0]
 8005a52:	f7fb fd25 	bl	80014a0 <_fstat>
 8005a56:	1c43      	adds	r3, r0, #1
 8005a58:	d102      	bne.n	8005a60 <_fstat_r+0x1c>
 8005a5a:	682b      	ldr	r3, [r5, #0]
 8005a5c:	b103      	cbz	r3, 8005a60 <_fstat_r+0x1c>
 8005a5e:	6023      	str	r3, [r4, #0]
 8005a60:	bd38      	pop	{r3, r4, r5, pc}
 8005a62:	bf00      	nop
 8005a64:	20000274 	.word	0x20000274

08005a68 <_isatty_r>:
 8005a68:	b538      	push	{r3, r4, r5, lr}
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	4d05      	ldr	r5, [pc, #20]	; (8005a84 <_isatty_r+0x1c>)
 8005a6e:	4604      	mov	r4, r0
 8005a70:	4608      	mov	r0, r1
 8005a72:	602b      	str	r3, [r5, #0]
 8005a74:	f7fb fd23 	bl	80014be <_isatty>
 8005a78:	1c43      	adds	r3, r0, #1
 8005a7a:	d102      	bne.n	8005a82 <_isatty_r+0x1a>
 8005a7c:	682b      	ldr	r3, [r5, #0]
 8005a7e:	b103      	cbz	r3, 8005a82 <_isatty_r+0x1a>
 8005a80:	6023      	str	r3, [r4, #0]
 8005a82:	bd38      	pop	{r3, r4, r5, pc}
 8005a84:	20000274 	.word	0x20000274

08005a88 <_lseek_r>:
 8005a88:	b538      	push	{r3, r4, r5, lr}
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	4611      	mov	r1, r2
 8005a90:	2200      	movs	r2, #0
 8005a92:	4d05      	ldr	r5, [pc, #20]	; (8005aa8 <_lseek_r+0x20>)
 8005a94:	602a      	str	r2, [r5, #0]
 8005a96:	461a      	mov	r2, r3
 8005a98:	f7fb fd1b 	bl	80014d2 <_lseek>
 8005a9c:	1c43      	adds	r3, r0, #1
 8005a9e:	d102      	bne.n	8005aa6 <_lseek_r+0x1e>
 8005aa0:	682b      	ldr	r3, [r5, #0]
 8005aa2:	b103      	cbz	r3, 8005aa6 <_lseek_r+0x1e>
 8005aa4:	6023      	str	r3, [r4, #0]
 8005aa6:	bd38      	pop	{r3, r4, r5, pc}
 8005aa8:	20000274 	.word	0x20000274

08005aac <_read_r>:
 8005aac:	b538      	push	{r3, r4, r5, lr}
 8005aae:	4604      	mov	r4, r0
 8005ab0:	4608      	mov	r0, r1
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	4d05      	ldr	r5, [pc, #20]	; (8005acc <_read_r+0x20>)
 8005ab8:	602a      	str	r2, [r5, #0]
 8005aba:	461a      	mov	r2, r3
 8005abc:	f7fb fcac 	bl	8001418 <_read>
 8005ac0:	1c43      	adds	r3, r0, #1
 8005ac2:	d102      	bne.n	8005aca <_read_r+0x1e>
 8005ac4:	682b      	ldr	r3, [r5, #0]
 8005ac6:	b103      	cbz	r3, 8005aca <_read_r+0x1e>
 8005ac8:	6023      	str	r3, [r4, #0]
 8005aca:	bd38      	pop	{r3, r4, r5, pc}
 8005acc:	20000274 	.word	0x20000274

08005ad0 <_init>:
 8005ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad2:	bf00      	nop
 8005ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad6:	bc08      	pop	{r3}
 8005ad8:	469e      	mov	lr, r3
 8005ada:	4770      	bx	lr

08005adc <_fini>:
 8005adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ade:	bf00      	nop
 8005ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ae2:	bc08      	pop	{r3}
 8005ae4:	469e      	mov	lr, r3
 8005ae6:	4770      	bx	lr
