
*** Running vivado
    with args -log Proiect_portmapuri.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proiect_portmapuri.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Proiect_portmapuri.tcl -notrace
Command: synth_design -top Proiect_portmapuri -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 361.672 ; gain = 100.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proiect_portmapuri' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:49]
INFO: [Synth 8-3491] module 'UnitateControl' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:15' bound to instance 'C1' of component 'UnitateControl' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:136]
INFO: [Synth 8-638] synthesizing module 'UnitateControl' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:43]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'adaugare_cifru' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'aux' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'egal1' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'egal2' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'egal3' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
WARNING: [Synth 8-614] signal 'liber_ocupat' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'UnitateControl' (1#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:43]
INFO: [Synth 8-3491] module 'Numarator_rev_1_15' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Numarator_rev_1_15.vhd:5' bound to instance 'C2' of component 'Numarator_rev_1_15' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Numarator_rev_1_15' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Numarator_rev_1_15' (2#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Numarator_rev_1_15.vhd:14]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem1' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Registru_mem' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:29]
WARNING: [Synth 8-614] signal 'we' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:34]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:34]
WARNING: [Synth 8-614] signal 'aux' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Registru_mem' (3#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:29]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem1v' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:139]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem2' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:140]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem2v' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:141]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem3' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:142]
INFO: [Synth 8-3491] module 'Registru_mem' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Registru_mem.vhd:15' bound to instance 'Reg_mem3v' of component 'Registru_mem' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:143]
INFO: [Synth 8-3491] module 'comparator4biti' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/comparator4biti.vhd:15' bound to instance 'Comp1' of component 'comparator4biti' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:144]
INFO: [Synth 8-638] synthesizing module 'comparator4biti' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/comparator4biti.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'comparator4biti' (4#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/comparator4biti.vhd:28]
INFO: [Synth 8-3491] module 'comparator4biti' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/comparator4biti.vhd:15' bound to instance 'comp2' of component 'comparator4biti' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:145]
INFO: [Synth 8-3491] module 'comparator4biti' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/comparator4biti.vhd:15' bound to instance 'comp3' of component 'comparator4biti' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:146]
INFO: [Synth 8-3491] module 'full_display' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:6' bound to instance 'disp' of component 'full_display' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:147]
INFO: [Synth 8-638] synthesizing module 'full_display' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:21]
INFO: [Synth 8-3491] module 'seven_seg' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:70' bound to instance 'C0' of component 'seven_seg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:59]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (5#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'full_display' (6#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:21]
INFO: [Synth 8-3491] module 'ssdec' declared at 'C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/ssdec.vhd:5' bound to instance 'dec1' of component 'ssdec' [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:148]
INFO: [Synth 8-638] synthesizing module 'ssdec' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/ssdec.vhd:12]
WARNING: [Synth 8-614] signal 'nr' is read in the process but is not in the sensitivity list [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/ssdec.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ssdec' (7#1) [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/ssdec.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Proiect_portmapuri' (8#1) [C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.srcs/sources_1/new/Proiect_portmapuri.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 418.602 ; gain = 157.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 418.602 ; gain = 157.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 418.602 ; gain = 157.449
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Darius/Downloads/Nexys4_config_2.xdc]
Finished Parsing XDC File [C:/Users/Darius/Downloads/Nexys4_config_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Darius/Downloads/Nexys4_config_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Proiect_portmapuri_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Proiect_portmapuri_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.809 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.809 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 761.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/Numarator_rev_1_15.vhd:30]
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'liber_ocupat_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'int_cifra_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg1_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg1v_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg2_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg2v_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg3_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'enb_reg3v_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'reset_num15_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'reset_reg_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'reset_regv_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'nxtstate_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/UnitateControl.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'mux_reg' [C:/Users/Darius/Documents/Psn-proiecte/Proiect_incuietoare/full_display.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UnitateControl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
Module Numarator_rev_1_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module Registru_mem 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module full_display 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module ssdec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 761.809 ; gain = 500.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    11|
|5     |LUT3   |    17|
|6     |LUT4   |    15|
|7     |LUT5   |    15|
|8     |LUT6   |    20|
|9     |MUXF7  |     4|
|10    |FDCE   |    24|
|11    |FDRE   |    31|
|12    |LD     |    14|
|13    |LDC    |     1|
|14    |LDCP   |     5|
|15    |LDP    |     8|
|16    |IBUF   |     6|
|17    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |   196|
|2     |  C1        |UnitateControl     |    49|
|3     |  C2        |Numarator_rev_1_15 |    20|
|4     |  Reg_mem1  |Registru_mem       |     6|
|5     |  Reg_mem1v |Registru_mem_0     |     4|
|6     |  Reg_mem2  |Registru_mem_1     |     6|
|7     |  Reg_mem2v |Registru_mem_2     |     4|
|8     |  Reg_mem3  |Registru_mem_3     |     7|
|9     |  Reg_mem3v |Registru_mem_4     |     4|
|10    |  disp      |full_display       |    72|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 775.227 ; gain = 170.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 775.227 ; gain = 514.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 779.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 14 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 5 instances
  LDP => LDPE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 779.656 ; gain = 530.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darius/Proiect_PSN_Cifru/Proiect_PSN_Cifru.runs/synth_1/Proiect_portmapuri.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proiect_portmapuri_utilization_synth.rpt -pb Proiect_portmapuri_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 29 12:45:14 2023...
