INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sources_1/new/ring_flasher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_flasher
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Git_Ic_design_lab/Source/IC_design_lab/IC_design_lab.srcs/sim_1/new/ring_flasher_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_flasher_tb
