{"Source Block": ["oh/elink/dv/elink_e16_model.v@3441:3454@HdlStmAssign", "   //###########################################\n\n   assign txo_frame = c0_tran_frame_tlc | c1_tran_frame_tlc |\n\t\t      c2_tran_frame_tlc | c3_tran_frame_tlc;\n\n   assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c1_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c2_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c3_tran_byte_even_tlc[LW-1:0];\n\n   assign txo_data_odd[LW-1:0] = c0_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c1_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c2_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c3_tran_byte_odd_tlc[LW-1:0];\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3446:3459", "   assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c1_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c2_tran_byte_even_tlc[LW-1:0] |\n\t\t\t\t  c3_tran_byte_even_tlc[LW-1:0];\n\n   assign txo_data_odd[LW-1:0] = c0_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c1_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c2_tran_byte_odd_tlc[LW-1:0] |\n\t\t\t\t c3_tran_byte_odd_tlc[LW-1:0];\n\nendmodule // link_txo_buffer\n\n\n\n"]], "Diff Content": {"Delete": [[3446, "   assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |\n"], [3447, "\t\t\t\t  c1_tran_byte_even_tlc[LW-1:0] |\n"], [3448, "\t\t\t\t  c2_tran_byte_even_tlc[LW-1:0] |\n"], [3449, "\t\t\t\t  c3_tran_byte_even_tlc[LW-1:0];\n"]], "Add": []}}