5 7 1 * 0
3 0 main main port1.v 1 26
1 i1 0 3 3000b 1 0 2
1 i2 0 4 3000b 2 0 a
1 o1 0 5 3000b 1 0 2
1 io1 0 5 3000f 1 0 2
1 o2 0 6 3000b 2 0 a
1 io2 0 6 3000f 2 0 a
3 0 foo main.bar port1.v 29 42
2 1 38 c000d 1 1 4 0 0 i1
2 2 38 70008 0 1 400 0 0 o1
2 3 38 7000d 1 35 f006 1 2
2 4 40 f0010 1 1 8 0 0 i2
2 5 40 a000b 0 1 400 0 0 o2
2 6 40 a0010 1 37 600a 4 5
2 7 0 0 1 1 8 0 0 i2
2 8 0 0 0 2a 20000 0 0 3 0 2a
2 9 0 0 1 29 20008 7 8 1 0 2
2 10 40 70008 3 45 2100a 9 0 1 0 2
1 i1 0 30 14 1 0 2
1 i2 0 31 14 2 0 a
1 o1 0 32 10014 1 0 2
1 o2 0 33 10014 2 16 a
1 io1 0 34 20014 1 0 2
1 io2 0 35 20014 2 0 a
4 3 3 3
4 6 10 10
4 10 6 0
