

================================================================
== Vitis HLS Report for 'Block_for_end72_proc'
================================================================
* Date:           Tue Jun 24 19:14:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols" [xf_stereolbm_accel.cpp:84]   --->   Operation 2 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows" [xf_stereolbm_accel.cpp:84]   --->   Operation 3 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%textureThreshold_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %textureThreshold" [xf_stereolbm_accel.cpp:84]   --->   Operation 4 'read' 'textureThreshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%uniquenessRatio_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %uniquenessRatio" [xf_stereolbm_accel.cpp:84]   --->   Operation 5 'read' 'uniquenessRatio_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%preFilterCap_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %preFilterCap" [xf_stereolbm_accel.cpp:84]   --->   Operation 6 'read' 'preFilterCap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i480 <undef>, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 7 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i480 %mrv_s, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 8 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i480 %mrv_1, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 9 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i480 %mrv_2, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 10 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i480 %mrv_3, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 11 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i480 %mrv_4, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 12 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i480 %mrv_5, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 13 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i480 %mrv_6, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 14 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i480 %mrv_7, i32 %preFilterCap_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 15 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i480 %mrv_8, i32 %uniquenessRatio_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 16 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i480 %mrv_9, i32 %textureThreshold_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 17 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i480 %mrv_10, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 18 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i480 %mrv_11, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 19 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i480 %mrv_12, i32 %rows_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 20 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i480 %mrv_13, i32 %cols_read" [xf_stereolbm_accel.cpp:84]   --->   Operation 21 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln84 = ret i480 %mrv_14" [xf_stereolbm_accel.cpp:84]   --->   Operation 22 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
