{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725808432833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725808432834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  8 12:13:52 2024 " "Processing started: Sun Sep  8 12:13:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725808432834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808432834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off robo_aspirador -c robo_aspirador " "Command: quartus_map --read_settings_files=on --write_settings_files=off robo_aspirador -c robo_aspirador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808432834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725808433094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725808433094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or1 Or1 segA.v(10) " "Verilog HDL Declaration information at segA.v(10): object \"or1\" differs only in case from object \"Or1\" in the same scope" {  } { { "segA.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segA.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segA.v 1 1 " "Found 1 design units, including 1 entities, in source file segA.v" { { "Info" "ISGN_ENTITY_NAME" "1 segA " "Found entity 1: segA" {  } { { "segA.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notD NotD segB.v(9) " "Verilog HDL Declaration information at segB.v(9): object \"notD\" differs only in case from object \"NotD\" in the same scope" {  } { { "segB.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segB.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or1 Or1 segB.v(9) " "Verilog HDL Declaration information at segB.v(9): object \"or1\" differs only in case from object \"Or1\" in the same scope" {  } { { "segB.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segB.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and1 And1 segB.v(9) " "Verilog HDL Declaration information at segB.v(9): object \"and1\" differs only in case from object \"And1\" in the same scope" {  } { { "segB.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segB.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segB.v 1 1 " "Found 1 design units, including 1 entities, in source file segB.v" { { "Info" "ISGN_ENTITY_NAME" "1 segB " "Found entity 1: segB" {  } { { "segB.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notD NotD segC.v(9) " "Verilog HDL Declaration information at segC.v(9): object \"notD\" differs only in case from object \"NotD\" in the same scope" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notA NotA segC.v(9) " "Verilog HDL Declaration information at segC.v(9): object \"notA\" differs only in case from object \"NotA\" in the same scope" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and1 And1 segC.v(9) " "Verilog HDL Declaration information at segC.v(9): object \"and1\" differs only in case from object \"And1\" in the same scope" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or1 Or1 segC.v(9) " "Verilog HDL Declaration information at segC.v(9): object \"or1\" differs only in case from object \"Or1\" in the same scope" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and2 And2 segC.v(9) " "Verilog HDL Declaration information at segC.v(9): object \"and2\" differs only in case from object \"And2\" in the same scope" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segC.v 1 1 " "Found 1 design units, including 1 entities, in source file segC.v" { { "Info" "ISGN_ENTITY_NAME" "1 segC " "Found entity 1: segC" {  } { { "segC.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nand1 Nand1 segD.v(9) " "Verilog HDL Declaration information at segD.v(9): object \"nand1\" differs only in case from object \"Nand1\" in the same scope" {  } { { "segD.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segD.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and1 And1 segD.v(9) " "Verilog HDL Declaration information at segD.v(9): object \"and1\" differs only in case from object \"And1\" in the same scope" {  } { { "segD.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segD.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segD.v 1 1 " "Found 1 design units, including 1 entities, in source file segD.v" { { "Info" "ISGN_ENTITY_NAME" "1 segD " "Found entity 1: segD" {  } { { "segD.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segEeG.v 1 1 " "Found 1 design units, including 1 entities, in source file segEeG.v" { { "Info" "ISGN_ENTITY_NAME" "1 segEeG " "Found entity 1: segEeG" {  } { { "segEeG.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segEeG.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notSenF NotSenF segF.v(10) " "Verilog HDL Declaration information at segF.v(10): object \"notSenF\" differs only in case from object \"NotSenF\" in the same scope" {  } { { "segF.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segF.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or1 Or1 segF.v(10) " "Verilog HDL Declaration information at segF.v(10): object \"or1\" differs only in case from object \"Or1\" in the same scope" {  } { { "segF.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segF.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segF.v 1 1 " "Found 1 design units, including 1 entities, in source file segF.v" { { "Info" "ISGN_ENTITY_NAME" "1 segF " "Found entity 1: segF" {  } { { "segF.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/segF.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file leds_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_rgb " "Found entity 1: leds_rgb" {  } { { "leds_rgb.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/leds_rgb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "and1 And1 control_sensors.v(9) " "Verilog HDL Declaration information at control_sensors.v(9): object \"and1\" differs only in case from object \"And1\" in the same scope" {  } { { "control_sensors.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/control_sensors.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725808445793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sensors.v 1 1 " "Found 1 design units, including 1 entities, in source file control_sensors.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_sensors " "Found entity 1: control_sensors" {  } { { "control_sensors.v" "" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/control_sensors.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725808445794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808445794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725808445872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sensors control_sensors:control_sensors_inst " "Elaborating entity \"control_sensors\" for hierarchy \"control_sensors:control_sensors_inst\"" {  } { { "main.v" "control_sensors_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segA segA:segA_inst " "Elaborating entity \"segA\" for hierarchy \"segA:segA_inst\"" {  } { { "main.v" "segA_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segB segB:segB_inst " "Elaborating entity \"segB\" for hierarchy \"segB:segB_inst\"" {  } { { "main.v" "segB_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segC segC:segC_inst " "Elaborating entity \"segC\" for hierarchy \"segC:segC_inst\"" {  } { { "main.v" "segC_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segD segD:segD_inst " "Elaborating entity \"segD\" for hierarchy \"segD:segD_inst\"" {  } { { "main.v" "segD_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segEeG segEeG:segEeG_inst " "Elaborating entity \"segEeG\" for hierarchy \"segEeG:segEeG_inst\"" {  } { { "main.v" "segEeG_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segF segF:segF_inst " "Elaborating entity \"segF\" for hierarchy \"segF:segF_inst\"" {  } { { "main.v" "segF_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_rgb leds_rgb:leds_rgb_inst " "Elaborating entity \"leds_rgb\" for hierarchy \"leds_rgb:leds_rgb_inst\"" {  } { { "main.v" "leds_rgb_inst" { Text "/home/lucas/circuitos digitais/circuitos digitais/problema 1/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725808445900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725808446218 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725808446218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725808446218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725808446218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725808446280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  8 12:14:06 2024 " "Processing ended: Sun Sep  8 12:14:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725808446280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725808446280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725808446280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725808446280 ""}
