{"position": "Senior Electrical Engineer", "company": "Intel Corporation", "profiles": ["Summary \u2022 Nuclear and coal fired power plant, semiconductor manufacturing facility, and building system experience in engineering, operations, system startup and maintenance. \n\u2022 Experience with electrical distribution from the 120V through the 230KV level including transformers, busses, breakers, transfer switches, standby diesel generation, and UPS systems (rotary & static), and motor controls.  \n\u2022 NEI 00-01circuit analysis and modification \n\u2022 Excellent communication skills, both written and oral which include startup, operations, and maintenance procedure writing, technical report writing, and specification development. Excellent drawing interpretation skills. \n\u2022 Direct project management experience to include budget responsibility, design oversight and review, testing oversight, value engineering, work scope preparation, equipment selection, NEC compliance, and contractor oversight. \n\u2022 PC literate, proficient with MS Office through 2010, including MS Project; Access, Powerpoint & Visio, familiar with AutoCAD and AutoCAD LT, SKM Power Tools, Passport and SAP \n \n \nSpecialties: Electrical power distribution, medium to low voltage, NFPA-805 (nuclear plant) Summary \u2022 Nuclear and coal fired power plant, semiconductor manufacturing facility, and building system experience in engineering, operations, system startup and maintenance. \n\u2022 Experience with electrical distribution from the 120V through the 230KV level including transformers, busses, breakers, transfer switches, standby diesel generation, and UPS systems (rotary & static), and motor controls.  \n\u2022 NEI 00-01circuit analysis and modification \n\u2022 Excellent communication skills, both written and oral which include startup, operations, and maintenance procedure writing, technical report writing, and specification development. Excellent drawing interpretation skills. \n\u2022 Direct project management experience to include budget responsibility, design oversight and review, testing oversight, value engineering, work scope preparation, equipment selection, NEC compliance, and contractor oversight. \n\u2022 PC literate, proficient with MS Office through 2010, including MS Project; Access, Powerpoint & Visio, familiar with AutoCAD and AutoCAD LT, SKM Power Tools, Passport and SAP \n \n \nSpecialties: Electrical power distribution, medium to low voltage, NFPA-805 (nuclear plant) \u2022 Nuclear and coal fired power plant, semiconductor manufacturing facility, and building system experience in engineering, operations, system startup and maintenance. \n\u2022 Experience with electrical distribution from the 120V through the 230KV level including transformers, busses, breakers, transfer switches, standby diesel generation, and UPS systems (rotary & static), and motor controls.  \n\u2022 NEI 00-01circuit analysis and modification \n\u2022 Excellent communication skills, both written and oral which include startup, operations, and maintenance procedure writing, technical report writing, and specification development. Excellent drawing interpretation skills. \n\u2022 Direct project management experience to include budget responsibility, design oversight and review, testing oversight, value engineering, work scope preparation, equipment selection, NEC compliance, and contractor oversight. \n\u2022 PC literate, proficient with MS Office through 2010, including MS Project; Access, Powerpoint & Visio, familiar with AutoCAD and AutoCAD LT, SKM Power Tools, Passport and SAP \n \n \nSpecialties: Electrical power distribution, medium to low voltage, NFPA-805 (nuclear plant) \u2022 Nuclear and coal fired power plant, semiconductor manufacturing facility, and building system experience in engineering, operations, system startup and maintenance. \n\u2022 Experience with electrical distribution from the 120V through the 230KV level including transformers, busses, breakers, transfer switches, standby diesel generation, and UPS systems (rotary & static), and motor controls.  \n\u2022 NEI 00-01circuit analysis and modification \n\u2022 Excellent communication skills, both written and oral which include startup, operations, and maintenance procedure writing, technical report writing, and specification development. Excellent drawing interpretation skills. \n\u2022 Direct project management experience to include budget responsibility, design oversight and review, testing oversight, value engineering, work scope preparation, equipment selection, NEC compliance, and contractor oversight. \n\u2022 PC literate, proficient with MS Office through 2010, including MS Project; Access, Powerpoint & Visio, familiar with AutoCAD and AutoCAD LT, SKM Power Tools, Passport and SAP \n \n \nSpecialties: Electrical power distribution, medium to low voltage, NFPA-805 (nuclear plant) Experience Senior Electrical Engineer WD Associates, Inc. November 2014  \u2013 Present (10 months) Prairie Island Nuclear Generating Station Responsible Engineer for assigned NFPA 805 projects including incipient detection and ciruit modifications. Senior Engineer Enercon March 2011  \u2013  October 2014  (3 years 8 months) Diablo Canyon Nuclear Power Plant Technical review of design drawings for plant process control upgrades, plant NFPA-805 transition design and post fire circuit analysis, 230Kv transformer bushing and arrester upgrades. Project Associate Sargent & Lundy March 2009  \u2013  January 2011  (1 year 11 months) Oconee Nuclear Power Plant Member of electrical major projects team designing medium to low voltage distribution, D.C., fire detection, and HVAC systems for the Protected Service Water system. Responsible for the preparation and review of calculations, scoping documents, and required design modification package documents. Electrical Engineer Bibb Engineers October 2008  \u2013  December 2008  (3 months) Kansas City, Missouri Area Prepared three-line, LV schematic, and DCS wiring designs for solar project. UPS system specification development. Applications Engineer Burns & McDonnell November 2006  \u2013  September 2008  (1 year 11 months) Contract Electrical Engineer for new power plant FGD and SCR systems at Crystal River Station. Served as the primary supplier interface for the electrical equipment contract ($10MM). Prepared medium and low voltage electrical distribution equipment specifications for power plant application based on designs and design criteria for power plant distribution systems. Senior Electrical Engineer Intel Corporation 1994  \u2013  2000  (6 years) Albuquerque, New Mexico, Fort Worth/Austin, Texas, Computer chip manufacturing facilities engineering, and datacenter project enginering of electrical distribution systems. Senior Electrical Engineer WD Associates, Inc. November 2014  \u2013 Present (10 months) Prairie Island Nuclear Generating Station Responsible Engineer for assigned NFPA 805 projects including incipient detection and ciruit modifications. Senior Electrical Engineer WD Associates, Inc. November 2014  \u2013 Present (10 months) Prairie Island Nuclear Generating Station Responsible Engineer for assigned NFPA 805 projects including incipient detection and ciruit modifications. Senior Engineer Enercon March 2011  \u2013  October 2014  (3 years 8 months) Diablo Canyon Nuclear Power Plant Technical review of design drawings for plant process control upgrades, plant NFPA-805 transition design and post fire circuit analysis, 230Kv transformer bushing and arrester upgrades. Senior Engineer Enercon March 2011  \u2013  October 2014  (3 years 8 months) Diablo Canyon Nuclear Power Plant Technical review of design drawings for plant process control upgrades, plant NFPA-805 transition design and post fire circuit analysis, 230Kv transformer bushing and arrester upgrades. Project Associate Sargent & Lundy March 2009  \u2013  January 2011  (1 year 11 months) Oconee Nuclear Power Plant Member of electrical major projects team designing medium to low voltage distribution, D.C., fire detection, and HVAC systems for the Protected Service Water system. Responsible for the preparation and review of calculations, scoping documents, and required design modification package documents. Project Associate Sargent & Lundy March 2009  \u2013  January 2011  (1 year 11 months) Oconee Nuclear Power Plant Member of electrical major projects team designing medium to low voltage distribution, D.C., fire detection, and HVAC systems for the Protected Service Water system. Responsible for the preparation and review of calculations, scoping documents, and required design modification package documents. Electrical Engineer Bibb Engineers October 2008  \u2013  December 2008  (3 months) Kansas City, Missouri Area Prepared three-line, LV schematic, and DCS wiring designs for solar project. UPS system specification development. Electrical Engineer Bibb Engineers October 2008  \u2013  December 2008  (3 months) Kansas City, Missouri Area Prepared three-line, LV schematic, and DCS wiring designs for solar project. UPS system specification development. Applications Engineer Burns & McDonnell November 2006  \u2013  September 2008  (1 year 11 months) Contract Electrical Engineer for new power plant FGD and SCR systems at Crystal River Station. Served as the primary supplier interface for the electrical equipment contract ($10MM). Prepared medium and low voltage electrical distribution equipment specifications for power plant application based on designs and design criteria for power plant distribution systems. Applications Engineer Burns & McDonnell November 2006  \u2013  September 2008  (1 year 11 months) Contract Electrical Engineer for new power plant FGD and SCR systems at Crystal River Station. Served as the primary supplier interface for the electrical equipment contract ($10MM). Prepared medium and low voltage electrical distribution equipment specifications for power plant application based on designs and design criteria for power plant distribution systems. Senior Electrical Engineer Intel Corporation 1994  \u2013  2000  (6 years) Albuquerque, New Mexico, Fort Worth/Austin, Texas, Computer chip manufacturing facilities engineering, and datacenter project enginering of electrical distribution systems. Senior Electrical Engineer Intel Corporation 1994  \u2013  2000  (6 years) Albuquerque, New Mexico, Fort Worth/Austin, Texas, Computer chip manufacturing facilities engineering, and datacenter project enginering of electrical distribution systems. Skills Nuclear Power Plants Electrical Power Transformer... Electricians Factory Project Engineering MS Project Power Distribution Electrical Engineering Microsoft Project Skills  Nuclear Power Plants Electrical Power Transformer... Electricians Factory Project Engineering MS Project Power Distribution Electrical Engineering Microsoft Project Nuclear Power Plants Electrical Power Transformer... Electricians Factory Project Engineering MS Project Power Distribution Electrical Engineering Microsoft Project Nuclear Power Plants Electrical Power Transformer... Electricians Factory Project Engineering MS Project Power Distribution Electrical Engineering Microsoft Project Education California State Polytechnic University-Pomona BSEET,  Electrical Engineering Technology California State Polytechnic University-Pomona California State Polytechnic University-Pomona BSEET,  Electrical Engineering Technology California State Polytechnic University-Pomona BSEET,  Electrical Engineering Technology California State Polytechnic University-Pomona BSEET,  Electrical Engineering Technology California State Polytechnic University-Pomona California State Polytechnic University-Pomona California State Polytechnic University-Pomona ", "Experience General Manager Hudson Light and Power October 2014  \u2013 Present (11 months) 49 Forest Avenue, Hudson MA 01749 Chief Executive Officer Assistant General Manager Hudson Light and Power January 2006  \u2013  October 2014  (8 years 10 months) Hudson, MA Senior manager responsible for the company's day-to-day operations reporting directly to the General Manager. Senior Electrical Engineer Intel Corporation March 2000  \u2013  January 2006  (5 years 11 months) Engineer responsible for all electrical facilities at Intel's fabrication production facility. Includes voltages from 15KV down to 120V. Systems included double and triple ended substations, emergency generators, uninterruptible power supplies, variable frequency drives, distribution circuitry, ionization systems, lightning protection & grounding systems and lighting systems. Calculated short circuit availability, arc flash limits, CB & fuse coordination, voltage drop. Developed electrical drawings, specifications, job plans and man-hour loading. Advanced Research Scientist FM Global March 1998  \u2013  March 2000  (2 years 1 month) Manager of the Electrical Ignitions Laboratory. Performed experiments to investigate electricity as a fire ignition source. Performed research in support of the development of FM Standards for electrical systems. Performed Markov modeling to determine probability of failure of critical electronic circuit boards to be used at nuclear facilities. Combat Systems Integration Manager US Navy January 1995  \u2013  January 1998  (3 years 1 month) Arlington, Virginia Systems engineer responsible for the successful integration of sensors, weapons, and communications systems in order to meet fleet requirements. Coordinated directly with active Fleet Admirals (2nd, 3rd, 7th Fleet) to obtain fleet requirements and develop solutions at Navy Headquarters. Multiple site visits to Norfolk, Little Creek, Dahlgren, San Diego, Coronado, Pearl Harbor, Gaeta Italy, Sasebo Japan, Tokyo Japan, Yokosuka Japan, Yokohama Japan. ACDS, NTCS-A, JMCIS, C4I, JSIPS-N, SSDS. Power Distribution Engineer Puget Sound Naval Shipyard September 1991  \u2013  January 1995  (3 years 5 months) Boston, MA Designed power distribution systems aboard Navy Ships (Ship Classes include LCC, AGF, LSD, LPD, LCAC, PC). Environmental Test Engineer Raytheon July 1989  \u2013  March 1991  (1 year 9 months) Sudbury, MA Designed computer controls to automate laboratory environmental tests for defense systems. Performed failure analysis to determine the root cause of failure of military systems. General Manager Hudson Light and Power October 2014  \u2013 Present (11 months) 49 Forest Avenue, Hudson MA 01749 Chief Executive Officer General Manager Hudson Light and Power October 2014  \u2013 Present (11 months) 49 Forest Avenue, Hudson MA 01749 Chief Executive Officer Assistant General Manager Hudson Light and Power January 2006  \u2013  October 2014  (8 years 10 months) Hudson, MA Senior manager responsible for the company's day-to-day operations reporting directly to the General Manager. Assistant General Manager Hudson Light and Power January 2006  \u2013  October 2014  (8 years 10 months) Hudson, MA Senior manager responsible for the company's day-to-day operations reporting directly to the General Manager. Senior Electrical Engineer Intel Corporation March 2000  \u2013  January 2006  (5 years 11 months) Engineer responsible for all electrical facilities at Intel's fabrication production facility. Includes voltages from 15KV down to 120V. Systems included double and triple ended substations, emergency generators, uninterruptible power supplies, variable frequency drives, distribution circuitry, ionization systems, lightning protection & grounding systems and lighting systems. Calculated short circuit availability, arc flash limits, CB & fuse coordination, voltage drop. Developed electrical drawings, specifications, job plans and man-hour loading. Senior Electrical Engineer Intel Corporation March 2000  \u2013  January 2006  (5 years 11 months) Engineer responsible for all electrical facilities at Intel's fabrication production facility. Includes voltages from 15KV down to 120V. Systems included double and triple ended substations, emergency generators, uninterruptible power supplies, variable frequency drives, distribution circuitry, ionization systems, lightning protection & grounding systems and lighting systems. Calculated short circuit availability, arc flash limits, CB & fuse coordination, voltage drop. Developed electrical drawings, specifications, job plans and man-hour loading. Advanced Research Scientist FM Global March 1998  \u2013  March 2000  (2 years 1 month) Manager of the Electrical Ignitions Laboratory. Performed experiments to investigate electricity as a fire ignition source. Performed research in support of the development of FM Standards for electrical systems. Performed Markov modeling to determine probability of failure of critical electronic circuit boards to be used at nuclear facilities. Advanced Research Scientist FM Global March 1998  \u2013  March 2000  (2 years 1 month) Manager of the Electrical Ignitions Laboratory. Performed experiments to investigate electricity as a fire ignition source. Performed research in support of the development of FM Standards for electrical systems. Performed Markov modeling to determine probability of failure of critical electronic circuit boards to be used at nuclear facilities. Combat Systems Integration Manager US Navy January 1995  \u2013  January 1998  (3 years 1 month) Arlington, Virginia Systems engineer responsible for the successful integration of sensors, weapons, and communications systems in order to meet fleet requirements. Coordinated directly with active Fleet Admirals (2nd, 3rd, 7th Fleet) to obtain fleet requirements and develop solutions at Navy Headquarters. Multiple site visits to Norfolk, Little Creek, Dahlgren, San Diego, Coronado, Pearl Harbor, Gaeta Italy, Sasebo Japan, Tokyo Japan, Yokosuka Japan, Yokohama Japan. ACDS, NTCS-A, JMCIS, C4I, JSIPS-N, SSDS. Combat Systems Integration Manager US Navy January 1995  \u2013  January 1998  (3 years 1 month) Arlington, Virginia Systems engineer responsible for the successful integration of sensors, weapons, and communications systems in order to meet fleet requirements. Coordinated directly with active Fleet Admirals (2nd, 3rd, 7th Fleet) to obtain fleet requirements and develop solutions at Navy Headquarters. Multiple site visits to Norfolk, Little Creek, Dahlgren, San Diego, Coronado, Pearl Harbor, Gaeta Italy, Sasebo Japan, Tokyo Japan, Yokosuka Japan, Yokohama Japan. ACDS, NTCS-A, JMCIS, C4I, JSIPS-N, SSDS. Power Distribution Engineer Puget Sound Naval Shipyard September 1991  \u2013  January 1995  (3 years 5 months) Boston, MA Designed power distribution systems aboard Navy Ships (Ship Classes include LCC, AGF, LSD, LPD, LCAC, PC). Power Distribution Engineer Puget Sound Naval Shipyard September 1991  \u2013  January 1995  (3 years 5 months) Boston, MA Designed power distribution systems aboard Navy Ships (Ship Classes include LCC, AGF, LSD, LPD, LCAC, PC). Environmental Test Engineer Raytheon July 1989  \u2013  March 1991  (1 year 9 months) Sudbury, MA Designed computer controls to automate laboratory environmental tests for defense systems. Performed failure analysis to determine the root cause of failure of military systems. Environmental Test Engineer Raytheon July 1989  \u2013  March 1991  (1 year 9 months) Sudbury, MA Designed computer controls to automate laboratory environmental tests for defense systems. Performed failure analysis to determine the root cause of failure of military systems. Skills Electrical Engineering Power Systems Power Distribution Engineering Reliability Electric Utility Utility Billing Energy Electricians Power Transmission Power Generation Renewable Energy Smart Grid Energy Management Energy Conservation Manufacturing Electricity Boilers Certified Energy Manager Energy Efficiency Engineering Management See 6+ \u00a0 \u00a0 See less Skills  Electrical Engineering Power Systems Power Distribution Engineering Reliability Electric Utility Utility Billing Energy Electricians Power Transmission Power Generation Renewable Energy Smart Grid Energy Management Energy Conservation Manufacturing Electricity Boilers Certified Energy Manager Energy Efficiency Engineering Management See 6+ \u00a0 \u00a0 See less Electrical Engineering Power Systems Power Distribution Engineering Reliability Electric Utility Utility Billing Energy Electricians Power Transmission Power Generation Renewable Energy Smart Grid Energy Management Energy Conservation Manufacturing Electricity Boilers Certified Energy Manager Energy Efficiency Engineering Management See 6+ \u00a0 \u00a0 See less Electrical Engineering Power Systems Power Distribution Engineering Reliability Electric Utility Utility Billing Energy Electricians Power Transmission Power Generation Renewable Energy Smart Grid Energy Management Energy Conservation Manufacturing Electricity Boilers Certified Energy Manager Energy Efficiency Engineering Management See 6+ \u00a0 \u00a0 See less Education Worcester Polytechnic Institute Master of Science (MS),  Fire Protection Engineering 2020 University of Massachusetts at Lowell Bachelor of Science,  Electrical Engineering 1985  \u2013 1989 Worcester Polytechnic Institute Master of Science (MS),  Fire Protection Engineering 2020 Worcester Polytechnic Institute Master of Science (MS),  Fire Protection Engineering 2020 Worcester Polytechnic Institute Master of Science (MS),  Fire Protection Engineering 2020 University of Massachusetts at Lowell Bachelor of Science,  Electrical Engineering 1985  \u2013 1989 University of Massachusetts at Lowell Bachelor of Science,  Electrical Engineering 1985  \u2013 1989 University of Massachusetts at Lowell Bachelor of Science,  Electrical Engineering 1985  \u2013 1989 ", "Experience Senior Electrical Engineer Intel Corporation 2013  \u2013 Present (2 years) Senior Electrical Engineer Intel Corporation 2013  \u2013 Present (2 years) Senior Electrical Engineer Intel Corporation 2013  \u2013 Present (2 years) ", "Summary More than twenty years of experience and leadership in different Manufacturing and Engineering organizations as well as managing projects of several different natures. Demonstrated solid understanding of strategic planning, structured problem solving and people development under a diverse environment.  \n \nPersonal Branding: I am passionate, fast learner and results oriented person. \n \nStrenght finder: Responsibility, Achiever, Relator, Self-Assurance, Focus \n \nCore competencies include: Project Management, Networking, Strategic Planning, Structured Problem Solving  \n \nLanguages: Spanish (native), English (fluent), and Portuguese (basic) Summary More than twenty years of experience and leadership in different Manufacturing and Engineering organizations as well as managing projects of several different natures. Demonstrated solid understanding of strategic planning, structured problem solving and people development under a diverse environment.  \n \nPersonal Branding: I am passionate, fast learner and results oriented person. \n \nStrenght finder: Responsibility, Achiever, Relator, Self-Assurance, Focus \n \nCore competencies include: Project Management, Networking, Strategic Planning, Structured Problem Solving  \n \nLanguages: Spanish (native), English (fluent), and Portuguese (basic) More than twenty years of experience and leadership in different Manufacturing and Engineering organizations as well as managing projects of several different natures. Demonstrated solid understanding of strategic planning, structured problem solving and people development under a diverse environment.  \n \nPersonal Branding: I am passionate, fast learner and results oriented person. \n \nStrenght finder: Responsibility, Achiever, Relator, Self-Assurance, Focus \n \nCore competencies include: Project Management, Networking, Strategic Planning, Structured Problem Solving  \n \nLanguages: Spanish (native), English (fluent), and Portuguese (basic) More than twenty years of experience and leadership in different Manufacturing and Engineering organizations as well as managing projects of several different natures. Demonstrated solid understanding of strategic planning, structured problem solving and people development under a diverse environment.  \n \nPersonal Branding: I am passionate, fast learner and results oriented person. \n \nStrenght finder: Responsibility, Achiever, Relator, Self-Assurance, Focus \n \nCore competencies include: Project Management, Networking, Strategic Planning, Structured Problem Solving  \n \nLanguages: Spanish (native), English (fluent), and Portuguese (basic) Experience Product Development Team Intel Corporation September 2014  \u2013 Present (1 year) Austin, Texas Area Responsible for coordination and execution of new product development up to product start-up. New Products Receiving Manager Intel Corporation January 2013  \u2013  September 2014  (1 year 9 months) Factory leader for the introduction and High Volume manufacturing start up on the latest Xeon Server product line. Responsible of cross team/discipline project management, ensuring Factory certification on schedule as well as customer and engineering samples supply. Manufacturing Staff Project Manager Intel Corporation January 2010  \u2013  January 2013  (3 years 1 month) Project manager on Factory specific projects for: Safety (implementation of a new manufacturing Safety structure); Quality (implementation of LEAN methodology to reduce process content); Organizational changes (defining and implementing changes to the Chipset factory to optimize resources). Manufacturing Manager Intel Corporation February 2005  \u2013  January 2010  (5 years) Responsible for Factory Shift Performance, leading to achieve objectives for Safety, Quality, Delivery, Cost and People development. Managed 12 MFG supervisors and +350 people. New Product Introduction Operations and Ramp Manager Intel Corporation January 2003  \u2013  February 2005  (2 years 2 months) Managed product ramp ups strategies at factory level by leading support departments and coordination with Manufacturing execution partners Senior Product Engineer Intel Corporation September 2000  \u2013  January 2003  (2 years 5 months) Responsible to implement tactics to achieve product health indicators Senior Electrical Engineer Intel Corporation September 1988  \u2013  September 2000  (12 years 1 month) Responsable to forecast and manage budget for preventive maintenance, power quality and electrical systems improvements and to lead Benchmarking efforts across the Assembly Test Manufacturing region. Project manager ICE March 1992  \u2013  August 1998  (6 years 6 months) Project manager during the construction of power substations, focused on managing budget and schedule: Toro power substation, Heredia and Escaz\u00fa power substation. Product Development Team Intel Corporation September 2014  \u2013 Present (1 year) Austin, Texas Area Responsible for coordination and execution of new product development up to product start-up. Product Development Team Intel Corporation September 2014  \u2013 Present (1 year) Austin, Texas Area Responsible for coordination and execution of new product development up to product start-up. New Products Receiving Manager Intel Corporation January 2013  \u2013  September 2014  (1 year 9 months) Factory leader for the introduction and High Volume manufacturing start up on the latest Xeon Server product line. Responsible of cross team/discipline project management, ensuring Factory certification on schedule as well as customer and engineering samples supply. New Products Receiving Manager Intel Corporation January 2013  \u2013  September 2014  (1 year 9 months) Factory leader for the introduction and High Volume manufacturing start up on the latest Xeon Server product line. Responsible of cross team/discipline project management, ensuring Factory certification on schedule as well as customer and engineering samples supply. Manufacturing Staff Project Manager Intel Corporation January 2010  \u2013  January 2013  (3 years 1 month) Project manager on Factory specific projects for: Safety (implementation of a new manufacturing Safety structure); Quality (implementation of LEAN methodology to reduce process content); Organizational changes (defining and implementing changes to the Chipset factory to optimize resources). Manufacturing Staff Project Manager Intel Corporation January 2010  \u2013  January 2013  (3 years 1 month) Project manager on Factory specific projects for: Safety (implementation of a new manufacturing Safety structure); Quality (implementation of LEAN methodology to reduce process content); Organizational changes (defining and implementing changes to the Chipset factory to optimize resources). Manufacturing Manager Intel Corporation February 2005  \u2013  January 2010  (5 years) Responsible for Factory Shift Performance, leading to achieve objectives for Safety, Quality, Delivery, Cost and People development. Managed 12 MFG supervisors and +350 people. Manufacturing Manager Intel Corporation February 2005  \u2013  January 2010  (5 years) Responsible for Factory Shift Performance, leading to achieve objectives for Safety, Quality, Delivery, Cost and People development. Managed 12 MFG supervisors and +350 people. New Product Introduction Operations and Ramp Manager Intel Corporation January 2003  \u2013  February 2005  (2 years 2 months) Managed product ramp ups strategies at factory level by leading support departments and coordination with Manufacturing execution partners New Product Introduction Operations and Ramp Manager Intel Corporation January 2003  \u2013  February 2005  (2 years 2 months) Managed product ramp ups strategies at factory level by leading support departments and coordination with Manufacturing execution partners Senior Product Engineer Intel Corporation September 2000  \u2013  January 2003  (2 years 5 months) Responsible to implement tactics to achieve product health indicators Senior Product Engineer Intel Corporation September 2000  \u2013  January 2003  (2 years 5 months) Responsible to implement tactics to achieve product health indicators Senior Electrical Engineer Intel Corporation September 1988  \u2013  September 2000  (12 years 1 month) Responsable to forecast and manage budget for preventive maintenance, power quality and electrical systems improvements and to lead Benchmarking efforts across the Assembly Test Manufacturing region. Senior Electrical Engineer Intel Corporation September 1988  \u2013  September 2000  (12 years 1 month) Responsable to forecast and manage budget for preventive maintenance, power quality and electrical systems improvements and to lead Benchmarking efforts across the Assembly Test Manufacturing region. Project manager ICE March 1992  \u2013  August 1998  (6 years 6 months) Project manager during the construction of power substations, focused on managing budget and schedule: Toro power substation, Heredia and Escaz\u00fa power substation. Project manager ICE March 1992  \u2013  August 1998  (6 years 6 months) Project manager during the construction of power substations, focused on managing budget and schedule: Toro power substation, Heredia and Escaz\u00fa power substation. Languages Spanish Native or bilingual proficiency English Native or bilingual proficiency Portuguese Elementary proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Portuguese Elementary proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Portuguese Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills Microsoft Office English Outlook Microsoft Word Customer Service Research PowerPoint Product Marketing Microsoft Excel Photoshop Semiconductors Manufacturing Process Improvement Leadership Product Development Lean Manufacturing Management Cross-functional Team... Lean manufacturing See 4+ \u00a0 \u00a0 See less Skills  Microsoft Office English Outlook Microsoft Word Customer Service Research PowerPoint Product Marketing Microsoft Excel Photoshop Semiconductors Manufacturing Process Improvement Leadership Product Development Lean Manufacturing Management Cross-functional Team... Lean manufacturing See 4+ \u00a0 \u00a0 See less Microsoft Office English Outlook Microsoft Word Customer Service Research PowerPoint Product Marketing Microsoft Excel Photoshop Semiconductors Manufacturing Process Improvement Leadership Product Development Lean Manufacturing Management Cross-functional Team... Lean manufacturing See 4+ \u00a0 \u00a0 See less Microsoft Office English Outlook Microsoft Word Customer Service Research PowerPoint Product Marketing Microsoft Excel Photoshop Semiconductors Manufacturing Process Improvement Leadership Product Development Lean Manufacturing Management Cross-functional Team... Lean manufacturing See 4+ \u00a0 \u00a0 See less Education Universidad de Costa Rica Master of Business Administration (MBA) 2000 Universidad de Costa Rica Electrical Engineering 1992 Universidad de Costa Rica Master of Business Administration (MBA) 2000 Universidad de Costa Rica Master of Business Administration (MBA) 2000 Universidad de Costa Rica Master of Business Administration (MBA) 2000 Universidad de Costa Rica Electrical Engineering 1992 Universidad de Costa Rica Electrical Engineering 1992 Universidad de Costa Rica Electrical Engineering 1992 ", "Summary I've enjoyed a lifetime of learning and collaborating in team environments and plan to keep doing so. Summary I've enjoyed a lifetime of learning and collaborating in team environments and plan to keep doing so. I've enjoyed a lifetime of learning and collaborating in team environments and plan to keep doing so. I've enjoyed a lifetime of learning and collaborating in team environments and plan to keep doing so. Experience Co-founder / Principal Electrical Engineer Trillium Engineering February 2013  \u2013 Present (2 years 7 months) White Salmon, WA At Trillium we're working on product development of stabilized camera systems for small UAVs. We also do contract engineering; mechanical, electrical and software. Electrical Engineer Cloud Cap Technology March 2008  \u2013  January 2013  (4 years 11 months) Hood River Oregon At Cloud Cap Technology I did electrical design for stabilized camera systems, autopilots and video processing systems. I was responsible for everything from circuit design to printed circuit board layout and testing. I have experience with DC-DC power conversion, mixed signal electronics, microprocessors and video processors, memory systems, peripherals and video electronics. Senior Electrical Engineer Intel Corporation July 1991  \u2013  January 2004  (12 years 7 months) At Intel I worked in all phases of microprocessor design including HDL description, simulation and testing, schematic entry, synthesis, timing verification, logic verification (including formal), layout, SPICE analysis and silicon debug. In my later years at Intel I was involved in putting together the logic design tool system as Intel moved from in-house design tools to industry standard tools. Co-founder / Principal Electrical Engineer Trillium Engineering February 2013  \u2013 Present (2 years 7 months) White Salmon, WA At Trillium we're working on product development of stabilized camera systems for small UAVs. We also do contract engineering; mechanical, electrical and software. Co-founder / Principal Electrical Engineer Trillium Engineering February 2013  \u2013 Present (2 years 7 months) White Salmon, WA At Trillium we're working on product development of stabilized camera systems for small UAVs. We also do contract engineering; mechanical, electrical and software. Electrical Engineer Cloud Cap Technology March 2008  \u2013  January 2013  (4 years 11 months) Hood River Oregon At Cloud Cap Technology I did electrical design for stabilized camera systems, autopilots and video processing systems. I was responsible for everything from circuit design to printed circuit board layout and testing. I have experience with DC-DC power conversion, mixed signal electronics, microprocessors and video processors, memory systems, peripherals and video electronics. Electrical Engineer Cloud Cap Technology March 2008  \u2013  January 2013  (4 years 11 months) Hood River Oregon At Cloud Cap Technology I did electrical design for stabilized camera systems, autopilots and video processing systems. I was responsible for everything from circuit design to printed circuit board layout and testing. I have experience with DC-DC power conversion, mixed signal electronics, microprocessors and video processors, memory systems, peripherals and video electronics. Senior Electrical Engineer Intel Corporation July 1991  \u2013  January 2004  (12 years 7 months) At Intel I worked in all phases of microprocessor design including HDL description, simulation and testing, schematic entry, synthesis, timing verification, logic verification (including formal), layout, SPICE analysis and silicon debug. In my later years at Intel I was involved in putting together the logic design tool system as Intel moved from in-house design tools to industry standard tools. Senior Electrical Engineer Intel Corporation July 1991  \u2013  January 2004  (12 years 7 months) At Intel I worked in all phases of microprocessor design including HDL description, simulation and testing, schematic entry, synthesis, timing verification, logic verification (including formal), layout, SPICE analysis and silicon debug. In my later years at Intel I was involved in putting together the logic design tool system as Intel moved from in-house design tools to industry standard tools. Skills Electrical Engineering Circuit Design Schematic Capture PCB layout design Microprocessors Mixed Signal Digital Electronics Electronics Embedded Systems Hardware Architecture Orcad Skills  Electrical Engineering Circuit Design Schematic Capture PCB layout design Microprocessors Mixed Signal Digital Electronics Electronics Embedded Systems Hardware Architecture Orcad Electrical Engineering Circuit Design Schematic Capture PCB layout design Microprocessors Mixed Signal Digital Electronics Electronics Embedded Systems Hardware Architecture Orcad Electrical Engineering Circuit Design Schematic Capture PCB layout design Microprocessors Mixed Signal Digital Electronics Electronics Embedded Systems Hardware Architecture Orcad Education University of Wisconsin-Madison MSEE,  Electrical Engineering 1989  \u2013 1991 I attended UW-Madison under the General Motors Fellowship program Marquette University BSEE,  Electrical Engineering 1981  \u2013 1986 University of Wisconsin-Madison MSEE,  Electrical Engineering 1989  \u2013 1991 I attended UW-Madison under the General Motors Fellowship program University of Wisconsin-Madison MSEE,  Electrical Engineering 1989  \u2013 1991 I attended UW-Madison under the General Motors Fellowship program University of Wisconsin-Madison MSEE,  Electrical Engineering 1989  \u2013 1991 I attended UW-Madison under the General Motors Fellowship program Marquette University BSEE,  Electrical Engineering 1981  \u2013 1986 Marquette University BSEE,  Electrical Engineering 1981  \u2013 1986 Marquette University BSEE,  Electrical Engineering 1981  \u2013 1986 ", "Experience Project Manager Jones Lang LaSalle February 2012  \u2013 Present (3 years 7 months) Chengdu, Sichuan, China Experienced Projects: \n1\tSiemens PLC project :Overall responsible for Siemens PLC plant project 24,000sq.m ,steel/concrete structure, work include but not limited below: \n2\tDaimler Benz Chengdu training center \n3\tAustralia New Zealand Bank chengdu branch office fitting out  \n4\tHangzhou CIS (China International School )project  \nRole and responsibility : \n \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tSubcontractor and main equipment audit/evaluation/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tLead and coordinate Design Institute drawings review for/IFC drawing ,input for civil, Electrical system, HVAC,Piping,Fire fighting system, Compress air,CCTV, access control system,etc  \ng)\tOverall coordinate between GC&QSC&Design &Sub-con &equipment vendor &\u2026. \nh)\tProject Budget control and progress payment approval ,Change order approval \ni)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \nj)\tProduction equipment hook up management \nk)\tProject close-out and handover and government approval Facility manager DSM September 2011  \u2013  December 2011  (4 months) Chengdu, Sichuan, China a)\tPersonal hiring and team building for management team including production and facility team, and responsible their training \nb)\tTask assignment and production ensurance  \nc)\tPeople training and performance evaluation \nd)\tSubordinate performance evaluation and target setting \ne)\tPlant budgets control and forecasting  \nf)\tPlant facility managing , work out the equipment PM schedule plan , and follow up the implementation , ensure it availability ,project punchlist follow up  \ng)\tCustomer visiting and Public affair deal with Project General Manager DSM June 2010  \u2013  December 2011  (1 year 7 months) Chengdu, Sichuan, China Overall responsible for DSM Sichuan plant project from beginning to end ,work include but not limited below: \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tsubcontractor and main equipments audit/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tOverall coordinate for GC&QSC &Sub-con &equipment vendor &\u2026. \ng)\tProject Budget control and progress payment approval ,Change order approval \nh)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \ni)\tProject Handover and acceptance  \nj)\treporting to head office in china and corporation group Area Construction Manager/Electrical Lead Lafarge Cement July 2008  \u2013  June 2010  (2 years) chengdu dujiangyan \uf075\tAs Project Electrical Manager ,Who overall manage the electrical and AUTO system installation project. Include but not limited below content : \n1.\tA 220kv substation with capacity 2*75MVA, (2 over-head 220KV power line more than 50KM ); \n2.\tA 110kv substation with capacity 2*40MVA \n3.\t35kv/10kv power line re-routing project. Coordinating and control the progress and installation quality ,safety management \n4.\tPlant area electrical equipment installation  \n\uf075\tArea construction manager : Work with General contractor and sub-con, and coordinate with old plant team, include civil ,electrical and auto. General leading the quality control, schedule control, safety control and payment management  \nRole and Responsibilities \n\uf06c\tEPC contract negotiate and contractor audit  \n\uf06c\tEPC contractor audit and selected  \n\uf06c\tOrganize checking and approval of engineering documentation submitted by the Contractor; \n\uf06c\tMake out and track master schedule for project  \n\uf06c\tMonthly and weekly report for the progress ,quality and safety, coordinate the supervision regular meeting and special method states meeting  \n\uf06c\tContractor progress payment confirmation  \n\uf06c\tOrganize the project acceptance and coordination Senior Electrical Engineer Intel Corporation December 2005  \u2013  June 2008  (2 years 7 months) Chengdu \uf075\tProject management: As Intel electrical rep , participate in Intel A7T7 Artemist project(capacity 2*40MVA)- assembling and test plat wth budget invest 0.5 billion \uff04. \n\uf06c\tDesign involved and equipment selected \n\uf06c\tQuality control inspection and construction coordination  \n\uf06c\tSystem hand over and test and commissioning  \n\uf06c\tWarranty coordinator \n\uf075\tPlant electrical system and facility operation  \n\uf06c\tProject manager of system retrofit, eg. UPS retrofit in Gas station, take all the role of responsibility for whole project  \n\uf06c\tFactory Electrical system owner  \n\uf06c\tCover the facility equipment PM and Pdm, take the owner of IR and UDT  \n\uf06c\tFactory POC owner , own PTW System to distribute POC  \n\uf06c\tEITS owner of Chengdu site, tracking ITP incident  \n\uf06c\tSIPP owner(Site Incident Prevention Plan), control the construction certification  \n\uf06c\tTool install test and commissioning , hand over control  \n\uf06c\tParticipate on Energy reduction programs. \n\uf06c\tVF IR and UDT program owner and regular report, BKM sharing \n\uf06c\tGC-general contractor performance evaluation MEP supervisor China State Construction Engrg. Corp. LTD(CSCEC) July 1999  \u2013  June 2003  (4 years) Chengdu, Sichuan, China Experienced Project \n1.\tLinyuan Mansion in Mianyang \n2.\tXichang Satellite Center  \n3.\tWan ke city garden  \nRole and Responsibilities & Achievements\uff1a \nDuring the time ,finished the construction projects with engaging in technical management of installation for the building \u2019s electrical device on the site (including the device of power supply and distribution, cable installation, UPS installation ,and quality control. Schedule control ,budget making and so on) Project Manager Jones Lang LaSalle February 2012  \u2013 Present (3 years 7 months) Chengdu, Sichuan, China Experienced Projects: \n1\tSiemens PLC project :Overall responsible for Siemens PLC plant project 24,000sq.m ,steel/concrete structure, work include but not limited below: \n2\tDaimler Benz Chengdu training center \n3\tAustralia New Zealand Bank chengdu branch office fitting out  \n4\tHangzhou CIS (China International School )project  \nRole and responsibility : \n \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tSubcontractor and main equipment audit/evaluation/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tLead and coordinate Design Institute drawings review for/IFC drawing ,input for civil, Electrical system, HVAC,Piping,Fire fighting system, Compress air,CCTV, access control system,etc  \ng)\tOverall coordinate between GC&QSC&Design &Sub-con &equipment vendor &\u2026. \nh)\tProject Budget control and progress payment approval ,Change order approval \ni)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \nj)\tProduction equipment hook up management \nk)\tProject close-out and handover and government approval Project Manager Jones Lang LaSalle February 2012  \u2013 Present (3 years 7 months) Chengdu, Sichuan, China Experienced Projects: \n1\tSiemens PLC project :Overall responsible for Siemens PLC plant project 24,000sq.m ,steel/concrete structure, work include but not limited below: \n2\tDaimler Benz Chengdu training center \n3\tAustralia New Zealand Bank chengdu branch office fitting out  \n4\tHangzhou CIS (China International School )project  \nRole and responsibility : \n \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tSubcontractor and main equipment audit/evaluation/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tLead and coordinate Design Institute drawings review for/IFC drawing ,input for civil, Electrical system, HVAC,Piping,Fire fighting system, Compress air,CCTV, access control system,etc  \ng)\tOverall coordinate between GC&QSC&Design &Sub-con &equipment vendor &\u2026. \nh)\tProject Budget control and progress payment approval ,Change order approval \ni)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \nj)\tProduction equipment hook up management \nk)\tProject close-out and handover and government approval Facility manager DSM September 2011  \u2013  December 2011  (4 months) Chengdu, Sichuan, China a)\tPersonal hiring and team building for management team including production and facility team, and responsible their training \nb)\tTask assignment and production ensurance  \nc)\tPeople training and performance evaluation \nd)\tSubordinate performance evaluation and target setting \ne)\tPlant budgets control and forecasting  \nf)\tPlant facility managing , work out the equipment PM schedule plan , and follow up the implementation , ensure it availability ,project punchlist follow up  \ng)\tCustomer visiting and Public affair deal with Facility manager DSM September 2011  \u2013  December 2011  (4 months) Chengdu, Sichuan, China a)\tPersonal hiring and team building for management team including production and facility team, and responsible their training \nb)\tTask assignment and production ensurance  \nc)\tPeople training and performance evaluation \nd)\tSubordinate performance evaluation and target setting \ne)\tPlant budgets control and forecasting  \nf)\tPlant facility managing , work out the equipment PM schedule plan , and follow up the implementation , ensure it availability ,project punchlist follow up  \ng)\tCustomer visiting and Public affair deal with Project General Manager DSM June 2010  \u2013  December 2011  (1 year 7 months) Chengdu, Sichuan, China Overall responsible for DSM Sichuan plant project from beginning to end ,work include but not limited below: \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tsubcontractor and main equipments audit/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tOverall coordinate for GC&QSC &Sub-con &equipment vendor &\u2026. \ng)\tProject Budget control and progress payment approval ,Change order approval \nh)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \ni)\tProject Handover and acceptance  \nj)\treporting to head office in china and corporation group Project General Manager DSM June 2010  \u2013  December 2011  (1 year 7 months) Chengdu, Sichuan, China Overall responsible for DSM Sichuan plant project from beginning to end ,work include but not limited below: \na)\tPreparation for project execution plan (PEP) \nb)\tGovernment invest detail negotiating  \nc)\tProject General contractor call for bidding /audit/negotiation \nd)\tsubcontractor and main equipments audit/choosing/negotiation  \ne)\tPre-condition of government permits (Authorities for Land, planning, construction, firefighting, Environment etc ) \nf)\tOverall coordinate for GC&QSC &Sub-con &equipment vendor &\u2026. \ng)\tProject Budget control and progress payment approval ,Change order approval \nh)\tSchedule and milestone control, site safety management monitoring to ensure DSM safety policy be implementation  \ni)\tProject Handover and acceptance  \nj)\treporting to head office in china and corporation group Area Construction Manager/Electrical Lead Lafarge Cement July 2008  \u2013  June 2010  (2 years) chengdu dujiangyan \uf075\tAs Project Electrical Manager ,Who overall manage the electrical and AUTO system installation project. Include but not limited below content : \n1.\tA 220kv substation with capacity 2*75MVA, (2 over-head 220KV power line more than 50KM ); \n2.\tA 110kv substation with capacity 2*40MVA \n3.\t35kv/10kv power line re-routing project. Coordinating and control the progress and installation quality ,safety management \n4.\tPlant area electrical equipment installation  \n\uf075\tArea construction manager : Work with General contractor and sub-con, and coordinate with old plant team, include civil ,electrical and auto. General leading the quality control, schedule control, safety control and payment management  \nRole and Responsibilities \n\uf06c\tEPC contract negotiate and contractor audit  \n\uf06c\tEPC contractor audit and selected  \n\uf06c\tOrganize checking and approval of engineering documentation submitted by the Contractor; \n\uf06c\tMake out and track master schedule for project  \n\uf06c\tMonthly and weekly report for the progress ,quality and safety, coordinate the supervision regular meeting and special method states meeting  \n\uf06c\tContractor progress payment confirmation  \n\uf06c\tOrganize the project acceptance and coordination Area Construction Manager/Electrical Lead Lafarge Cement July 2008  \u2013  June 2010  (2 years) chengdu dujiangyan \uf075\tAs Project Electrical Manager ,Who overall manage the electrical and AUTO system installation project. Include but not limited below content : \n1.\tA 220kv substation with capacity 2*75MVA, (2 over-head 220KV power line more than 50KM ); \n2.\tA 110kv substation with capacity 2*40MVA \n3.\t35kv/10kv power line re-routing project. Coordinating and control the progress and installation quality ,safety management \n4.\tPlant area electrical equipment installation  \n\uf075\tArea construction manager : Work with General contractor and sub-con, and coordinate with old plant team, include civil ,electrical and auto. General leading the quality control, schedule control, safety control and payment management  \nRole and Responsibilities \n\uf06c\tEPC contract negotiate and contractor audit  \n\uf06c\tEPC contractor audit and selected  \n\uf06c\tOrganize checking and approval of engineering documentation submitted by the Contractor; \n\uf06c\tMake out and track master schedule for project  \n\uf06c\tMonthly and weekly report for the progress ,quality and safety, coordinate the supervision regular meeting and special method states meeting  \n\uf06c\tContractor progress payment confirmation  \n\uf06c\tOrganize the project acceptance and coordination Senior Electrical Engineer Intel Corporation December 2005  \u2013  June 2008  (2 years 7 months) Chengdu \uf075\tProject management: As Intel electrical rep , participate in Intel A7T7 Artemist project(capacity 2*40MVA)- assembling and test plat wth budget invest 0.5 billion \uff04. \n\uf06c\tDesign involved and equipment selected \n\uf06c\tQuality control inspection and construction coordination  \n\uf06c\tSystem hand over and test and commissioning  \n\uf06c\tWarranty coordinator \n\uf075\tPlant electrical system and facility operation  \n\uf06c\tProject manager of system retrofit, eg. UPS retrofit in Gas station, take all the role of responsibility for whole project  \n\uf06c\tFactory Electrical system owner  \n\uf06c\tCover the facility equipment PM and Pdm, take the owner of IR and UDT  \n\uf06c\tFactory POC owner , own PTW System to distribute POC  \n\uf06c\tEITS owner of Chengdu site, tracking ITP incident  \n\uf06c\tSIPP owner(Site Incident Prevention Plan), control the construction certification  \n\uf06c\tTool install test and commissioning , hand over control  \n\uf06c\tParticipate on Energy reduction programs. \n\uf06c\tVF IR and UDT program owner and regular report, BKM sharing \n\uf06c\tGC-general contractor performance evaluation Senior Electrical Engineer Intel Corporation December 2005  \u2013  June 2008  (2 years 7 months) Chengdu \uf075\tProject management: As Intel electrical rep , participate in Intel A7T7 Artemist project(capacity 2*40MVA)- assembling and test plat wth budget invest 0.5 billion \uff04. \n\uf06c\tDesign involved and equipment selected \n\uf06c\tQuality control inspection and construction coordination  \n\uf06c\tSystem hand over and test and commissioning  \n\uf06c\tWarranty coordinator \n\uf075\tPlant electrical system and facility operation  \n\uf06c\tProject manager of system retrofit, eg. UPS retrofit in Gas station, take all the role of responsibility for whole project  \n\uf06c\tFactory Electrical system owner  \n\uf06c\tCover the facility equipment PM and Pdm, take the owner of IR and UDT  \n\uf06c\tFactory POC owner , own PTW System to distribute POC  \n\uf06c\tEITS owner of Chengdu site, tracking ITP incident  \n\uf06c\tSIPP owner(Site Incident Prevention Plan), control the construction certification  \n\uf06c\tTool install test and commissioning , hand over control  \n\uf06c\tParticipate on Energy reduction programs. \n\uf06c\tVF IR and UDT program owner and regular report, BKM sharing \n\uf06c\tGC-general contractor performance evaluation MEP supervisor China State Construction Engrg. Corp. LTD(CSCEC) July 1999  \u2013  June 2003  (4 years) Chengdu, Sichuan, China Experienced Project \n1.\tLinyuan Mansion in Mianyang \n2.\tXichang Satellite Center  \n3.\tWan ke city garden  \nRole and Responsibilities & Achievements\uff1a \nDuring the time ,finished the construction projects with engaging in technical management of installation for the building \u2019s electrical device on the site (including the device of power supply and distribution, cable installation, UPS installation ,and quality control. Schedule control ,budget making and so on) MEP supervisor China State Construction Engrg. Corp. LTD(CSCEC) July 1999  \u2013  June 2003  (4 years) Chengdu, Sichuan, China Experienced Project \n1.\tLinyuan Mansion in Mianyang \n2.\tXichang Satellite Center  \n3.\tWan ke city garden  \nRole and Responsibilities & Achievements\uff1a \nDuring the time ,finished the construction projects with engaging in technical management of installation for the building \u2019s electrical device on the site (including the device of power supply and distribution, cable installation, UPS installation ,and quality control. Schedule control ,budget making and so on) Skills Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Outlook Teaching Public Speaking Skills  Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Outlook Teaching Public Speaking Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Outlook Teaching Public Speaking Microsoft Office Microsoft Excel Microsoft Word Customer Service PowerPoint English Windows Outlook Teaching Public Speaking Education Xihua University Master's degree,  Electrical Power system and automantion 2003  \u2013 2006 Chongqing University Electrical engineering 1996  \u2013 1999 Xihua University Master's degree,  Electrical Power system and automantion 2003  \u2013 2006 Xihua University Master's degree,  Electrical Power system and automantion 2003  \u2013 2006 Xihua University Master's degree,  Electrical Power system and automantion 2003  \u2013 2006 Chongqing University Electrical engineering 1996  \u2013 1999 Chongqing University Electrical engineering 1996  \u2013 1999 Chongqing University Electrical engineering 1996  \u2013 1999 ", "Experience Senior Electrical Engineer ---- Retired Intel Corporation December 1993  \u2013  August 2014  (20 years 9 months) Electrical Enginner Jacobs March 1984  \u2013  December 1993  (9 years 10 months) Dublin Electrical Engineer Bord na Mona April 1981  \u2013  January 1984  (2 years 10 months) Senior Electrical Designer Stephenson Gibney Consultants August 1977  \u2013  March 1981  (3 years 8 months) Time Served Electrician Patrick Lynch Electrical Contractors September 1967  \u2013  July 1977  (9 years 11 months) Served a 5 year electrical apprenticeship and then moved into design and estimating department in the company. Senior Electrical Engineer ---- Retired Intel Corporation December 1993  \u2013  August 2014  (20 years 9 months) Senior Electrical Engineer ---- Retired Intel Corporation December 1993  \u2013  August 2014  (20 years 9 months) Electrical Enginner Jacobs March 1984  \u2013  December 1993  (9 years 10 months) Dublin Electrical Enginner Jacobs March 1984  \u2013  December 1993  (9 years 10 months) Dublin Electrical Engineer Bord na Mona April 1981  \u2013  January 1984  (2 years 10 months) Electrical Engineer Bord na Mona April 1981  \u2013  January 1984  (2 years 10 months) Senior Electrical Designer Stephenson Gibney Consultants August 1977  \u2013  March 1981  (3 years 8 months) Senior Electrical Designer Stephenson Gibney Consultants August 1977  \u2013  March 1981  (3 years 8 months) Time Served Electrician Patrick Lynch Electrical Contractors September 1967  \u2013  July 1977  (9 years 11 months) Served a 5 year electrical apprenticeship and then moved into design and estimating department in the company. Time Served Electrician Patrick Lynch Electrical Contractors September 1967  \u2013  July 1977  (9 years 11 months) Served a 5 year electrical apprenticeship and then moved into design and estimating department in the company. Skills Electrical engineering... Project Management Specifications R&D experience Construction Management Design Standards Electricians Electrical Engineering PCB design Power Distribution Power Supplies Power Systems Automation Construction Contract Management Electronics Engineering Manufacturing Engineering Management Project Engineering Project Planning See 6+ \u00a0 \u00a0 See less Skills  Electrical engineering... Project Management Specifications R&D experience Construction Management Design Standards Electricians Electrical Engineering PCB design Power Distribution Power Supplies Power Systems Automation Construction Contract Management Electronics Engineering Manufacturing Engineering Management Project Engineering Project Planning See 6+ \u00a0 \u00a0 See less Electrical engineering... Project Management Specifications R&D experience Construction Management Design Standards Electricians Electrical Engineering PCB design Power Distribution Power Supplies Power Systems Automation Construction Contract Management Electronics Engineering Manufacturing Engineering Management Project Engineering Project Planning See 6+ \u00a0 \u00a0 See less Electrical engineering... Project Management Specifications R&D experience Construction Management Design Standards Electricians Electrical Engineering PCB design Power Distribution Power Supplies Power Systems Automation Construction Contract Management Electronics Engineering Manufacturing Engineering Management Project Engineering Project Planning See 6+ \u00a0 \u00a0 See less ", "Experience Retired Electrical Engineer Department of Defense April 2013  \u2013 Present (2 years 5 months) Senior Electrical Engineer United States Department of Defense January 2003  \u2013  April 2013  (10 years 4 months) Kirtland AFB, NM Senior Electrical Engineer Intel Corporation April 2001  \u2013  January 2003  (1 year 10 months) Plasma Etch Process Engineer Retired Electrical Engineer Department of Defense April 2013  \u2013 Present (2 years 5 months) Retired Electrical Engineer Department of Defense April 2013  \u2013 Present (2 years 5 months) Senior Electrical Engineer United States Department of Defense January 2003  \u2013  April 2013  (10 years 4 months) Kirtland AFB, NM Senior Electrical Engineer United States Department of Defense January 2003  \u2013  April 2013  (10 years 4 months) Kirtland AFB, NM Senior Electrical Engineer Intel Corporation April 2001  \u2013  January 2003  (1 year 10 months) Plasma Etch Process Engineer Senior Electrical Engineer Intel Corporation April 2001  \u2013  January 2003  (1 year 10 months) Plasma Etch Process Engineer Languages English English English Skills Electrical Engineering Electricians Systems Engineering Engineering Management Engineering Pulsed Power Skills  Electrical Engineering Electricians Systems Engineering Engineering Management Engineering Pulsed Power Electrical Engineering Electricians Systems Engineering Engineering Management Engineering Pulsed Power Electrical Engineering Electricians Systems Engineering Engineering Management Engineering Pulsed Power Education Texas Tech University Doctor of Philosophy (Ph.D.),  Ph.D. Pulsed Power Engineering 1992  \u2013 1996 Texas Tech University BS and MS Electrical Engineering 1981  \u2013 1984 Optics Texas Tech University Doctor of Philosophy (Ph.D.),  Ph.D. Pulsed Power Engineering 1992  \u2013 1996 Texas Tech University Doctor of Philosophy (Ph.D.),  Ph.D. Pulsed Power Engineering 1992  \u2013 1996 Texas Tech University Doctor of Philosophy (Ph.D.),  Ph.D. Pulsed Power Engineering 1992  \u2013 1996 Texas Tech University BS and MS Electrical Engineering 1981  \u2013 1984 Optics Texas Tech University BS and MS Electrical Engineering 1981  \u2013 1984 Optics Texas Tech University BS and MS Electrical Engineering 1981  \u2013 1984 Optics ", "Experience Senior Electrical Engineer Intel Corporation 1995  \u2013  2001  (6 years) Senior Electrical Engineer Intel Corporation 1995  \u2013  2001  (6 years) Senior Electrical Engineer Intel Corporation 1995  \u2013  2001  (6 years) Skills Semiconductors Test Engineering Electronics Electrical Engineering Product Engineering PCB design ASIC Engineering Management Engineering Testing SPC Product Development Manufacturing Process Development Program Management Technical Writing Product Marketing Technical Training Network Administration Hardware Verification User Interface Design Troubleshooting Design Review Labview See 9+ \u00a0 \u00a0 See less Skills  Semiconductors Test Engineering Electronics Electrical Engineering Product Engineering PCB design ASIC Engineering Management Engineering Testing SPC Product Development Manufacturing Process Development Program Management Technical Writing Product Marketing Technical Training Network Administration Hardware Verification User Interface Design Troubleshooting Design Review Labview See 9+ \u00a0 \u00a0 See less Semiconductors Test Engineering Electronics Electrical Engineering Product Engineering PCB design ASIC Engineering Management Engineering Testing SPC Product Development Manufacturing Process Development Program Management Technical Writing Product Marketing Technical Training Network Administration Hardware Verification User Interface Design Troubleshooting Design Review Labview See 9+ \u00a0 \u00a0 See less Semiconductors Test Engineering Electronics Electrical Engineering Product Engineering PCB design ASIC Engineering Management Engineering Testing SPC Product Development Manufacturing Process Development Program Management Technical Writing Product Marketing Technical Training Network Administration Hardware Verification User Interface Design Troubleshooting Design Review Labview See 9+ \u00a0 \u00a0 See less Education Armstrong Atlantic State University Bachelor of Arts (BA),  English Language and Literature , General , 4.0 2010  \u2013 2011 Rochester Institute of Technology Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering Armstrong Atlantic State University Bachelor of Arts (BA),  English Language and Literature , General , 4.0 2010  \u2013 2011 Armstrong Atlantic State University Bachelor of Arts (BA),  English Language and Literature , General , 4.0 2010  \u2013 2011 Armstrong Atlantic State University Bachelor of Arts (BA),  English Language and Literature , General , 4.0 2010  \u2013 2011 Rochester Institute of Technology Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering Rochester Institute of Technology Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering Rochester Institute of Technology Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering ", "Experience Lead Validation Engineer NVIDIA Senior Electrical Engineer Intel Corporation 1995  \u2013  2006  (11 years) Lead Validation Engineer NVIDIA Lead Validation Engineer NVIDIA Senior Electrical Engineer Intel Corporation 1995  \u2013  2006  (11 years) Senior Electrical Engineer Intel Corporation 1995  \u2013  2006  (11 years) ", "Summary Over 7 years of engineering, project management and mentoring experience. Extensive hands on and project management background include 30+ FPGA/CPLD/SoC package power delivery designs, 300+ silicon and package failure analysis, 20+ cost reduction projects, and multiple yield improvement initiatives for fab. Hold M.Sc degree in electronics engineering and mentor for 10+ engineers in both failure analysis and package power delivery design.  \n \nQUALIFICATIONS OVERVIEW:  \n \n\uf076\tInspirational Leadership \u2013 Solid experience and proven success in attracting, engaging, and enhancing other\u2019s commitment to their work and organization goal. Equally effective in influencing cross-functional teams.  \n \n\uf076\tStrategic Planning and Execution \u2013 Understand the \u2018big picture\u2019 and develop and communicate goals in support of the business\u2019s global mission.  \n \n\uf076\tOrganizational Change Management \u2013 Frequently serve as a change catalyst and initiator of game-changing initiatives, including process simplification, challenging status quo, and turnarounds for under-performing operations. Summary Over 7 years of engineering, project management and mentoring experience. Extensive hands on and project management background include 30+ FPGA/CPLD/SoC package power delivery designs, 300+ silicon and package failure analysis, 20+ cost reduction projects, and multiple yield improvement initiatives for fab. Hold M.Sc degree in electronics engineering and mentor for 10+ engineers in both failure analysis and package power delivery design.  \n \nQUALIFICATIONS OVERVIEW:  \n \n\uf076\tInspirational Leadership \u2013 Solid experience and proven success in attracting, engaging, and enhancing other\u2019s commitment to their work and organization goal. Equally effective in influencing cross-functional teams.  \n \n\uf076\tStrategic Planning and Execution \u2013 Understand the \u2018big picture\u2019 and develop and communicate goals in support of the business\u2019s global mission.  \n \n\uf076\tOrganizational Change Management \u2013 Frequently serve as a change catalyst and initiator of game-changing initiatives, including process simplification, challenging status quo, and turnarounds for under-performing operations. Over 7 years of engineering, project management and mentoring experience. Extensive hands on and project management background include 30+ FPGA/CPLD/SoC package power delivery designs, 300+ silicon and package failure analysis, 20+ cost reduction projects, and multiple yield improvement initiatives for fab. Hold M.Sc degree in electronics engineering and mentor for 10+ engineers in both failure analysis and package power delivery design.  \n \nQUALIFICATIONS OVERVIEW:  \n \n\uf076\tInspirational Leadership \u2013 Solid experience and proven success in attracting, engaging, and enhancing other\u2019s commitment to their work and organization goal. Equally effective in influencing cross-functional teams.  \n \n\uf076\tStrategic Planning and Execution \u2013 Understand the \u2018big picture\u2019 and develop and communicate goals in support of the business\u2019s global mission.  \n \n\uf076\tOrganizational Change Management \u2013 Frequently serve as a change catalyst and initiator of game-changing initiatives, including process simplification, challenging status quo, and turnarounds for under-performing operations. Over 7 years of engineering, project management and mentoring experience. Extensive hands on and project management background include 30+ FPGA/CPLD/SoC package power delivery designs, 300+ silicon and package failure analysis, 20+ cost reduction projects, and multiple yield improvement initiatives for fab. Hold M.Sc degree in electronics engineering and mentor for 10+ engineers in both failure analysis and package power delivery design.  \n \nQUALIFICATIONS OVERVIEW:  \n \n\uf076\tInspirational Leadership \u2013 Solid experience and proven success in attracting, engaging, and enhancing other\u2019s commitment to their work and organization goal. Equally effective in influencing cross-functional teams.  \n \n\uf076\tStrategic Planning and Execution \u2013 Understand the \u2018big picture\u2019 and develop and communicate goals in support of the business\u2019s global mission.  \n \n\uf076\tOrganizational Change Management \u2013 Frequently serve as a change catalyst and initiator of game-changing initiatives, including process simplification, challenging status quo, and turnarounds for under-performing operations. Experience Senior Electrical Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Penang, Malaysia Oversee and hold full responsibility to deliver the electrical analysis work and solution for test chips, Intel Custom Foundry\u2019s customer and Intel products. Handle high revenue projects which hold partnership with top tier customers. Continuously develop and enhance team\u2019s competency.  \n \n\uf076\tDeliver superior design solution to Intel. Completed 5 designs tape out with 0 rejects. At the same time, mentoring multiple power delivery design of SoC to ensure all designs tape out smoothly.  \n\uf076\tContinuously reduce design cycle time. Apply LEAN to reduce design cycle time to 25% as part of the efforts to improve product\u2019s time to market. Awarded the best paper in internal LEAN summit.  \n\uf076\tContinuously develop and enhance team\u2019s competency and capability as one of career-long efforts as a leader to make others more successful. Leading few projects to mentor and train up all-rounded engineers who can perform both physical design and electrical modeling. Packaging Engineer Altera January 2011  \u2013  December 2012  (2 years) Oversaw all activities related to package power integrity. Worked with cross functional teams to develop system level design and innovative interconnect technology solutions. Provided customer support to ensure customer\u2019s success.  \n \n\uf076\tLed low cost packages design effort. Tape out 10+ wire bond packages. Worked with silicon and package designers to ensure all die-package combination able to meet performance specifications with low cost package solutions. \n\uf076\tDeveloped new modeling methodologies as part of the solutions for advanced package design. Provide accurate model to enable new package technology.  \n\uf076\tEnabled customer\u2019s success by providing customized technical solution and modeling data to customers in timely manner. Frequently provide customer support to root cause and solve PD issue and gained design win. Failure Analysis Engineer Altera June 2008  \u2013  December 2010  (2 years 7 months) Promoted to lead a team to perform yield analysis. Actively involved in multiple yield improvement projects with fab, internal and external customers. Provided details and precise failure analysis and competitive analysis data to customers. Trained and mentored junior engineers to be independent.  \n \n\uf076\tEarned manager\u2019s trust and took responsibility as team leader during 90 days probation and able to contribute in FA job with consistence results. \n\uf076\tCompleted 300+ failure analysis samples. Extensive hands on in both electrical and physical analysis. Achieved overall defect hit rate of >90%. \n\uf076\tReduced FA cost or FA samples by introducing signature FA to the team. 50% FA samples reduction in 1 year. Precisely select FA samples to identify actual root cause of failure with minimum numbers of FA samples. After all, still be able to drive yield improvement effectively. Senior Electrical Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Penang, Malaysia Oversee and hold full responsibility to deliver the electrical analysis work and solution for test chips, Intel Custom Foundry\u2019s customer and Intel products. Handle high revenue projects which hold partnership with top tier customers. Continuously develop and enhance team\u2019s competency.  \n \n\uf076\tDeliver superior design solution to Intel. Completed 5 designs tape out with 0 rejects. At the same time, mentoring multiple power delivery design of SoC to ensure all designs tape out smoothly.  \n\uf076\tContinuously reduce design cycle time. Apply LEAN to reduce design cycle time to 25% as part of the efforts to improve product\u2019s time to market. Awarded the best paper in internal LEAN summit.  \n\uf076\tContinuously develop and enhance team\u2019s competency and capability as one of career-long efforts as a leader to make others more successful. Leading few projects to mentor and train up all-rounded engineers who can perform both physical design and electrical modeling. Senior Electrical Analysis Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Penang, Malaysia Oversee and hold full responsibility to deliver the electrical analysis work and solution for test chips, Intel Custom Foundry\u2019s customer and Intel products. Handle high revenue projects which hold partnership with top tier customers. Continuously develop and enhance team\u2019s competency.  \n \n\uf076\tDeliver superior design solution to Intel. Completed 5 designs tape out with 0 rejects. At the same time, mentoring multiple power delivery design of SoC to ensure all designs tape out smoothly.  \n\uf076\tContinuously reduce design cycle time. Apply LEAN to reduce design cycle time to 25% as part of the efforts to improve product\u2019s time to market. Awarded the best paper in internal LEAN summit.  \n\uf076\tContinuously develop and enhance team\u2019s competency and capability as one of career-long efforts as a leader to make others more successful. Leading few projects to mentor and train up all-rounded engineers who can perform both physical design and electrical modeling. Packaging Engineer Altera January 2011  \u2013  December 2012  (2 years) Oversaw all activities related to package power integrity. Worked with cross functional teams to develop system level design and innovative interconnect technology solutions. Provided customer support to ensure customer\u2019s success.  \n \n\uf076\tLed low cost packages design effort. Tape out 10+ wire bond packages. Worked with silicon and package designers to ensure all die-package combination able to meet performance specifications with low cost package solutions. \n\uf076\tDeveloped new modeling methodologies as part of the solutions for advanced package design. Provide accurate model to enable new package technology.  \n\uf076\tEnabled customer\u2019s success by providing customized technical solution and modeling data to customers in timely manner. Frequently provide customer support to root cause and solve PD issue and gained design win. Packaging Engineer Altera January 2011  \u2013  December 2012  (2 years) Oversaw all activities related to package power integrity. Worked with cross functional teams to develop system level design and innovative interconnect technology solutions. Provided customer support to ensure customer\u2019s success.  \n \n\uf076\tLed low cost packages design effort. Tape out 10+ wire bond packages. Worked with silicon and package designers to ensure all die-package combination able to meet performance specifications with low cost package solutions. \n\uf076\tDeveloped new modeling methodologies as part of the solutions for advanced package design. Provide accurate model to enable new package technology.  \n\uf076\tEnabled customer\u2019s success by providing customized technical solution and modeling data to customers in timely manner. Frequently provide customer support to root cause and solve PD issue and gained design win. Failure Analysis Engineer Altera June 2008  \u2013  December 2010  (2 years 7 months) Promoted to lead a team to perform yield analysis. Actively involved in multiple yield improvement projects with fab, internal and external customers. Provided details and precise failure analysis and competitive analysis data to customers. Trained and mentored junior engineers to be independent.  \n \n\uf076\tEarned manager\u2019s trust and took responsibility as team leader during 90 days probation and able to contribute in FA job with consistence results. \n\uf076\tCompleted 300+ failure analysis samples. Extensive hands on in both electrical and physical analysis. Achieved overall defect hit rate of >90%. \n\uf076\tReduced FA cost or FA samples by introducing signature FA to the team. 50% FA samples reduction in 1 year. Precisely select FA samples to identify actual root cause of failure with minimum numbers of FA samples. After all, still be able to drive yield improvement effectively. Failure Analysis Engineer Altera June 2008  \u2013  December 2010  (2 years 7 months) Promoted to lead a team to perform yield analysis. Actively involved in multiple yield improvement projects with fab, internal and external customers. Provided details and precise failure analysis and competitive analysis data to customers. Trained and mentored junior engineers to be independent.  \n \n\uf076\tEarned manager\u2019s trust and took responsibility as team leader during 90 days probation and able to contribute in FA job with consistence results. \n\uf076\tCompleted 300+ failure analysis samples. Extensive hands on in both electrical and physical analysis. Achieved overall defect hit rate of >90%. \n\uf076\tReduced FA cost or FA samples by introducing signature FA to the team. 50% FA samples reduction in 1 year. Precisely select FA samples to identify actual root cause of failure with minimum numbers of FA samples. After all, still be able to drive yield improvement effectively. Languages English Professional working proficiency Chinese Native or bilingual proficiency Bahasa Malaysia Professional working proficiency English Professional working proficiency Chinese Native or bilingual proficiency Bahasa Malaysia Professional working proficiency English Professional working proficiency Chinese Native or bilingual proficiency Bahasa Malaysia Professional working proficiency Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills Semiconductor Failure... Power Distribution Signal Integrity Embedded Systems Digital Image Processing Microchip PIC Automation VLSI C++ Altera Quartus Modeling Solidworks Semiconductors Yield Skills  Semiconductor Failure... Power Distribution Signal Integrity Embedded Systems Digital Image Processing Microchip PIC Automation VLSI C++ Altera Quartus Modeling Solidworks Semiconductors Yield Semiconductor Failure... Power Distribution Signal Integrity Embedded Systems Digital Image Processing Microchip PIC Automation VLSI C++ Altera Quartus Modeling Solidworks Semiconductors Yield Semiconductor Failure... Power Distribution Signal Integrity Embedded Systems Digital Image Processing Microchip PIC Automation VLSI C++ Altera Quartus Modeling Solidworks Semiconductors Yield Education Science University of Malaysia Masters; M.Sc (Hons),  Electronic System Design Engineering 2011  \u2013 2012 Science University of Malaysia Bachelor's Degree; B.Eng,  Mechatronic; Science & Technology; Physics 2004  \u2013 2008 Science University of Malaysia Masters; M.Sc (Hons),  Electronic System Design Engineering 2011  \u2013 2012 Science University of Malaysia Masters; M.Sc (Hons),  Electronic System Design Engineering 2011  \u2013 2012 Science University of Malaysia Masters; M.Sc (Hons),  Electronic System Design Engineering 2011  \u2013 2012 Science University of Malaysia Bachelor's Degree; B.Eng,  Mechatronic; Science & Technology; Physics 2004  \u2013 2008 Science University of Malaysia Bachelor's Degree; B.Eng,  Mechatronic; Science & Technology; Physics 2004  \u2013 2008 Science University of Malaysia Bachelor's Degree; B.Eng,  Mechatronic; Science & Technology; Physics 2004  \u2013 2008 ", "Experience Retired Electrical Engineer Not applicable October 2005  \u2013 Present (9 years 11 months) Senior Electrical engineer Intel Corporation March 1987  \u2013  March 2003  (16 years 1 month) Electrical Engineer Inel Corporation 1987  \u2013  2003  (16 years) Retired Electrical Engineer Not applicable October 2005  \u2013 Present (9 years 11 months) Retired Electrical Engineer Not applicable October 2005  \u2013 Present (9 years 11 months) Senior Electrical engineer Intel Corporation March 1987  \u2013  March 2003  (16 years 1 month) Senior Electrical engineer Intel Corporation March 1987  \u2013  March 2003  (16 years 1 month) Electrical Engineer Inel Corporation 1987  \u2013  2003  (16 years) Electrical Engineer Inel Corporation 1987  \u2013  2003  (16 years) Education University College Of Engineering Osmania BSEE,  Ekectrical University College Of Engineering Osmania BSEE,  Ekectrical University College Of Engineering Osmania BSEE,  Ekectrical University College Of Engineering Osmania BSEE,  Ekectrical ", "Experience Senior Electrical Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Israel Site electrical engineer responsible for the site maintenance and projects. \nInitiate and support cost reduction projects. \nCost and consumptions estimations. ROI for projects. \nMaintenance programs optimization for cost and labour hours. Project Manager Intel October 2008  \u2013  October 2009  (1 year 1 month) Intel Manage site projects up to 1M$, from idea through design and construction to delivery and operation. \nResponsible for the cost estimation, design lead, value engineering, working with contactors and lead the commissioning process. Principal Electrical Engineer Intel March 1997  \u2013  October 2008  (11 years 8 months) Israel Electrical lead of the F18 process change project. Resplonsible for the quality and schedule of the project. Lead and initiate upgrades changes and workarouns to allow project fluent flow and standing the milestones \nElectrical lead for F28 project. Responsible for the equipment qaulification design verification and systems startup and commissioning. \nLead the startup of systems from the 161KV through the 22KV down to 400V 5000 Amps and below system including UPSs, panels, MCCs VSD and more \nManager of 10-20 employees. Senior Electrical Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Israel Site electrical engineer responsible for the site maintenance and projects. \nInitiate and support cost reduction projects. \nCost and consumptions estimations. ROI for projects. \nMaintenance programs optimization for cost and labour hours. Senior Electrical Engineer Intel Corporation October 2009  \u2013 Present (5 years 11 months) Israel Site electrical engineer responsible for the site maintenance and projects. \nInitiate and support cost reduction projects. \nCost and consumptions estimations. ROI for projects. \nMaintenance programs optimization for cost and labour hours. Project Manager Intel October 2008  \u2013  October 2009  (1 year 1 month) Intel Manage site projects up to 1M$, from idea through design and construction to delivery and operation. \nResponsible for the cost estimation, design lead, value engineering, working with contactors and lead the commissioning process. Project Manager Intel October 2008  \u2013  October 2009  (1 year 1 month) Intel Manage site projects up to 1M$, from idea through design and construction to delivery and operation. \nResponsible for the cost estimation, design lead, value engineering, working with contactors and lead the commissioning process. Principal Electrical Engineer Intel March 1997  \u2013  October 2008  (11 years 8 months) Israel Electrical lead of the F18 process change project. Resplonsible for the quality and schedule of the project. Lead and initiate upgrades changes and workarouns to allow project fluent flow and standing the milestones \nElectrical lead for F28 project. Responsible for the equipment qaulification design verification and systems startup and commissioning. \nLead the startup of systems from the 161KV through the 22KV down to 400V 5000 Amps and below system including UPSs, panels, MCCs VSD and more \nManager of 10-20 employees. Principal Electrical Engineer Intel March 1997  \u2013  October 2008  (11 years 8 months) Israel Electrical lead of the F18 process change project. Resplonsible for the quality and schedule of the project. Lead and initiate upgrades changes and workarouns to allow project fluent flow and standing the milestones \nElectrical lead for F28 project. Responsible for the equipment qaulification design verification and systems startup and commissioning. \nLead the startup of systems from the 161KV through the 22KV down to 400V 5000 Amps and below system including UPSs, panels, MCCs VSD and more \nManager of 10-20 employees. Skills Electrical Engineering Semiconductors Microsoft Office Project Engineering MS Project Testing Manufacturing Engineering Electricians Product Management Electronics Lean Manufacturing Automation Process Engineering R&D Engineering Management Troubleshooting Product Development Quality Assurance Project Planning See 5+ \u00a0 \u00a0 See less Skills  Electrical Engineering Semiconductors Microsoft Office Project Engineering MS Project Testing Manufacturing Engineering Electricians Product Management Electronics Lean Manufacturing Automation Process Engineering R&D Engineering Management Troubleshooting Product Development Quality Assurance Project Planning See 5+ \u00a0 \u00a0 See less Electrical Engineering Semiconductors Microsoft Office Project Engineering MS Project Testing Manufacturing Engineering Electricians Product Management Electronics Lean Manufacturing Automation Process Engineering R&D Engineering Management Troubleshooting Product Development Quality Assurance Project Planning See 5+ \u00a0 \u00a0 See less Electrical Engineering Semiconductors Microsoft Office Project Engineering MS Project Testing Manufacturing Engineering Electricians Product Management Electronics Lean Manufacturing Automation Process Engineering R&D Engineering Management Troubleshooting Product Development Quality Assurance Project Planning See 5+ \u00a0 \u00a0 See less Education Hamikhlalah Ha'academit Lehandassah Sami Shamoon Engineer's Degree,  Electrical and Electronics Engineering , Bsc 2009  \u2013 2013 Hamikhlalah Ha'academit Lehandassah Sami Shamoon Engineer's Degree,  Electrical and Electronics Engineering , Bsc 2009  \u2013 2013 Hamikhlalah Ha'academit Lehandassah Sami Shamoon Engineer's Degree,  Electrical and Electronics Engineering , Bsc 2009  \u2013 2013 Hamikhlalah Ha'academit Lehandassah Sami Shamoon Engineer's Degree,  Electrical and Electronics Engineering , Bsc 2009  \u2013 2013 ", "Experience Owner/ Engineering Consultant Hartnett Consulting Inc November 2008  \u2013  December 2013  (5 years 2 months) Beaverton Oregon Owned and operated a independent contracting company. Serviced 11 contracts at Intel employing myself and another engineer.  Senior System Integration Engineer Intel Corporation November 2011  \u2013  November 2013  (2 years 1 month) Wrote XML code and a test environment to trace Haswell microprocessor QPI, PCI express, DRAM and core internal structures. Isolated and filed bugs and implemented fixes in both the RCS and Perforce versioning system. \nAlso wrote python tools to characterize and configure electromagnetically coupled (touchless) 8 Ghz probe hardware and facilitate data acquisition on Intel\u2019s latest generation 72 core QPI processor bus. System Integration Engineer Intel Corporation December 2009  \u2013  February 2011  (1 year 3 months) Beaverton Oregon and Columbia South Carolina Wrote a set of C tools to detect and configure QPI logic analyzer probes for Intel\u2019s high speed processor bus. Selected to support power on of the Jaketown and Nehalem processors and helped capture some of the first logic analyzer traces for these products. Identified processor and probe hardware bugs, implemented workarounds and validated silicon corrections. Validation Engineer Intel February 2007  \u2013  February 2008  (1 year 1 month) Beaverton Oregon Wrote ITP (C like) scripts to configure QPI bus probe hardware for Tecktronics logic analyzers. Planned and implemented tests, filed bugs and tracked solutions. Assembled, debugged, updated and deployed dual/quad chip (16 core) servers for tracing. System Integration Engineer Omneon Video Networks March 2000  \u2013  January 2006  (5 years 11 months) Beaverton Oregon Station Engineer KBOO-FM February 1999  \u2013  November 2000  (1 year 10 months) Senior Electrical Engineer Intel Corporation October 1987  \u2013  March 1998  (10 years 6 months) Phoenix, Arizona Area, Beaverton Oregon Architecture Validation Engineer on Pentium II and 450NX chipset. \nWrote a test plans for the 450 NX and GX chipsets and was team lead on the validation execution. Ran pre-silicon regression tests (over 10,000 tests) on the Pentium II microprocessor utilizing over two thousand workstations. Wrote tools to upload and analyze the presilicon results in a SQL database.  \nPrevious positions at Intel included ASIC Design Engineer, Test and Product Engineer. \n Owner/ Engineering Consultant Hartnett Consulting Inc November 2008  \u2013  December 2013  (5 years 2 months) Beaverton Oregon Owned and operated a independent contracting company. Serviced 11 contracts at Intel employing myself and another engineer.  Owner/ Engineering Consultant Hartnett Consulting Inc November 2008  \u2013  December 2013  (5 years 2 months) Beaverton Oregon Owned and operated a independent contracting company. Serviced 11 contracts at Intel employing myself and another engineer.  Senior System Integration Engineer Intel Corporation November 2011  \u2013  November 2013  (2 years 1 month) Wrote XML code and a test environment to trace Haswell microprocessor QPI, PCI express, DRAM and core internal structures. Isolated and filed bugs and implemented fixes in both the RCS and Perforce versioning system. \nAlso wrote python tools to characterize and configure electromagnetically coupled (touchless) 8 Ghz probe hardware and facilitate data acquisition on Intel\u2019s latest generation 72 core QPI processor bus. Senior System Integration Engineer Intel Corporation November 2011  \u2013  November 2013  (2 years 1 month) Wrote XML code and a test environment to trace Haswell microprocessor QPI, PCI express, DRAM and core internal structures. Isolated and filed bugs and implemented fixes in both the RCS and Perforce versioning system. \nAlso wrote python tools to characterize and configure electromagnetically coupled (touchless) 8 Ghz probe hardware and facilitate data acquisition on Intel\u2019s latest generation 72 core QPI processor bus. System Integration Engineer Intel Corporation December 2009  \u2013  February 2011  (1 year 3 months) Beaverton Oregon and Columbia South Carolina Wrote a set of C tools to detect and configure QPI logic analyzer probes for Intel\u2019s high speed processor bus. Selected to support power on of the Jaketown and Nehalem processors and helped capture some of the first logic analyzer traces for these products. Identified processor and probe hardware bugs, implemented workarounds and validated silicon corrections. System Integration Engineer Intel Corporation December 2009  \u2013  February 2011  (1 year 3 months) Beaverton Oregon and Columbia South Carolina Wrote a set of C tools to detect and configure QPI logic analyzer probes for Intel\u2019s high speed processor bus. Selected to support power on of the Jaketown and Nehalem processors and helped capture some of the first logic analyzer traces for these products. Identified processor and probe hardware bugs, implemented workarounds and validated silicon corrections. Validation Engineer Intel February 2007  \u2013  February 2008  (1 year 1 month) Beaverton Oregon Wrote ITP (C like) scripts to configure QPI bus probe hardware for Tecktronics logic analyzers. Planned and implemented tests, filed bugs and tracked solutions. Assembled, debugged, updated and deployed dual/quad chip (16 core) servers for tracing. Validation Engineer Intel February 2007  \u2013  February 2008  (1 year 1 month) Beaverton Oregon Wrote ITP (C like) scripts to configure QPI bus probe hardware for Tecktronics logic analyzers. Planned and implemented tests, filed bugs and tracked solutions. Assembled, debugged, updated and deployed dual/quad chip (16 core) servers for tracing. System Integration Engineer Omneon Video Networks March 2000  \u2013  January 2006  (5 years 11 months) Beaverton Oregon System Integration Engineer Omneon Video Networks March 2000  \u2013  January 2006  (5 years 11 months) Beaverton Oregon Station Engineer KBOO-FM February 1999  \u2013  November 2000  (1 year 10 months) Station Engineer KBOO-FM February 1999  \u2013  November 2000  (1 year 10 months) Senior Electrical Engineer Intel Corporation October 1987  \u2013  March 1998  (10 years 6 months) Phoenix, Arizona Area, Beaverton Oregon Architecture Validation Engineer on Pentium II and 450NX chipset. \nWrote a test plans for the 450 NX and GX chipsets and was team lead on the validation execution. Ran pre-silicon regression tests (over 10,000 tests) on the Pentium II microprocessor utilizing over two thousand workstations. Wrote tools to upload and analyze the presilicon results in a SQL database.  \nPrevious positions at Intel included ASIC Design Engineer, Test and Product Engineer. \n Senior Electrical Engineer Intel Corporation October 1987  \u2013  March 1998  (10 years 6 months) Phoenix, Arizona Area, Beaverton Oregon Architecture Validation Engineer on Pentium II and 450NX chipset. \nWrote a test plans for the 450 NX and GX chipsets and was team lead on the validation execution. Ran pre-silicon regression tests (over 10,000 tests) on the Pentium II microprocessor utilizing over two thousand workstations. Wrote tools to upload and analyze the presilicon results in a SQL database.  \nPrevious positions at Intel included ASIC Design Engineer, Test and Product Engineer. \n Skills Integration C Skills  Integration C Integration C Integration C Education Portland Community College Computer Software Engineering , 4.0 2009  \u2013 2010 Penn State University Bachelor's degree,  Electrical and Electronics Engineering 1979  \u2013 1984 Portland Community College Computer Software Engineering , 4.0 2009  \u2013 2010 Portland Community College Computer Software Engineering , 4.0 2009  \u2013 2010 Portland Community College Computer Software Engineering , 4.0 2009  \u2013 2010 Penn State University Bachelor's degree,  Electrical and Electronics Engineering 1979  \u2013 1984 Penn State University Bachelor's degree,  Electrical and Electronics Engineering 1979  \u2013 1984 Penn State University Bachelor's degree,  Electrical and Electronics Engineering 1979  \u2013 1984 ", "Summary Senior electrical engineering, professional with diversified experience in Soc, Application processor and Baseband processor bring up and trouble shooting, reference design of consumer product development, image and memory sub-system integration and validation.  \n \nExpertise: \n- CSI MIPI-DPHY and Camera sensor integration and validation for SOC \n- DIGRF MIPI-MPHY validation for Baseband processor \n- Modem Memory Subsystem design and integration \n- Baseband (LTE and 3GSM) debug system design (Cadence) \n- Baseband IC validation and driver developmentn (Linux and C) \n- High Speed Signals Layout Signal Integrity Simulation(Cadence SigXplorer) \n- Digital Signal and Image Processing with Matlab \n- Automatic Current Drain Bench setup, measurement and optimization(Labview) Summary Senior electrical engineering, professional with diversified experience in Soc, Application processor and Baseband processor bring up and trouble shooting, reference design of consumer product development, image and memory sub-system integration and validation.  \n \nExpertise: \n- CSI MIPI-DPHY and Camera sensor integration and validation for SOC \n- DIGRF MIPI-MPHY validation for Baseband processor \n- Modem Memory Subsystem design and integration \n- Baseband (LTE and 3GSM) debug system design (Cadence) \n- Baseband IC validation and driver developmentn (Linux and C) \n- High Speed Signals Layout Signal Integrity Simulation(Cadence SigXplorer) \n- Digital Signal and Image Processing with Matlab \n- Automatic Current Drain Bench setup, measurement and optimization(Labview) Senior electrical engineering, professional with diversified experience in Soc, Application processor and Baseband processor bring up and trouble shooting, reference design of consumer product development, image and memory sub-system integration and validation.  \n \nExpertise: \n- CSI MIPI-DPHY and Camera sensor integration and validation for SOC \n- DIGRF MIPI-MPHY validation for Baseband processor \n- Modem Memory Subsystem design and integration \n- Baseband (LTE and 3GSM) debug system design (Cadence) \n- Baseband IC validation and driver developmentn (Linux and C) \n- High Speed Signals Layout Signal Integrity Simulation(Cadence SigXplorer) \n- Digital Signal and Image Processing with Matlab \n- Automatic Current Drain Bench setup, measurement and optimization(Labview) Senior electrical engineering, professional with diversified experience in Soc, Application processor and Baseband processor bring up and trouble shooting, reference design of consumer product development, image and memory sub-system integration and validation.  \n \nExpertise: \n- CSI MIPI-DPHY and Camera sensor integration and validation for SOC \n- DIGRF MIPI-MPHY validation for Baseband processor \n- Modem Memory Subsystem design and integration \n- Baseband (LTE and 3GSM) debug system design (Cadence) \n- Baseband IC validation and driver developmentn (Linux and C) \n- High Speed Signals Layout Signal Integrity Simulation(Cadence SigXplorer) \n- Digital Signal and Image Processing with Matlab \n- Automatic Current Drain Bench setup, measurement and optimization(Labview) Experience Electronic Engineer - CSI and Camera Sensor Bring up for SOC Intel Corporation February 2013  \u2013 Present (2 years 7 months) Lake Zurich, IL CSI MIPI-DPHY and Camera sensor integration and validation for Intel next generation SOC: \n-CSI MIPI-DPHY test cases development and validation \n-Linux V4L2 driver and camera sensor configuration integration \n-MIPI-DPHY PPI timing capture and analysis \n-Camera Image Effect and ISP functions integration and validation for SOC Senior Electrical Engineer - 4G (LTE) Baseband Reference Design Motorola Mobile Devices January 2009  \u2013  February 2013  (4 years 2 months) Libertyville, IL - LTE Baseband Debug System design and bring up \n- Modem Memory Subsystem Design and Validation \n- LTE Baseband IC Validation \n- High Speed Signals Layout Guideline and Signal Integrity Simulation in Baseband system design Electrical Engineer - 3GSM Platform Reference Design Motorola Mobility February 2006  \u2013  January 2009  (3 years) Libertyville, IL - 3GSM Baseband and Application Processor Debug System design and bring up \n- 3G Modem and AP (OMAP3) IC Validation \n- Android smart phone products support \n- Current drain measurement, optimization and issue drive down Electronic Engineer - CSI and Camera Sensor Bring up for SOC Intel Corporation February 2013  \u2013 Present (2 years 7 months) Lake Zurich, IL CSI MIPI-DPHY and Camera sensor integration and validation for Intel next generation SOC: \n-CSI MIPI-DPHY test cases development and validation \n-Linux V4L2 driver and camera sensor configuration integration \n-MIPI-DPHY PPI timing capture and analysis \n-Camera Image Effect and ISP functions integration and validation for SOC Electronic Engineer - CSI and Camera Sensor Bring up for SOC Intel Corporation February 2013  \u2013 Present (2 years 7 months) Lake Zurich, IL CSI MIPI-DPHY and Camera sensor integration and validation for Intel next generation SOC: \n-CSI MIPI-DPHY test cases development and validation \n-Linux V4L2 driver and camera sensor configuration integration \n-MIPI-DPHY PPI timing capture and analysis \n-Camera Image Effect and ISP functions integration and validation for SOC Senior Electrical Engineer - 4G (LTE) Baseband Reference Design Motorola Mobile Devices January 2009  \u2013  February 2013  (4 years 2 months) Libertyville, IL - LTE Baseband Debug System design and bring up \n- Modem Memory Subsystem Design and Validation \n- LTE Baseband IC Validation \n- High Speed Signals Layout Guideline and Signal Integrity Simulation in Baseband system design Senior Electrical Engineer - 4G (LTE) Baseband Reference Design Motorola Mobile Devices January 2009  \u2013  February 2013  (4 years 2 months) Libertyville, IL - LTE Baseband Debug System design and bring up \n- Modem Memory Subsystem Design and Validation \n- LTE Baseband IC Validation \n- High Speed Signals Layout Guideline and Signal Integrity Simulation in Baseband system design Electrical Engineer - 3GSM Platform Reference Design Motorola Mobility February 2006  \u2013  January 2009  (3 years) Libertyville, IL - 3GSM Baseband and Application Processor Debug System design and bring up \n- 3G Modem and AP (OMAP3) IC Validation \n- Android smart phone products support \n- Current drain measurement, optimization and issue drive down Electrical Engineer - 3GSM Platform Reference Design Motorola Mobility February 2006  \u2013  January 2009  (3 years) Libertyville, IL - 3GSM Baseband and Application Processor Debug System design and bring up \n- 3G Modem and AP (OMAP3) IC Validation \n- Android smart phone products support \n- Current drain measurement, optimization and issue drive down Languages English Chinese English Chinese English Chinese Skills Embedded Systems LTE IC Wireless Debugging Embedded Software Signal Integrity C RF Electrical Engineering Skills  Embedded Systems LTE IC Wireless Debugging Embedded Software Signal Integrity C RF Electrical Engineering Embedded Systems LTE IC Wireless Debugging Embedded Software Signal Integrity C RF Electrical Engineering Embedded Systems LTE IC Wireless Debugging Embedded Software Signal Integrity C RF Electrical Engineering Education University of Dayton Master,  Electrical and Electronics Engineering , 4.0 2003  \u2013 2006 Activities and Societies:\u00a0 Research Experience:\n1. Audio signal processing with Notch filter and 4-channel Digital Equalizer. Simulated in Matlab and realization in Nios Development Board with Quartus II.\n2. Adaptive filter design using LMS algorithm\n3. Wiener filter design\n4. Automatic segmentation of digital images Beijing University of Aeronautics and Astronautics Bachelor's degree,  Electrical and Electronics Engineering , 3.8 1995  \u2013 1999 University of Dayton Master,  Electrical and Electronics Engineering , 4.0 2003  \u2013 2006 Activities and Societies:\u00a0 Research Experience:\n1. Audio signal processing with Notch filter and 4-channel Digital Equalizer. Simulated in Matlab and realization in Nios Development Board with Quartus II.\n2. Adaptive filter design using LMS algorithm\n3. Wiener filter design\n4. Automatic segmentation of digital images University of Dayton Master,  Electrical and Electronics Engineering , 4.0 2003  \u2013 2006 Activities and Societies:\u00a0 Research Experience:\n1. Audio signal processing with Notch filter and 4-channel Digital Equalizer. Simulated in Matlab and realization in Nios Development Board with Quartus II.\n2. Adaptive filter design using LMS algorithm\n3. Wiener filter design\n4. Automatic segmentation of digital images University of Dayton Master,  Electrical and Electronics Engineering , 4.0 2003  \u2013 2006 Activities and Societies:\u00a0 Research Experience:\n1. Audio signal processing with Notch filter and 4-channel Digital Equalizer. Simulated in Matlab and realization in Nios Development Board with Quartus II.\n2. Adaptive filter design using LMS algorithm\n3. Wiener filter design\n4. Automatic segmentation of digital images Beijing University of Aeronautics and Astronautics Bachelor's degree,  Electrical and Electronics Engineering , 3.8 1995  \u2013 1999 Beijing University of Aeronautics and Astronautics Bachelor's degree,  Electrical and Electronics Engineering , 3.8 1995  \u2013 1999 Beijing University of Aeronautics and Astronautics Bachelor's degree,  Electrical and Electronics Engineering , 3.8 1995  \u2013 1999 "]}