#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Nov 23 14:11:35 2023
# Process ID: 12428
# Current directory: /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1
# Command line: vivado -log mcs_top_vanilla.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mcs_top_vanilla.tcl -notrace
# Log file: /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla.vdi
# Journal file: /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/vivado.jou
# Running On: aleo-desktop, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 4, Host memory: 16445 MB
#-----------------------------------------------------------
source mcs_top_vanilla.tcl -notrace
Command: link_design -top mcs_top_vanilla -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2718.277 ; gain = 0.000 ; free physical = 5501 ; free virtual = 12219
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'cpu_unit/inst/microblaze_I/U0'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'cpu_unit/inst/rst_0/U0'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'cpu_unit/inst/dlmb/U0'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'cpu_unit/inst/iomodule_0/U0'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/cpu_board.xdc] for cell 'cpu_unit/inst'
Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led1[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led2[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[5]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[6]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sseg[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_pdm'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_on'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2c'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2d'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_scl'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmp_i2c_sda'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_miso'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_mosi'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_sclk'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'acl_ss_n'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[8]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[9]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[10]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[11]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[5]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[6]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_reset'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_sclk'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_ss_n'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[0]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_n[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_p[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_top[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[8]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[9]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja_btm[10]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:237]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_top[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[8]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[9]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jb_btm[10]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:251]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:252]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:253]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_top[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:254]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[8]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[9]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jc_btm[10]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[1]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:266]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:266]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[2]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[3]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_top[4]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[7]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[8]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[9]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:272]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:272]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'jd_btm[10]'. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:273]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc:273]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/aleo/data/projects/prototyping/FPro/FPro.srcs/constrs_1/imports/constraint/Nexys4_DDR_chu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mcs_top_vanilla'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/aleo/data/projects/prototyping/FPro/FPro.gen/sources_1/ip/cpu/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.234 ; gain = 0.000 ; free physical = 5401 ; free virtual = 12119
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 71 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

8 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.234 ; gain = 72.035 ; free physical = 5401 ; free virtual = 12119
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2838.258 ; gain = 48.023 ; free physical = 5390 ; free virtual = 12108

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 126363efa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2868.070 ; gain = 29.812 ; free physical = 4996 ; free virtual = 11731

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_2 into driver instance cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_7, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_4 into driver instance cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa307912

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11488
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 18 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16147b40e

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11488
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 10 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 238ea90f3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 45 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 238ea90f3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 238ea90f3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 18ed02b14

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              18  |                                              0  |
|  Constant propagation         |               2  |              10  |                                              0  |
|  Sweep                        |               0  |              45  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489
Ending Logic Optimization Task | Checksum: 1604eb256

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3118.086 ; gain = 0.000 ; free physical = 4754 ; free virtual = 11489

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1604eb256

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4732 ; free virtual = 11471
Ending Power Optimization Task | Checksum: 1604eb256

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3453.086 ; gain = 335.000 ; free physical = 4739 ; free virtual = 11479

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1604eb256

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4739 ; free virtual = 11479

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4739 ; free virtual = 11479
Ending Netlist Obfuscation Task | Checksum: 1604eb256

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4739 ; free virtual = 11479
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3453.086 ; gain = 662.852 ; free physical = 4739 ; free virtual = 11479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4736 ; free virtual = 11476
INFO: [Common 17-1381] The checkpoint '/media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
Command: report_drc -file mcs_top_vanilla_drc_opted.rpt -pb mcs_top_vanilla_drc_opted.pb -rpx mcs_top_vanilla_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4674 ; free virtual = 11417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac1eef93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4674 ; free virtual = 11417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4674 ; free virtual = 11417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba6747c3

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4685 ; free virtual = 11432

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ff4e0ddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4693 ; free virtual = 11432

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ff4e0ddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4693 ; free virtual = 11432
Phase 1 Placer Initialization | Checksum: ff4e0ddd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4693 ; free virtual = 11432

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1073763fb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4689 ; free virtual = 11429

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14b77d069

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4689 ; free virtual = 11429

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14b77d069

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4689 ; free virtual = 11429

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 133 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4660 ; free virtual = 11402

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 12c1aeaa2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4660 ; free virtual = 11403
Phase 2.4 Global Placement Core | Checksum: 1b3fa206d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4660 ; free virtual = 11402
Phase 2 Global Placement | Checksum: 1b3fa206d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4660 ; free virtual = 11403

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f34e4a45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4660 ; free virtual = 11403

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26809fe16

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4659 ; free virtual = 11402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26c523e35

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4659 ; free virtual = 11402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2505d1207

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4659 ; free virtual = 11402

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22c2093c3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4651 ; free virtual = 11395

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22233a2c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4652 ; free virtual = 11395

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24e6e77fb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4652 ; free virtual = 11395
Phase 3 Detail Placement | Checksum: 24e6e77fb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4652 ; free virtual = 11395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cccd5d2d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.003 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c5a2c2ef

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25fb47788

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cccd5d2d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.003. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d8ec72a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397
Phase 4.1 Post Commit Optimization | Checksum: 1d8ec72a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11397

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d8ec72a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4655 ; free virtual = 11398

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d8ec72a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4655 ; free virtual = 11398
Phase 4.3 Placer Reporting | Checksum: 1d8ec72a2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4655 ; free virtual = 11398

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4655 ; free virtual = 11398

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4655 ; free virtual = 11398
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1843d1e6f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11398
Ending Placer Task | Checksum: 156d56092

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4654 ; free virtual = 11398
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4681 ; free virtual = 11424
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4673 ; free virtual = 11421
INFO: [Common 17-1381] The checkpoint '/media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mcs_top_vanilla_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4667 ; free virtual = 11413
INFO: [runtcl-4] Executing : report_utilization -file mcs_top_vanilla_utilization_placed.rpt -pb mcs_top_vanilla_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4673 ; free virtual = 11418
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4663 ; free virtual = 11413
INFO: [Common 17-1381] The checkpoint '/media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bb5a5d01 ConstDB: 0 ShapeSum: 9b7b0391 RouteDB: 0
Post Restoration Checksum: NetGraph: c53fdacf NumContArr: b7f88013 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17d385ae2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4549 ; free virtual = 11298

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17d385ae2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4552 ; free virtual = 11301

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17d385ae2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4517 ; free virtual = 11266

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17d385ae2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4516 ; free virtual = 11266
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 270b39ed6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4499 ; free virtual = 11249
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.161  | TNS=0.000  | WHS=-0.239 | THS=-85.001|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2383
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2383
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2720b7e40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4494 ; free virtual = 11244

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2720b7e40

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3453.086 ; gain = 0.000 ; free physical = 4494 ; free virtual = 11244
Phase 3 Initial Routing | Checksum: 1eaf7b96d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4480 ; free virtual = 11230

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.487  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23da112a0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224
Phase 4 Rip-up And Reroute | Checksum: 23da112a0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2d6b1bb89

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.494  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2d6b1bb89

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2d6b1bb89

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224
Phase 5 Delay and Skew Optimization | Checksum: 2d6b1bb89

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2daeefb29

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.494  | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 289bca043

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224
Phase 6 Post Hold Fix | Checksum: 289bca043

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.799626 %
  Global Horizontal Routing Utilization  = 1.0412 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27aa0496e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27aa0496e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3551.375 ; gain = 98.289 ; free physical = 4474 ; free virtual = 11224

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22bbcb48e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3599.398 ; gain = 146.312 ; free physical = 4474 ; free virtual = 11224

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.494  | TNS=0.000  | WHS=0.075  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22bbcb48e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3599.398 ; gain = 146.312 ; free physical = 4474 ; free virtual = 11224
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3599.398 ; gain = 146.312 ; free physical = 4514 ; free virtual = 11264

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3599.398 ; gain = 146.312 ; free physical = 4514 ; free virtual = 11264
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3599.398 ; gain = 0.000 ; free physical = 4508 ; free virtual = 11264
INFO: [Common 17-1381] The checkpoint '/media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
Command: report_drc -file mcs_top_vanilla_drc_routed.rpt -pb mcs_top_vanilla_drc_routed.pb -rpx mcs_top_vanilla_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
Command: report_methodology -file mcs_top_vanilla_methodology_drc_routed.rpt -pb mcs_top_vanilla_methodology_drc_routed.pb -rpx mcs_top_vanilla_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/aleo/data/projects/prototyping/FPro/FPro.runs/impl_1/mcs_top_vanilla_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
Command: report_power -file mcs_top_vanilla_power_routed.rpt -pb mcs_top_vanilla_power_summary_routed.pb -rpx mcs_top_vanilla_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 96 Warnings, 96 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mcs_top_vanilla_route_status.rpt -pb mcs_top_vanilla_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mcs_top_vanilla_timing_summary_routed.rpt -pb mcs_top_vanilla_timing_summary_routed.pb -rpx mcs_top_vanilla_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mcs_top_vanilla_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mcs_top_vanilla_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mcs_top_vanilla_bus_skew_routed.rpt -pb mcs_top_vanilla_bus_skew_routed.pb -rpx mcs_top_vanilla_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 14:12:53 2023...
