<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">gr::limesdr_fpga::sink_fpga_impl Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6804cb1cf4cd65b0a9838c729b0c2394">args_to_io_signature</a>(int channel_number)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa7ccb826e324c59f334d4f35eab578f7">calibrate</a>(double bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a40332697463f74c5765ec06a93579d15">init_stream</a>(int device_number, int channel)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">make</a>(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aa99e70ce202a65c864cf7ea8450a197e">read_gpio</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a99b9e9af954bb9a1d28e0224d176640f">release_stream</a>(int device_number, lms_stream_t *stream)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad0796dc358bcc9b552b567eaf737834d">set_antenna</a>(int antenna, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac58198bb4a77f4ab8320512062ceb48f">set_bandwidth</a>(double analog_bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad6710f9036adadb9582c696be7d5cb3f">set_buffer_size</a>(uint32_t size)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a27a9e26a263b913e228c217791b91ce2">set_center_freq</a>(double freq, size_t chan=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a177a79f5c85c56ff7d54aacd2080b211">set_digital_filter</a>(double digital_bandw, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#afc5e87a42d301beb4893739d1fbb58ed">set_gain</a>(unsigned gain_dB, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a71070300cba2c002fd38c4cfaac1edf6">set_gpio_dir</a>(uint8_t dir)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ac3fab679bd00ba4166d1f00475138a6d">set_nco</a>(float nco_freq, int channel=0)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ad39ba70e95e304231ec535c79f5c8d94">set_oversampling</a>(int oversample)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a6b90e1f429aa549e346ca35f19a3ce40">set_sample_rate</a>(double rate)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a80b3d5f23fc9c58ad9181270e94b3721">set_tcxo_dac</a>(uint16_t dacVal=125)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#affc5b93a826826db6164a0123ec8846f">sink_fpga_impl</a>(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a> typedef</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a2ec6f276f827e6b6e28ee89cd5c4a171">start</a>(void)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#ab5d5e9d26c1553e88c5aba653ca27b85">stop</a>(void)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4d5408e909fd2d6811d47c21e6201d06">toggle_pa_path</a>(int device_number, bool enable)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#aee833e244a4867e2c34887a9ecc22a9a">work</a>(int noutput_items, gr_vector_const_void_star &amp;input_items, gr_vector_void_star &amp;output_items)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a8353259bf7c74c97a99b7d0bcb335b6f">write_gpio</a>(uint8_t out)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a4394987e67dc7acf6a5589bb227bde9e">write_lms_reg</a>(uint32_t address, uint16_t val)</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html#a9558d5aa980847fdd10118e2b29d7772">~sink_fpga_impl</a>()</td><td class="entry"><a class="el" href="classgr_1_1limesdr__fpga_1_1sink__fpga__impl.html">gr::limesdr_fpga::sink_fpga_impl</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
