Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /cf_ad9467_vc707/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_ddr3_sdram_wrapper_xst.prj"
Verilog Include Directory          : {"/cf_ad9467_vc707/pcores/" "/cf_lib/edk/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7vx485tffg1761-2
Output File Name                   : "system_ddr3_sdram_wrapper.ngc"

---- Source Options
Top Module Name                    : system_ddr3_sdram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {./}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx_iodelay_ctrl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <axi_7series_ddrx_iodelay_ctrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx_synch.v" into library axi_7series_ddrx_v1_08_a
Parsing module <axi_7series_ddrx_synch>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" into library axi_7series_ddrx_v1_08_a
Parsing module <axi_7series_ddrx>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_mux.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_arb_mux>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_arb_row_col>.
WARNING:HDLCompiler:248 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" Line 252: Block identifier is required on this block
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_arb_select>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_addr_decode.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_addr_decode>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_read.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_read>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_reg_bank.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_reg_bank>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_reg.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_reg>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_top.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_ctrl_write.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_ctrl_write>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_ar_channel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_aw_channel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_aw_channel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_b_channel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_b_channel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_cmd_arbiter>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_fsm.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_cmd_fsm>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_translator.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_cmd_translator>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_incr_cmd.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_incr_cmd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_r_channel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_simple_fifo.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_simple_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_w_channel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_w_channel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_wrap_cmd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_axi_mc_wr_cmd_fsm>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_cntrl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_cntrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_common.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_common>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_compare.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_compare>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_mach.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_mach>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_queue>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_bank_state>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_col_mach.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_col_mach>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_a_upsizer.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_a_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_axic_register_slice>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axi_register_slice.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_axi_register_slice>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axi_upsizer.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_axi_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_byte_group_io>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_byte_lane>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_calib_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_carry_and.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_carry_and>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_carry_latch_and.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_carry_latch_and>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_carry_latch_or.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_carry_latch_or>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_carry_or.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_carry_or>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_command_fifo.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_command_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_comparator_sel_static.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_comparator_sel_static>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_comparator_sel.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_comparator_sel>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_comparator.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_comparator>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_if_post_fifo.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_if_post_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_mc_phy>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_mc_phy_wrapper>.
WARNING:HDLCompiler:248 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 878: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 882: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 915: Block identifier is required on this block
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_of_pre_fifo.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_of_pre_fifo>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_4lanes>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_dqs_found_cal_hr>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_init>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_rdlvl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_tempmon.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_tempmon>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_top>.
WARNING:HDLCompiler:248 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" Line 716: Block identifier is required on this block
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_wrcal>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_wrlvl_off_delay>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_phy_wrlvl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_prbs_gen.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_prbs_gen>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_r_upsizer.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_r_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_w_upsizer.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ddr_w_upsizer>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ecc_buf.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ecc_buf>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ecc_dec_fix.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ecc_dec_fix>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ecc_gen.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ecc_gen>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ecc_merge_enc.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ecc_merge_enc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_mc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_memc_ui_top_axi>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_std.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_memc_ui_top_std>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mem_intfc.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_mem_intfc>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_cntrl.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_rank_cntrl>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_common.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_rank_common>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_mach.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_rank_mach>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_round_robin_arb.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_round_robin_arb>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_tempmon.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_tempmon>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_cmd.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ui_cmd>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_rd_data.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ui_rd_data>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_top.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ui_top>.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_wr_data.v" into library axi_7series_ddrx_v1_08_a
Parsing module <mig_7series_v1_9_ui_wr_data>.
Analyzing Verilog file "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_ddr3_sdram_wrapper.v" into library work
Parsing module <system_ddr3_sdram_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_ddr3_sdram_wrapper>.

Elaborating module
<axi_7series_ddrx(C_ADDR_CMD_MODE="1T",C_BANK_WIDTH=3,C_BURST_MODE="8",C_BURST_TYPE="SEQ",C_CA_MIRROR="OFF",C_CK_WIDTH=1,C_CL=6,C_COL_WIDTH=10,C_CMD_PIPE_PLUS1="ON",C_CS_WIDTH=1,C_CKE_WIDTH=1,C_CWL=5,C_DATA_BUF_ADDR_WIDTH=5,C_PHY_CONTROL_MASTER_BANK=1,C_DM_WIDTH=8,C_DDR2_DQSN_ENABLE="YES",C_DQ_WIDTH=64,C_DQS_WIDTH=8,C_DRAM_TYPE="DDR3",C_DRAM_WIDTH=8,C_ECC="OFF",C_ECC_TEST="OFF",C_NBANK_MACHS=4,C_NCK_PER_CLK=4,C_NCS_PER_RANK=1,C_ORDERING="NORM",C_IODELAY_HP_MODE="ON",C_BANK_TYPE="HP_IO",C_DATA_IO_PRIM_TYPE="HP_LP",C_DATA_IO_IDLE_PWRDWN="ON",C_IODELAY_GRP="DDR3_SDRAM",C_OUTPUT_DRV="HIGH",C_REG_CTRL="OFF",C_RTT_NOM="40",C_RTT_WR="OFF",C_TCK=2500,C_TCKE=5000,C_TFAW=30000,C_TPRDI=1000000,C_TRAS=35000,C_TRCD=13125,C_TREFI=7800000,C_TRFC=110000,C_TRP=13125,C_TRRD=6000,C_TRTP=7500,C_TWTR=7500,C_TZQI=128000000,C_TZQCS=64,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_CAL_WIDTH="HALF",C_RANKS=1,C_ODT_WIDTH=1,C_ROW_WIDTH=14,C_BYTE_LANES_B0=4'b1111,C_BYTE_LANES_B1=4'b1110,C_BYTE_LANES_B2=4'b1111,C_BYTE_LANES_B3=4'b0,C_BYTE_LANES_B
4=4'b0,C_DATA_CTL_B0=4'b1111,C_DATA_CTL_B1=4'b0,C_DATA_CTL_B2=4'b1111,C_DATA_CTL_B3=4'b0,C_DATA_CTL_B4=4'b0,C_PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,C_PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,C_PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,C_CK_BYTE_MAP=144'b010001,C_ADDR_MAP=192'b0100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011,C_BANK_MAP=36'b0100100101000100101010000100101011,C_CAS_MAP=12'b0100010101,C_CKE_MAP=96'b0100010111,C_ODT_MAP=96'b0100010010,C_CKE_ODT_AUX="FALSE",C_CS_MAP=120'b0100010100,C_PARITY_MAP=12'b0,C_RAS_MAP=12'b0100011010,C_WE_MAP=12'b0100011011,C_DQS_BYTE_MAP=144'b010000000100001001000100010001100000011000000100000000100000000,C_DATA0_MAP=96'b01001000000000000000000000011000000000001000000000111000000000110000000000101000000000010,C_DATA1_MAP=96'b01010000000001100000000001000000000001000100000001011
1000000010110000000010010000000010011,C_DATA2_MAP=96'b0100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000,C_DATA3_MAP=96'b0110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111,C_DATA4_MAP=96'b01000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001,C_DATA5_MAP=96'b01000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000,C_DATA6_MAP=96'b01000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010,C_DATA7_MAP=96'b01000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001,C_DATA8_MAP=96'b0,C_DATA9_MAP=96'b0,C_DATA10_MAP=96'b0,C_DATA11_MAP=96'b0,C_DATA12_MAP=96'b0,C_DATA13_MAP=96'b0,C_DATA14_MAP=96'b0,C_DATA15_MAP=96'b0,C_DATA16_MAP=96'b0,C_DATA17_MAP=96'b0,C_MASK0_MAP=108'b01000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100,C_MASK1_MAP=108'b0,C_
SLOT_0_CONFIG=8'b01,C_SLOT_1_CONFIG=8'b0,C_SIM_BYPASS_INIT_CAL="FAST",C_REFCLK_FREQ=200.0,C_USE_CS_PORT=1,C_USE_DM_PORT=1,C_USE_ODT_PORT=1,C_USE_EXTERNAL_XADC=0,C_USE_EXTERNAL_IODELAY_CTRL=0,C_S_AXI_ID_WIDTH=2,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=512,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_BASEADDR=32'b11000000000000000000000000000000,C_S_AXI_HIGHADDR=32'b11111111111111111111111111111111,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_ECC_ONOFF_RESET_VALUE=1)>.

Elaborating module <mig_7series_v1_9_tempmon(TCQ=100,TEMP_MON_CONTROL="INTERNAL",XADC_CLK_PERIOD=10000,tTEMPSAMPLE=10000000)>.

Elaborating module <XADC(INIT_40=16'b1000000000000000,INIT_41=16'b011111100001111,INIT_42=16'b010000000000,INIT_48=16'b0100000000,INIT_49=16'b0,INIT_4A=16'b0,INIT_4B=16'b0,INIT_4C=16'b0,INIT_4D=16'b0,INIT_4E=16'b0,INIT_4F=16'b0,INIT_50=16'b1011010111101101,INIT_51=16'b0101011111100100,INIT_52=16'b1010000101000111,INIT_53=16'b1100101000110011,INIT_54=16'b1010100100111010,INIT_55=16'b0101001011000110,INIT_56=16'b1001010101010101,INIT_57=16'b1010111001001110,INIT_58=16'b0101100110011001,INIT_5C=16'b0101000100010001,SIM_DEVICE="7SERIES")>.

Elaborating module <axi_7series_ddrx_synch(C_SYNCH_WIDTH=1)>.

Elaborating module <axi_7series_ddrx_iodelay_ctrl(TCQ=100,IODELAY_GRP="DDR3_SDRAM",RST_ACT_LOW=1)>.

Elaborating module <IDELAYCTRL>.

Elaborating module
<mig_7series_v1_9_memc_ui_top_axi(TCQ=100,PAYLOAD_WIDTH=64,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=6,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=8,DQ_WIDTH=64,DQ_CNT_WIDTH=32'sb0110,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,ECC_TEST="OFF",MC_ERR_ADDR_WIDTH=28,MASTER_PHY_CTL=1,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DDR3_SDRAM",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tCKE=5000,tFAW=30000,tPRDI=1000000,tRAS=35000,tRCD=13125,tREFI=7800000,tRFC=110000,tRP=13125,tRRD=6000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HAL
F",RANK_WIDTH=32'sb01,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,ADDR_WIDTH=32'sb011100,APP_MASK_WIDTH=32'sb01000000,APP_DATA_WIDTH=512,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,CK_BYTE_MAP=144'b010001,ADDR_MAP=192'b0100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011,BANK_MAP=36'b0100100101000100101010000100101011,CAS_MAP=12'b0100010101,CKE_MAP=96'b0100010111,ODT_MAP=96'b0100010010,CKE_ODT_AUX="FALSE",CS_MAP=120'b0100010100,PARITY_MAP=12'b0,RAS_MAP=12'b0100011010,WE_MAP=12'b0100011011,DQS_BYTE_MAP=144'b01000000010000100100010001000110000001100000010000000010
0000000,DATA0_MAP=96'b01001000000000000000000000011000000000001000000000111000000000110000000000101000000000010,DATA1_MAP=96'b010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011,DATA2_MAP=96'b0100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000,DATA3_MAP=96'b0110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111,DATA4_MAP=96'b01000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001,DATA5_MAP=96'b01000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000,DATA6_MAP=96'b01000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010,DATA7_MAP=96'b01000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001,DATA8_MAP=96'b0,DATA9_MAP=96'b0,DATA10_MAP=96'b0,DATA11_MAP=96'b0,DATA12_MAP=96'b0,DATA13_MAP=96'b0,DATA14_MAP=96'b0,DATA15_MAP=96'b0,DATA16_MAP=96'b0,DATA
17_MAP=96'b0,MASK0_MAP=108'b01000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100,MASK1_MAP=108'b0,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,MEM_ADDR_ORDER="BANK_ROW_COLUMN",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,C_S_AXI_ID_WIDTH=2,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=512,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32'b11000000000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8)>.

Elaborating module
<mig_7series_v1_9_mem_intfc(TCQ=100,PAYLOAD_WIDTH=64,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,nCS_PER_RANK=1,CKE_WIDTH=1,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=5,MASTER_PHY_CTL=1,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=8,DQ_CNT_WIDTH=32'sb0110,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,REFCLK_FREQ=200.0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,ORDERING="NORM",OUTPUT_DRV="HIGH",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DDR3_SDRAM",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",CL=6,CWL=5,tCK=2500,tCKE=5000,tFAW=30000,tPRDI=1000000,tRAS=35000,tRCD=13125,tREFI=7800000,tRFC=110000,tRP=13125,tRRD=6000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=32's
b01,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SIM_BYPASS_INIT_CAL="OFF",BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,CK_BYTE_MAP=144'b010001,ADDR_MAP=192'b0100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011,BANK_MAP=36'b0100100101000100101010000100101011,CAS_MAP=12'b0100010101,CKE_ODT_BYTE_MAP=8'b0,CKE_MAP=96'b0100010111,ODT_MAP=96'b0100010010,CKE_ODT_AUX="FALSE",CS_MAP=120'b0100010100,PARITY_MAP=12'b0,RAS_MAP=12'b0100011010,WE_MAP=12'b0100011011,DQS_BYTE_MAP=144'b010000000100001001000100010001100000011000000100000000100000000,DATA0_MAP=96'b0100100000000000000
0000000011000000000001000000000111000000000110000000000101000000000010,DATA1_MAP=96'b010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011,DATA2_MAP=96'b0100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000,DATA3_MAP=96'b0110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111,DATA4_MAP=96'b01000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001,DATA5_MAP=96'b01000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000,DATA6_MAP=96'b01000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010,DATA7_MAP=96'b01000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001,DATA8_MAP=96'b0,DATA9_MAP=96'b0,DATA10_MAP=96'b0,DATA11_MAP=96'b0,DATA12_MAP=96'b0,DATA13_MAP=96'b0,DATA14_MAP=96'b0,DATA15_MAP=96'b0,DATA16_MAP=96'b0,DATA17_MAP=96'b0,MASK0_MAP=108'b0100000000000
1000010001001000100011001000110101000000110110000000100100000000010101000000000100,MASK1_MAP=108'b0,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,STARVE_LIMIT=2,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1)>.
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" Line 624: Port idle is not connected to this instance

Elaborating module <mig_7series_v1_9_mc(TCQ=100,PAYLOAD_WIDTH=64,MC_ERR_ADDR_WIDTH=28,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",CKE_ODT_AUX="FALSE",DQS_WIDTH=8,DQ_WIDTH=64,ECC="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=4,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tCKE=5000,tFAW=30000,tRAS=35000,tRCD=13125,tREFI=7800000,tRFC=110000,tRP=13125,tRRD=6000,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,tPRDI=1000000,USER_REFRESH="OFF")>.

Elaborating module <mig_7series_v1_9_rank_mach(BURST_MODE="8",CL=6,CWL=5,CS_WIDTH=1,DQRD2DQWR_DLY=4,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb010100,nBANK_MACHS=4,nCKESR=32'sb011,nCK_PER_CLK=4,nFAW=32'sb01100,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <mig_7series_v1_9_rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,CL=6,CWL=5,DQRD2DQWR_DLY=4,nFAW=32'sb01100,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_cntrl.v" Line 220: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <mig_7series_v1_9_rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb010100,nBANK_MACHS=4,nCKESR=32'sb011,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_WIDTH=32'sb01,RANKS=1,REFRESH_TIMER_DIV=32'sb0100101,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=3)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_mach(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CL=6,CWL=5,CKE_ODT_AUX="FALSE",DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01110,nRCD=32'sb0110,nRFC=32'sb0101100,nRP=32'sb0110,nRTP=4,nSLOTS=1,nWR=32'sb0110,nXSDLL=512,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=32'sb01,RANKS=1,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,STARVE_LIMIT=2,tZQCS=64)>.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",RANK_WIDTH=32'sb01,RANKS=1,ROW_WIDTH=14)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_compare.v" Line 201: Net <req_col_r[11]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb010,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=32'sb010,nBANK_MACHS=4,ORDERING="NORM",ID=0)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb010,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=32'sb010,nBANK_MACHS=4,ORDERING="NORM",ID=1)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb010,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=32'sb010,nBANK_MACHS=4,ORDERING="NORM",ID=2)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=32'sb010,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANK_WIDTH=32'sb01,RANKS=1,RAS_TIMER_WIDTH=32'sb010,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <mig_7series_v1_9_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=32'sb010,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=32'sb0100,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb0101,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,RAS_TIMER_WIDTH=32'sb010,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 264: Net <rcd_active_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 302: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 303: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 306: Net <rmw_wait_r> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v" Line 514: Net <rp_timer_r[0]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_queue(TCQ=100,BM_CNT_WIDTH=32'sb010,nBANK_MACHS=4,ORDERING="NORM",ID=3)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v" Line 500: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_bank_common(TCQ=100,BM_CNT_WIDTH=32'sb010,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=32'sb0101100,nXSDLL=512,RANK_WIDTH=32'sb01,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_common.v" Line 438: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <mig_7series_v1_9_arb_mux(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=6,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=32'sb01110,nRCD=32'sb0110,CKE_ODT_AUX="FALSE",nSLOTS=1,nWR=32'sb0110,RANKS=1,RANK_VECT_INDX=32'sb011,RANK_WIDTH=32'sb01,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <mig_7series_v1_9_arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",CWL=5,EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=32'sb01110,nRCD=32'sb0110,nWR=32'sb0110)>.

Elaborating module <mig_7series_v1_9_round_robin_arb(WIDTH=4)>.

Elaborating module <mig_7series_v1_9_arb_select(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=6,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",CKE_ODT_AUX="FALSE",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,RANKS=1,RANK_VECT_INDX=32'sb011,RANK_WIDTH=32'sb01,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:872 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 360: Using initial value of pre_cmd_r since it is never assigned
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 288: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 296: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 304: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 202: Net <col_cmd_r[20]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 203: Net <row_cmd_r[20]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v" Line 390: Net <col_mux.col_row_r[13]> does not have a driver.

Elaborating module <mig_7series_v1_9_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=32'sb01,ROW_WIDTH=14)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_col_mach.v" Line 148: Net <offset_r[1]> does not have a driver.

Elaborating module
<mig_7series_v1_9_ddr_phy_top(TCQ=100,REFCLK_FREQ=200.0,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,CA_MIRROR="OFF",CK_BYTE_MAP=144'b010001,ADDR_MAP=192'b0100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011,BANK_MAP=36'b0100100101000100101010000100101011,CAS_MAP=12'b0100010101,CKE_ODT_BYTE_MAP=8'b0,CKE_MAP=96'b0100010111,ODT_MAP=96'b0100010010,CKE_ODT_AUX="FALSE",CS_MAP=120'b0100010100,PARITY_MAP=12'b0,RAS_MAP=12'b0100011010,WE_MAP=12'b0100011011,DQS_BYTE_MAP=144'b010000000100001001000100010001100000011000000100000000100000000,DATA0_MAP=96'b01001000000000000000000000011000000000001000000000111000000000110000000000101000000000010,DATA1_MAP=9
6'b010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011,DATA2_MAP=96'b0100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000,DATA3_MAP=96'b0110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111,DATA4_MAP=96'b01000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001,DATA5_MAP=96'b01000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000,DATA6_MAP=96'b01000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010,DATA7_MAP=96'b01000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001,DATA8_MAP=96'b0,DATA9_MAP=96'b0,DATA10_MAP=96'b0,DATA11_MAP=96'b0,DATA12_MAP=96'b0,DATA13_MAP=96'b0,DATA14_MAP=96'b0,DATA15_MAP=96'b0,DATA16_MAP=96'b0,DATA17_MAP=96'b0,MASK0_MAP=108'b01000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
,MASK1_MAP=108'b0,CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,nCS_PER_RANK=1,CS_WIDTH=1,nCK_PER_CLK=4,PRE_REV3ES="OFF",CKE_WIDTH=1,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,DDR2_DQSN_ENABLE="YES",DRAM_TYPE="DDR3",BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DM_WIDTH=8,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,PHYCTL_CMD_FIFO="FALSE",ROW_WIDTH=14,AL="0",ADDR_CMD_MODE="1T",BURST_MODE="8",BURST_TYPE="SEQ",CL=6,CWL=5,tRFC=110000,tCK=2500,OUTPUT_DRV="HIGH",RANKS=1,ODT_WIDTH=1,REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",SLOT_1_CONFIG=8'b0,WRLVL="ON",IODELAY_HP_MODE="ON",BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DDR3_SDRAM",USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,MASTER_PHY_CTL=1,DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1297: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1314: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1331: Port afull is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1359: Port of_data_a_full is not connected to this instance

Elaborating module
<mig_7series_v1_9_ddr_mc_phy_wrapper(TCQ=100,tCK=2500,BANK_TYPE="HP_IO",DATA_IO_PRIM_TYPE="HP_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DDR3_SDRAM",nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,LP_DDR_CK_WIDTH=2,DDR2_DQSN_ENABLE="YES",CWL=5,DM_WIDTH=8,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_TYPE="DDR3",RANKS=1,ODT_WIDTH=1,REG_CTRL="OFF",ROW_WIDTH=14,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE="OFF",PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,HIGHEST_BANK=3,HIGHEST_LANE=12,CK_BYTE_MAP=144'b010001,ADDR_MAP=192'b0100110010000100110110000100110101000100110011000100111001000100100100000100
110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011,BANK_MAP=36'b0100100101000100101010000100101011,CAS_MAP=12'b0100010101,CKE_ODT_BYTE_MAP=8'b0,CKE_MAP=96'b0100010111,ODT_MAP=96'b0100010010,CKE_ODT_AUX="FALSE",CS_MAP=120'b0100010100,PARITY_MAP=12'b0,RAS_MAP=12'b0100011010,WE_MAP=12'b0100011011,DQS_BYTE_MAP=144'b010000000100001001000100010001100000011000000100000000100000000,DATA0_MAP=96'b01001000000000000000000000011000000000001000000000111000000000110000000000101000000000010,DATA1_MAP=96'b010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011,DATA2_MAP=96'b0100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000,DATA3_MAP=96'b0110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111,DATA4_MAP=96'b01000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001,DATA5_MAP=96'b01000100110001000100111001000100101001000101001001000100001001
000100010001000100100001000101000,DATA6_MAP=96'b01000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010,DATA7_MAP=96'b01000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001,DATA8_MAP=96'b0,DATA9_MAP=96'b0,DATA10_MAP=96'b0,DATA11_MAP=96'b0,DATA12_MAP=96'b0,DATA13_MAP=96'b0,DATA14_MAP=96'b0,DATA15_MAP=96'b0,DATA16_MAP=96'b0,DATA17_MAP=96'b0,MASK0_MAP=108'b01000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100,MASK1_MAP=108'b0,SIM_CAL_OPTION="NONE",MASTER_PHY_CTL=1)>.

Elaborating module <OBUF>.

Elaborating module <OBUFT>.

Elaborating module <IOBUF_DCIEN(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IOBUFDS_DCIEN(IBUF_LOW_PWR="FALSE",DQS_BIAS="TRUE")>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=32)>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)>.

Elaborating module
<mig_7series_v1_9_ddr_mc_phy(BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,PHY_0_BITLANES=48'b01111111110000111111111000111111111001011111111,PHY_1_BITLANES=48'b111111111110111100110000110010110100000000000000,PHY_2_BITLANES=48'b01111111110001111111110001110111111001011111111,PHY_0_BITLANES_OUTONLY=48'b01000000000000010000000000100000000000010000,PHY_1_BITLANES_OUTONLY=48'b0,PHY_2_BITLANES_OUTONLY=48'b0100000000000001000000000000010000000000001,RCLK_SELECT_BANK=1,RCLK_SELECT_LANE="B",GENERATE_DDR_CK_MAP=16'b011000101000010,BYTELANES_DDR_CK=72'b010000000000000000000000000,NUM_DDR_CK=1,LP_DDR_CK_WIDTH=2,PO_CTL_COARSE_BYPASS="FALSE",PHYCTL_CMD_FIFO="FALSE",PHY_CLK_RATIO=4,MASTER_PHY_CTL=1,PHY_FOUR_WINDOW_CLOCKS=63,PHY_EVENTS_DELAY=18,PHY_COUNT_EN="FALSE",PHY_SYNC_MODE="FALSE",SYNTHESIS="TRUE",PHY_DISABLE_SEQ_MATCH="TRUE",PHY_0_GENERATE_IDELAYCTRL="FALSE",PHY_0_A_PI_
FREQ_REF_DIV="NONE",PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PO_OCLK_DELAY=34,PHY_0_B_PO_OCLK_DELAY=34,PHY_0_C_PO_OCLK_DELAY=34,PHY_0_D_PO_OCLK_DELAY=34,PHY_0_A_PO_OCLKDELAY_INV="TRUE",PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_GENERATE_IDELAYCTRL="FALSE",PHY_1_A_PO_OCLK_DELAY=34,PHY_1_B_PO_OCLK_DELAY=34,PHY_1_C_PO_OCLK_DELAY=34,PHY_1_D_PO_OCLK_DELAY=34,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_GENERATE_IDELAYCTRL="FALSE",PHY_2_A_PO_OCLK_DELAY=34,PHY_2_B_PO_OCL
K_DELAY=34,PHY_2_C_PO_OCLK_DELAY=34,PHY_2_D_PO_OCLK_DELAY=34,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=2500,PHY_0_IODELAY_GRP="DDR3_SDRAM",PHY_1_IODELAY_GRP="DDR3_SDRAM",PHY_2_IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" Line 634: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" Line 635: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" Line 650: Result of 64-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" Line 814: Result of 48-bit expression is truncated to fit in 2-bit target.

Elaborating module
<mig_7series_v1_9_ddr_phy_4lanes(BYTE_LANES=4'b1111,DATA_CTL_N=4'b1111,PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,BITLANES=48'b01111111110000111111111000111111111001011111111,BITLANES_OUTONLY=48'b01000000000000010000000000100000000000010000,BYTELANES_DDR_CK=72'b0,LAST_BANK="FALSE",LANE_REMAP=16'b011001000010000,OF_ALMOST_FULL_VALUE=1,IF_ALMOST_EMPTY_VALUE=1,GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",NUM_DDR_CK=1,TCK=2500,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",PC_CLK_RATIO=4,PC_EVENTS_DELAY=18,PC_FOUR_WINDOW_CLOCKS=63,PC_BURST_MODE="TRUE",PC_SYNC_MODE="FALSE",PC_MULTI_REGION="TRUE",PC_PHY_COUNT_EN="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DU
RATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PI_SEL_CLK_OFFSET=6,A_PI_FINE_DELAY=33,B_PI_FINE_DELAY=33,C_PI_FINE_DELAY=33,D_PI_FINE_DELAY=33,A_PI_FREQ_REF_DIV="NONE",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",B_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OCLK_DELAY=34,A_PO_OCLKDELAY_INV="TRUE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 617: Assignment to if_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 618: Assignment to of_empty ignored, since the identifier is never used

Elaborating module <BUFIO>.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="A",PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b010000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_if_post_fifo(TCQ=25,DEPTH=4,WIDTH=80)>.

Elaborating module <mig_7series_v1_9_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)>.

Elaborating module <PHASER_IN_PHY(BURST_MODE="TRUE",CLKOUT_DIV=2,DQS_AUTO_RECAL=0,DQS_FIND_PATTERN="000",SEL_CLK_OFFSET=6,FINE_DELAY=33,FREQ_REF_DIV="NONE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,MEMREFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=2.5)>.
WARNING:HDLCompiler:413 - "/build/xfndry10/P.20131013/rtf/devlib/verilog/src/iSE/unisim_comp.v" Line 28433: Result of 22-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1843 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 435: Possible conversion of parameter value of DQS_FIND_PATTERN to fit the type of formal

Elaborating module <PHASER_OUT_PHY(CLKOUT_DIV=2,DATA_CTL_N="TRUE",FINE_DELAY=60,COARSE_BYPASS="FALSE",COARSE_DELAY=0,OCLK_DELAY=34,OCLKDELAY_INV="TRUE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=1,PO=3'b111,MEMREFCLK_PERIOD=2.5)>.

Elaborating module <IN_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_4_X_8",SYNCHRONOUS_MODE="FALSE")>.

Elaborating module <OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_8_X_4",OUTPUT_DISABLE="FALSE",SYNCHRONOUS_MODE="FALSE")>.
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 184: Port Q7 is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 308: Port D7 is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 356: Port TBYTEOUT is not connected to this instance
WARNING:HDLCompiler:1016 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 398: Port TBYTEOUT is not connected to this instance

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b010000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.

Elaborating module <ISERDESE2(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="FALSE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <IDELAYE2(CINVCTRL_SEL="FALSE",DELAY_SRC="IDATAIN",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VARIABLE",IDELAY_VALUE=0,PIPE_SEL="FALSE",REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,INIT_OQ=1'b1,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b1,SRVAL_TQ=1'b1,TRISTATE_WIDTH=4,TBYTE_CTL="TRUE",TBYTE_SRC="TRUE")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,INIT_OQ=1'b1,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b1,SRVAL_TQ=1'b1,TRISTATE_WIDTH=4,TBYTE_CTL="TRUE",TBYTE_SRC="FALSE")>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="B",PO_DATA_CTL="TRUE",BITLANES=12'b0111111111,BITLANES_OUTONLY=12'b0100000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b0111111111,BITLANES_OUTONLY=12'b0100000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="C",PO_DATA_CTL="TRUE",BITLANES=12'b0111111111,BITLANES_OUTONLY=12'b010000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b0111111111,BITLANES_OUTONLY=12'b010000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="D",PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b01000000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b01000000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <PHY_CONTROL(AO_WRLVL_EN=0,AO_TOGGLE=1,BURST_MODE="TRUE",CO_DURATION=1,CLK_RATIO=4,DATA_CTL_A_N="TRUE",DATA_CTL_B_N="TRUE",DATA_CTL_C_N="TRUE",DATA_CTL_D_N="TRUE",DI_DURATION=1,DO_DURATION=1,EVENTS_DELAY=18,FOUR_WINDOW_CLOCKS=63,MULTI_REGION="TRUE",PHY_COUNT_ENABLE="FALSE",DISABLE_SEQ_MATCH="TRUE",SYNC_MODE="FALSE",CMD_OFFSET=8,RD_CMD_OFFSET_0=10,RD_CMD_OFFSET_1=10,RD_CMD_OFFSET_2=10,RD_CMD_OFFSET_3=10,RD_DURATION_0=6,RD_DURATION_1=6,RD_DURATION_2=6,RD_DURATION_3=6,WR_CMD_OFFSET_0=8,WR_CMD_OFFSET_1=8,WR_CMD_OFFSET_2=8,WR_CMD_OFFSET_3=8,WR_DURATION_0=7,WR_DURATION_1=7,WR_DURATION_2=7,WR_DURATION_3=7)>.

Elaborating module <PHASER_REF>.

Elaborating module
<mig_7series_v1_9_ddr_phy_4lanes(BYTE_LANES=4'b1110,DATA_CTL_N=4'b0,PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,BITLANES=48'b111111111110111100110000110010110100000000000000,BITLANES_OUTONLY=48'b0,BYTELANES_DDR_CK=72'b010,LAST_BANK="FALSE",LANE_REMAP=16'b011001000010000,OF_ALMOST_FULL_VALUE=1,IF_ALMOST_EMPTY_VALUE=1,GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",NUM_DDR_CK=1,TCK=2500,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",PC_CLK_RATIO=4,PC_EVENTS_DELAY=18,PC_FOUR_WINDOW_CLOCKS=63,PC_BURST_MODE="TRUE",PC_SYNC_MODE="FALSE",PC_MULTI_REGION="TRUE",PC_PHY_COUNT_EN="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,
PI_SEL_CLK_OFFSET=6,A_PI_FINE_DELAY=32'sb0101000,B_PI_FINE_DELAY=32'sb0101000,C_PI_FINE_DELAY=32'sb0101000,D_PI_FINE_DELAY=32'sb0101000,A_PI_FREQ_REF_DIV="NONE",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",B_PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",C_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OCLK_DELAY=34,A_PO_OCLKDELAY_INV="TRUE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 617: Assignment to if_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 618: Assignment to of_empty ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="B",PO_DATA_CTL="FALSE",BITLANES=12'b110010110100,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b010,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <PHASER_OUT_PHY(CLKOUT_DIV=4,DATA_CTL_N="FALSE",FINE_DELAY=60,COARSE_BYPASS="FALSE",COARSE_DELAY=0,OCLK_DELAY=34,OCLKDELAY_INV="TRUE",OUTPUT_CLK_SRC="DELAYED_REF",SYNC_IN_DIV_RST="TRUE",REFCLK_PERIOD=2.5,PHASEREFCLK_PERIOD=1,PO=3'b111,MEMREFCLK_PERIOD=2.5)>.

Elaborating module <OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE="ARRAY_MODE_4_X_4",OUTPUT_DISABLE="FALSE",SYNCHRONOUS_MODE="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b110010110100,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.

Elaborating module <OSERDESE2(DATA_RATE_OQ="SDR",DATA_RATE_TQ="SDR",DATA_WIDTH=4,INIT_OQ=1'b0,INIT_TQ=1'b1,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b1,TRISTATE_WIDTH=1)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[9]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.

Elaborating module <OBUFDS>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="C",PO_DATA_CTL="FALSE",BITLANES=12'b111100110000,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b010,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b111100110000,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="D",PO_DATA_CTL="FALSE",BITLANES=12'b111111111110,BITLANES_OUTONLY=12'b0,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b010,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=32'sb0101000,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="FALSE",BITLANES=12'b111111111110,BITLANES_OUTONLY=12'b0,OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 138: Net <oserdes_dqs_buf> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 139: Net <oserdes_dqsts_buf> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 269: Net <iserdes_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 270: Net <iserdes_clkdiv> does not have a driver.

Elaborating module <PHY_CONTROL(AO_WRLVL_EN=0,AO_TOGGLE=1,BURST_MODE="TRUE",CO_DURATION=1,CLK_RATIO=4,DATA_CTL_A_N="FALSE",DATA_CTL_B_N="FALSE",DATA_CTL_C_N="FALSE",DATA_CTL_D_N="FALSE",DI_DURATION=1,DO_DURATION=1,EVENTS_DELAY=18,FOUR_WINDOW_CLOCKS=63,MULTI_REGION="TRUE",PHY_COUNT_ENABLE="FALSE",DISABLE_SEQ_MATCH="TRUE",SYNC_MODE="FALSE",CMD_OFFSET=8,RD_CMD_OFFSET_0=10,RD_CMD_OFFSET_1=10,RD_CMD_OFFSET_2=10,RD_CMD_OFFSET_3=10,RD_DURATION_0=6,RD_DURATION_1=6,RD_DURATION_2=6,RD_DURATION_3=6,WR_CMD_OFFSET_0=8,WR_CMD_OFFSET_1=8,WR_CMD_OFFSET_2=8,WR_CMD_OFFSET_3=8,WR_DURATION_0=7,WR_DURATION_1=7,WR_DURATION_2=7,WR_DURATION_3=7)>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 415: Net <A_pi_dqs_out_of_range> does not have a driver.

Elaborating module
<mig_7series_v1_9_ddr_phy_4lanes(BYTE_LANES=4'b1111,DATA_CTL_N=4'b1111,PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,BITLANES=48'b01111111110001111111110001110111111001011111111,BITLANES_OUTONLY=48'b0100000000000001000000000000010000000000001,BYTELANES_DDR_CK=72'b0,LAST_BANK="FALSE",LANE_REMAP=16'b011001000010000,OF_ALMOST_FULL_VALUE=1,IF_ALMOST_EMPTY_VALUE=1,GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",NUM_DDR_CK=1,TCK=2500,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",PC_CLK_RATIO=4,PC_EVENTS_DELAY=18,PC_FOUR_WINDOW_CLOCKS=63,PC_BURST_MODE="TRUE",PC_SYNC_MODE="FALSE",PC_MULTI_REGION="TRUE",PC_PHY_COUNT_EN="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DUR
ATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PI_SEL_CLK_OFFSET=6,A_PI_FINE_DELAY=33,B_PI_FINE_DELAY=33,C_PI_FINE_DELAY=33,D_PI_FINE_DELAY=33,A_PI_FREQ_REF_DIV="NONE",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",B_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_PO_OCLK_DELAY=34,A_PO_OCLKDELAY_INV="TRUE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 617: Assignment to if_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" Line 618: Assignment to of_empty ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="A",PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b01,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01011111111,BITLANES_OUTONLY=12'b01,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="B",PO_DATA_CTL="TRUE",BITLANES=12'b01110111111,BITLANES_OUTONLY=12'b010,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01110111111,BITLANES_OUTONLY=12'b010,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="C",PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b01000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b01000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_byte_lane(ABCD="D",PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b0100000,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",IODELAY_GRP="DDR3_SDRAM",BANK_TYPE="HP_IO",BYTELANES_DDR_CK=72'b0,RCLK_SELECT_LANE="B",USE_PRE_POST_FIFO="TRUE",SYNTHESIS="TRUE",TCK=2500,PC_CLK_RATIO=4,PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="NONE",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SYNC_IN_DIV_RST="TRUE",PI_SEL_CLK_OFFSET=6,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=34,PO_OCLKDELAY_INV="TRUE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,CKE_ODT_AUX="FALSE")>.

Elaborating module <mig_7series_v1_9_ddr_byte_group_io(PO_DATA_CTL="TRUE",BITLANES=12'b01111111110,BITLANES_OUTONLY=12'b0100000,OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=4,IODELAY_GRP="DDR3_SDRAM",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,SYNTHESIS="TRUE")>.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 136: Net <oserdes_dq_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v" Line 137: Net <oserdes_dqts_buf[11]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 263: Net <dummy_i5[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 264: Net <dummy_i6[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" Line 266: Net <of_dqbus[47]> does not have a driver.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1476: Size mismatch in connection of port <phyGo>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1518: Size mismatch in connection of port <calib_zero_lanes>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 529: Net <mem_dqs_in[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 532: Net <mem_dq_in[115]> does not have a driver.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 550: Net <phy_dout[887]> does not have a driver.
WARNING:HDLCompiler:552 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" Line 1452: Input port auxout_clk is not connected on this instance
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" Line 973: Assignment to phy_data_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" Line 1004: Assignment to pi_dqs_out_of_range ignored, since the identifier is never used

Elaborating module
<mig_7series_v1_9_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,PRE_REV3ES="OFF",tCK=2500,CLK_PERIOD=10000,N_CTL_LANES=32'b011,CTL_BYTE_LANE=8'b0111001,CTL_BANK=3'b01,DRAM_TYPE="DDR3",PRBS_WIDTH=8,DQS_BYTE_MAP=144'b010000000100001001000100010001100000011000000100000000100000000,HIGHEST_BANK=3,BANK_TYPE="HP_IO",HIGHEST_LANE=12,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0,SLOT_1_CONFIG=8'b0,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,CKE_ODT_AUX="FALSE",nCS_PER_RANK=1,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,ROW_WIDTH=14,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE="YES",PER_BIT_DESKEW="OFF",CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",ADDR_CMD_MODE="1T",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",USE_ODT_PORT=1,SIM_INIT_OPTI
ON="NONE",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" Line 660: Assignment to tempmon_sel_pi_incdec_r ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_prbs_gen.v" Line 144: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_init(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DRAM_TYPE="DDR3",PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=64,DQS_WIDTH=8,DQS_CNT_WIDTH=32'sb011,ROW_WIDTH=14,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b1111111111111111,CALIB_COL_ADD=12'b111111111111,CALIB_BA_ADD=3'b111,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=6,nCWL=5,tRFC=110000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",ADDR_CMD_MODE="1T",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",USE_ODT_PORT=1,DDR2_DQSN_ENABLE="YES",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",PRE_REV3ES="OFF",TEST_AL="0")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1097: Assignment to wrlvl_final_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1130: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1181: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1291: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1318: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1355: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1401: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1410: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1463: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1478: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1494: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1515: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1566: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1579: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1615: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 1660: Found full_case directive in module mig_7series_v1_9_ddr_phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2237: Assignment to read_calib_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2269: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2668: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2679: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2690: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2701: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2724: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2745: Assignment to rdlvl_wr_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 2830: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 3331: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 4429: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 4439: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 4449: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v" Line 4460: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" Line 1172: Assignment to tg_timer_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" Line 1173: Assignment to no_rst_tg_mc ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 340: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 1053: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 1062: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 1239: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 1258: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v" Line 155: Net <i[3]> does not have a driver.

Elaborating module <mig_7series_v1_9_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=32'sb011,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,RANKS=1,CLK_PERIOD=10000,nCK_PER_CLK=4,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 335: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 345: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 564: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 569: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 679: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 749: Assignment to oclk_count_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 757: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 897: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 930: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 951: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 960: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 995: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1024: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1026: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1028: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1030: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 1062: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v" Line 769: Assignment to final_corse_dec ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=2500,DQS_CNT_WIDTH=32'sb011,N_CTL_LANES=32'b011,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 133: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 191: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 200: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v" Line 211: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_oclkdelay_cal(TCQ=100,tCK=2500,nCK_PER_CLK=4,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DQ_WIDTH=64,SIM_CAL_OPTION="NONE",OCAL_EN="ON")>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 344: Assignment to oclk_init_delay_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 351: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 383: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 426: Assignment to ocal_wrlvl_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 621: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 640: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 670: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 729: Assignment to stg3_tap_cnt_eq_0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 928: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 947: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 952: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 958: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1011: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1015: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1018: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1056: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1102: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1110: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1112: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1125: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1127: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1130: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1172: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1174: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v" Line 1234: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_dqs_found_cal(TCQ=100,nCK_PER_CLK=4,nCL=6,AL="0",nCWL=5,RANKS=1,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,REG_CTRL="OFF",SIM_CAL_OPTION="NONE",DRAM_TYPE="DDR3",NUM_DQSFOUND_CAL=1020,N_CTL_LANES=32'b011,HIGHEST_LANE=12,HIGHEST_BANK=3,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b1110,BYTE_LANES_B2=4'b1111,BYTE_LANES_B3=4'b0,BYTE_LANES_B4=4'b0,DATA_CTL_B0=4'b1111,DATA_CTL_B1=4'b0,DATA_CTL_B2=4'b1111,DATA_CTL_B3=4'b0,DATA_CTL_B4=4'b0)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 381: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 464: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 471: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 552: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 591: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 593: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 600: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 653: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 681: Assignment to dqsfound_retry_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 778: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 788: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 798: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 841: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 856: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 871: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1122: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1134: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1148: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v" Line 1165: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=10000,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,RANKS=1,PER_BIT_DESKEW="OFF",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF",DRAM_TYPE="DDR3",OCAL_EN="ON")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 780: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 913: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 923: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 997: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1019: Assignment to regl_dqs_cnt_timing ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1053: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1069: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1200: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1969: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 1980: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2353: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2377: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2454: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2584: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2586: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2639: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2641: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2818: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2853: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2869: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 2961: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3069: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3114: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3145: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3221: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v" Line 3230: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" Line 1591: Assignment to rdlvl_stg1_err ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ddr_phy_prbs_rdlvl(TCQ=100,nCK_PER_CLK=4,DQ_WIDTH=64,DQS_CNT_WIDTH=32'sb011,DQS_WIDTH=8,DRAM_WIDTH=8,RANKS=1,SIM_CAL_OPTION="NONE",PRBS_WIDTH=8)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 362: Assignment to rd_valid_r2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 388: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 550: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 552: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 563: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 564: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 588: Assignment to prbs_final_dqs_tap_cnt_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 624: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 736: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 744: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 766: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 796: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 835: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 878: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v" Line 886: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <mig_7series_v1_9_ddr_phy_tempmon(TCQ=100)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_tempmon.v" Line 326: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_tempmon.v" Line 328: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" Line 1156: Assignment to calib_rank_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:552 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" Line 938: Input port po_counter_load_val[8] is not connected on this instance
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" Line 714: Assignment to init_wrcal_complete ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ui_top(TCQ=100,APP_DATA_WIDTH=512,APP_MASK_WIDTH=32'sb01000000,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",ECC_TEST="OFF",nCK_PER_CLK=4,ORDERING="NORM",RANKS=1,RANK_WIDTH=32'sb01,ROW_WIDTH=14,MEM_ADDR_ORDER="BANK_ROW_COLUMN")>.

Elaborating module <mig_7series_v1_9_ui_cmd(TCQ=100,ADDR_WIDTH=32'sb011100,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=32'sb01,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER="BANK_ROW_COLUMN")>.

Elaborating module <mig_7series_v1_9_ui_wr_data(TCQ=100,APP_DATA_WIDTH=512,APP_MASK_WIDTH=32'sb01000000,nCK_PER_CLK=4,ECC="OFF",ECC_TEST="OFF",CWL=6)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_wr_data.v" Line 235: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_wr_data.v" Line 264: Assignment to app_wdf_rdy_r_copy4 ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_ui_rd_data(TCQ=100,APP_DATA_WIDTH=512,DATA_BUF_ADDR_WIDTH=5,nCK_PER_CLK=4,ECC="OFF",ORDERING="NORM")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_rd_data.v" Line 184: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_rd_data.v" Line 421: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_rd_data.v" Line 202: Net <app_ecc_multiple_err_r[7]> does not have a driver.

Elaborating module <mig_7series_v1_9_axi_mc(C_FAMILY="virtex7",C_S_AXI_ID_WIDTH=2,C_S_AXI_ADDR_WIDTH=32,C_S_AXI_DATA_WIDTH=512,C_MC_DATA_WIDTH=512,C_MC_ADDR_WIDTH=32'sb011100,C_MC_BURST_MODE="8",C_MC_nCK_PER_CLK=4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b0,C_S_AXI_REG_EN1=20'b01000000000000,C_ECC="OFF")>.

Elaborating module <mig_7series_v1_9_ddr_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=64,C_REG_CONFIG=0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001000011,C_REG_CONFIG=0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=4,C_REG_CONFIG=0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=517,C_REG_CONFIG=0)>.

Elaborating module <mig_7series_v1_9_ddr_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=512,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_REG_CONFIG_AW=32'sb01,C_REG_CONFIG_W=32'sb0,C_REG_CONFIG_B=32'sb0,C_REG_CONFIG_AR=1,C_REG_CONFIG_R=32'sb0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=64,C_REG_CONFIG=32'sb01)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=32'sb01001000011,C_REG_CONFIG=32'sb0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=4,C_REG_CONFIG=32'sb0)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=64,C_REG_CONFIG=1)>.

Elaborating module <mig_7series_v1_9_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=517,C_REG_CONFIG=32'sb0)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" Line 805: Assignment to wlast_d3 ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_axi_mc_aw_channel(C_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011100,C_DATA_WIDTH=512,C_AXSIZE=32'sb0110,C_MC_nCK_PER_CLK=4,C_MC_BURST_LEN=1,C_ECC="OFF")>.

Elaborating module <mig_7series_v1_9_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011100,C_DATA_WIDTH=512,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=32'sb0110)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_translator.v" Line 149: Result of 32-bit expression is truncated to fit in 28-bit target.

Elaborating module <mig_7series_v1_9_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011100,C_DATA_WIDTH=512,C_MC_BURST_LEN=1,C_AXSIZE=32'sb0110)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_incr_cmd.v" Line 186: Result of 32-bit expression is truncated to fit in 9-bit target.

Elaborating module <mig_7series_v1_9_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011100,C_MC_BURST_LEN=1,C_DATA_WIDTH=512,C_AXSIZE=32'sb0110)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v" Line 212: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v" Line 246: Result of 33-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v" Line 247: Result of 34-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v" Line 285: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mig_7series_v1_9_axi_mc_wr_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=0)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" Line 890: Assignment to b_awlen ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_axi_mc_w_channel(C_DATA_WIDTH=512,C_AXI_ADDR_WIDTH=32,C_MC_BURST_LEN=1)>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_w_channel.v" Line 183: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <mig_7series_v1_9_axi_mc_simple_fifo(C_WIDTH=32'sb01001000000,C_AWIDTH=3,C_DEPTH=8)>.

Elaborating module <mig_7series_v1_9_axi_mc_b_channel(C_ID_WIDTH=2)>.

Elaborating module <mig_7series_v1_9_axi_mc_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4)>.

Elaborating module <mig_7series_v1_9_axi_mc_ar_channel(C_ID_WIDTH=2,C_AXI_ADDR_WIDTH=32,C_MC_ADDR_WIDTH=32'sb011100,C_DATA_WIDTH=512,C_AXSIZE=32'sb0110,C_MC_nCK_PER_CLK=4,C_MC_BURST_LEN=1)>.

Elaborating module <mig_7series_v1_9_axi_mc_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=1)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v" Line 195: Assignment to b_push ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v" Line 198: Assignment to w_push ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_axi_mc_r_channel(C_ID_WIDTH=2,C_DATA_WIDTH=512,C_AXI_ADDR_WIDTH=32,C_MC_BURST_MODE="8",C_MC_BURST_LEN=1)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" Line 236: Assignment to mc_app_rd_data_r ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_axi_mc_simple_fifo(C_WIDTH=513,C_AWIDTH=5,C_DEPTH=32)>.
WARNING:HDLCompiler:1127 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" Line 271: Assignment to rd_full ignored, since the identifier is never used

Elaborating module <mig_7series_v1_9_axi_mc_simple_fifo(C_WIDTH=5,C_AWIDTH=5,C_DEPTH=32)>.

Elaborating module <mig_7series_v1_9_axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=32'sb011100,C_MC_BURST_LEN=1,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG")>.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v" Line 195: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v" Line 200: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v" Line 212: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v" Line 217: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" Line 509: Net <error> does not have a driver.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" Line 842: Size mismatch in connection of port <dbg_sel_idel_cpt>. Formal port size is 3-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" Line 930: Size mismatch in connection of port <dbg_byte_sel>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:Xst:2972 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320. All outputs of instance <phy_ctl_pre_fifo_1> of block <mig_7series_v1_9_ddr_of_pre_fifo> are unconnected in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. Underlying logic will be removed.
WARNING:Xst:2972 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337. All outputs of instance <phy_ctl_pre_fifo_2> of block <mig_7series_v1_9_ddr_of_pre_fifo> are unconnected in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_ddr3_sdram_wrapper>.
    Related source file is "/cf_ad9467_vc707/synthesis/parallel_run/hdl/system_ddr3_sdram_wrapper.v".
    Summary:
	no macro.
Unit <system_ddr3_sdram_wrapper> synthesized.

Synthesizing Unit <axi_7series_ddrx>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v".
        C_ADDR_CMD_MODE = "1T"
        C_BANK_WIDTH = 3
        C_BURST_MODE = "8"
        C_BURST_TYPE = "SEQ"
        C_CA_MIRROR = "OFF"
        C_CK_WIDTH = 1
        C_CL = 6
        C_COL_WIDTH = 10
        C_CMD_PIPE_PLUS1 = "ON"
        C_CS_WIDTH = 1
        C_CKE_WIDTH = 1
        C_CWL = 5
        C_DATA_BUF_ADDR_WIDTH = 5
        C_PHY_CONTROL_MASTER_BANK = 1
        C_DDR2_DQSN_ENABLE = "YES"
        C_DM_WIDTH = 8
        C_DQ_WIDTH = 64
        C_DQS_WIDTH = 8
        C_DRAM_TYPE = "DDR3"
        C_DRAM_WIDTH = 8
        C_ECC = "OFF"
        C_ECC_TEST = "OFF"
        C_NBANK_MACHS = 4
        C_NCK_PER_CLK = 4
        C_NCS_PER_RANK = 1
        C_ORDERING = "NORM"
        C_IODELAY_HP_MODE = "ON"
        C_BANK_TYPE = "HP_IO"
        C_DATA_IO_PRIM_TYPE = "HP_LP"
        C_DATA_IO_IDLE_PWRDWN = "ON"
        C_IODELAY_GRP = "DDR3_SDRAM"
        C_OUTPUT_DRV = "HIGH"
        C_REG_CTRL = "OFF"
        C_RTT_NOM = "40"
        C_RTT_WR = "OFF"
        C_TCK = 2500
        C_TCKE = 5000
        C_TFAW = 30000
        C_TPRDI = 1000000
        C_TRAS = 35000
        C_TRCD = 13125
        C_TREFI = 7800000
        C_TRFC = 110000
        C_TRP = 13125
        C_TRRD = 6000
        C_TRTP = 7500
        C_TWTR = 7500
        C_TZQI = 128000000
        C_TZQCS = 64
        C_CAL_WIDTH = "HALF"
        C_RANKS = 1
        C_ODT_WIDTH = 1
        C_ROW_WIDTH = 14
        C_BYTE_LANES_B0 = 4'b1111
        C_BYTE_LANES_B1 = 4'b1110
        C_BYTE_LANES_B2 = 4'b1111
        C_BYTE_LANES_B3 = 4'b0000
        C_BYTE_LANES_B4 = 4'b0000
        C_DATA_CTL_B0 = 4'b1111
        C_DATA_CTL_B1 = 4'b0000
        C_DATA_CTL_B2 = 4'b1111
        C_DATA_CTL_B3 = 4'b0000
        C_DATA_CTL_B4 = 4'b0000
        C_PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        C_PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        C_PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        C_CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001
        C_ADDR_MAP = 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011
        C_BANK_MAP = 36'b000100100101000100101010000100101011
        C_CAS_MAP = 12'b000100010101
        C_CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111
        C_ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010
        C_CKE_ODT_AUX = "FALSE"
        C_CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100
        C_PARITY_MAP = 12'b000000000000
        C_RAS_MAP = 12'b000100011010
        C_WE_MAP = 12'b000100011011
        C_DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        C_DATA0_MAP = 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010
        C_DATA1_MAP = 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011
        C_DATA2_MAP = 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000
        C_DATA3_MAP = 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111
        C_DATA4_MAP = 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001
        C_DATA5_MAP = 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000
        C_DATA6_MAP = 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010
        C_DATA7_MAP = 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001
        C_DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MASK0_MAP = 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
        C_MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SLOT_0_CONFIG = 8'b00000001
        C_SLOT_1_CONFIG = 8'b00000000
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_SIM_BYPASS_INIT_CAL = "FAST"
        C_REFCLK_FREQ = 200.000000
        C_USE_CS_PORT = 1
        C_USE_DM_PORT = 1
        C_USE_ODT_PORT = 1
        C_USE_EXTERNAL_XADC = 0
        C_USE_EXTERNAL_IODELAY_CTRL = 0
        C_S_AXI_ID_WIDTH = 2
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_RD_WR_ARB_ALGORITHM = "RD_PRI_REG"
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_S_AXI_BASEADDR = 32'b11000000000000000000000000000000
        C_S_AXI_HIGHADDR = 32'b11111111111111111111111111111111
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_ECC_ONOFF_RESET_VALUE = 1
WARNING:Xst:647 - Input <iodelay_ctrl_rdy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <bank_mach_next> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <app_ecc_multiple_err_o> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_cpt_first_edge_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_cpt_second_edge_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rd_data_edge_detect> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rddata> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rdlvl_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rdlvl_err> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_final_po_fine_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_final_po_coarse_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_cpt_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_dq_idelay_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrlvl_fine_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrlvl_coarse_tap_cnt> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rd_data_offset> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_calib_top> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_phy_wrlvl> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_phy_rdlvl> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_phy_wrcal> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_phy_init> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_prbs_rdlvl> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_dqs_found_cal> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_counter_read_val> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_po_counter_read_val> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_dqs_found_lanes_phy4lanes> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_phase_locked_phy4lanes> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_calib_rd_data_offset_1> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_calib_rd_data_offset_2> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_data_offset> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_data_offset_1> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_data_offset_2> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_phy_oclkdelay_cal> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_oclkdelay_rd_data> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <app_sr_active> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <app_ref_ack> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <app_zq_ack> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wl_edge_detect_valid> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_rddata_valid> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_phaselock_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_phaselocked_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_phaselock_err> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_dqsfound_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_dqsfound_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_pi_dqsfound_err> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrcal_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrcal_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_wrcal_err> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_oclkdelay_calib_start> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx.v" line 794: Output port <dbg_oclkdelay_calib_done> of the instance <u_memc_ui_top_axi> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mig_rst>.
    Found 1-bit register for signal <rst_phaser_ref>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_7series_ddrx> synthesized.

Synthesizing Unit <mig_7series_v1_9_tempmon>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_tempmon.v".
        TCQ = 100
        TEMP_MON_CONTROL = "INTERNAL"
        XADC_CLK_PERIOD = 10000
        tTEMPSAMPLE = 10000000
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r1>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r2>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r3>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r4>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_sync_r5>.
    Set property "ASYNC_REG = TRUE" for signal <device_temp_r>.
    Set property "ASYNC_REG = TRUE" for signal <xadc_supplied_temperature.rst_r1>.
    Set property "ASYNC_REG = TRUE" for signal <xadc_supplied_temperature.rst_r2>.
WARNING:Xst:647 - Input <device_temp_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <device_temp_sync_r2>.
    Found 12-bit register for signal <device_temp_sync_r3>.
    Found 12-bit register for signal <device_temp_sync_r4>.
    Found 12-bit register for signal <device_temp_sync_r5>.
    Found 1-bit register for signal <device_temp_sync_r4_neq_r3>.
    Found 4-bit register for signal <sync_cntr>.
    Found 12-bit register for signal <device_temp_r>.
    Found 1-bit register for signal <xadc_supplied_temperature.rst_r1>.
    Found 1-bit register for signal <xadc_supplied_temperature.rst_r2>.
    Found 10-bit register for signal <xadc_supplied_temperature.sample_timer>.
    Found 3-bit register for signal <xadc_supplied_temperature.tempmon_state>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_en>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_timer_clr>.
    Found 1-bit register for signal <xadc_supplied_temperature.sample_timer_en>.
    Found 1-bit register for signal <xadc_supplied_temperature.xadc_den>.
    Found 1-bit register for signal <xadc_supplied_temperature.xadc_drdy_r>.
    Found 12-bit register for signal <xadc_supplied_temperature.xadc_do_r<15:4>>.
    Found 12-bit register for signal <device_temp_lcl>.
    Found 12-bit register for signal <device_temp_sync_r1>.
    Found finite state machine <FSM_0> for signal <xadc_supplied_temperature.tempmon_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | xadc_clk (rising_edge)                         |
    | Reset              | xadc_supplied_temperature.rst_r2 (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <sync_cntr[3]_GND_3_o_add_9_OUT> created at line 165.
    Found 10-bit adder for signal <xadc_supplied_temperature.sample_timer[9]_GND_3_o_add_20_OUT> created at line 228.
    Found 12-bit comparator not equal for signal <n0000> created at line 157
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r2 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r3 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal device_temp_sync_r4 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rst may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal xadc_supplied_temperature.rst_r1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal xadc_supplied_temperature.rst_r2 may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_tempmon> synthesized.

Synthesizing Unit <axi_7series_ddrx_synch>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx_synch.v".
        C_SYNCH_WIDTH = 1
    Set property "shreg_extract = no" for signal <synch_d1>.
    Set property "shreg_extract = no" for signal <synch_d2>.
    Found 1-bit register for signal <synch_d2>.
    Found 1-bit register for signal <synch_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <axi_7series_ddrx_synch> synthesized.

Synthesizing Unit <axi_7series_ddrx_iodelay_ctrl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/axi_7series_ddrx_iodelay_ctrl.v".
        TCQ = 100
        IODELAY_GRP = "DDR3_SDRAM"
        RST_ACT_LOW = 1
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Found 1-bit register for signal <iodelay_ctrl_rdy_d1>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <axi_7series_ddrx_iodelay_ctrl> synthesized.

Synthesizing Unit <mig_7series_v1_9_memc_ui_top_axi>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v".
        TCQ = 100
        PAYLOAD_WIDTH = 64
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 8
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        ECC_TEST = "OFF"
        MC_ERR_ADDR_WIDTH = 28
        MASTER_PHY_CTL = 1
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        ORDERING = "NORM"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 30000
        tPRDI = 1000000
        tRAS = 35000
        tRCD = 13125
        tREFI = 7800000
        tRFC = 110000
        tRP = 13125
        tRRD = 6000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        USER_REFRESH = "OFF"
        TEMP_MON_EN = "ON"
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 14
        ADDR_WIDTH = 28
        APP_MASK_WIDTH = 64
        APP_DATA_WIDTH = 512
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001
        ADDR_MAP = 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011
        BANK_MAP = 36'b000100100101000100101010000100101011
        CAS_MAP = 12'b000100010101
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100011010
        WE_MAP = 12'b000100011011
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        DATA0_MAP = 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010
        DATA1_MAP = 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011
        DATA2_MAP = 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000
        DATA3_MAP = 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111
        DATA4_MAP = 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001
        DATA5_MAP = 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000
        DATA6_MAP = 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010
        DATA7_MAP = 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.000000
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        C_S_AXI_ID_WIDTH = 2
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_RD_WR_ARB_ALGORITHM = "RD_PRI_REG"
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_S_AXI_CTRL_ADDR_WIDTH = 32
        C_S_AXI_CTRL_DATA_WIDTH = 32
        C_S_AXI_BASEADDR = 32'b11000000000000000000000000000000
        C_ECC_ONOFF_RESET_VALUE = 1
        C_ECC_CE_COUNTER_WIDTH = 8
    Set property "syn_maxfan = 10" for signal <reset>.
    Set property "KEEP = TRUE" for signal <reset>.
    Set property "MAX_FANOUT = 10" for signal <reset>.
WARNING:Xst:647 - Input <s_axi_ctrl_awaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_araddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_awvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_wvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_bready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_arvalid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_ctrl_rready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" line 653: Output port <ecc_err_addr> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" line 653: Output port <ecc_single> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_memc_ui_top_axi.v" line 653: Output port <init_wrcal_complete> of the instance <mem_intfc0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <init_calib_complete_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mig_7series_v1_9_memc_ui_top_axi> synthesized.

Synthesizing Unit <mig_7series_v1_9_mem_intfc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mem_intfc.v".
        TCQ = 100
        PAYLOAD_WIDTH = 64
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001
        ADDR_MAP = 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011
        BANK_MAP = 36'b000100100101000100101010000100101011
        CAS_MAP = 12'b000100010101
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100011010
        WE_MAP = 12'b000100011011
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        DATA0_MAP = 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010
        DATA1_MAP = 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011
        DATA2_MAP = 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000
        DATA3_MAP = 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111
        DATA4_MAP = 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001
        DATA5_MAP = 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000
        DATA6_MAP = 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010
        DATA7_MAP = 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 8
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 28
        nAL = 0
        nBANK_MACHS = 4
        PRE_REV3ES = "OFF"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        PHYCTL_CMD_FIFO = "FALSE"
        ORDERING = "NORM"
        PHASE_DETECT = "OFF"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 30000
        tPRDI = 1000000
        tRAS = 35000
        tRCD = 13125
        tREFI = 7800000
        tRFC = 110000
        tRP = 13125
        tRRD = 6000
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        CAL_WIDTH = "HALF"
        RANK_WIDTH = 1
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 14
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.000000
        nDQS_COL0 = 8
        nDQS_COL1 = 0
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000
        DQS_LOC_COL1 = 0
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        MASTER_PHY_CTL = 1
        USER_REFRESH = "OFF"
        TEMP_MON_EN = "ON"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_mem_intfc> synthesized.

Synthesizing Unit <mig_7series_v1_9_mc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CL = 6
        CMD_PIPE_PLUS1 = "ON"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DATA_WIDTH = 64
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ECC_WIDTH = 0
        MAINT_PRESCALER_PERIOD = 200000
        MC_ERR_ADDR_WIDTH = 28
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nREFRESH_BANK = 1
        nSLOTS = 1
        ORDERING = "NORM"
        PAYLOAD_WIDTH = 64
        RANK_WIDTH = 1
        RANKS = 1
        REG_CTRL = "OFF"
        ROW_WIDTH = 14
        RTT_NOM = "40"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        STARVE_LIMIT = 2
        tCK = 2500
        tCKE = 5000
        tFAW = 30000
        tRAS = 35000
        tRCD = 13125
        tREFI = 7800000
        CKE_ODT_AUX = "FALSE"
        tRFC = 110000
        tRP = 13125
        tRRD = 6000
        tRTP = 7500
        tWTR = 7500
        tZQCS = 64
        tZQI = 128000000
        tPRDI = 1000000
        USER_REFRESH = "OFF"
    Set property "syn_maxfan = 30" for signal <wr_data_addr>.
    Set property "KEEP = TRUE" for signal <wr_data_addr>.
    Set property "MAX_FANOUT = 30" for signal <wr_data_addr>.
    Set property "syn_maxfan = 30" for signal <wr_data_offset>.
    Set property "KEEP = TRUE" for signal <wr_data_offset>.
    Set property "MAX_FANOUT = 30" for signal <wr_data_offset>.
WARNING:Xst:647 - Input <raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" line 667: Output port <sent_col_r> of the instance <bank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" line 667: Output port <idle> of the instance <bank_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" line 771: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_mc.v" line 771: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <mc_bank>.
    Found 4-bit register for signal <mc_cas_n>.
    Found 4-bit register for signal <mc_cs_n>.
    Found 2-bit register for signal <mc_odt>.
    Found 4-bit register for signal <mc_cke>.
    Found 4-bit register for signal <mc_aux_out0>.
    Found 4-bit register for signal <mc_aux_out1>.
    Found 3-bit register for signal <mc_cmd>.
    Found 4-bit register for signal <mc_ras_n>.
    Found 4-bit register for signal <mc_we_n>.
    Found 6-bit register for signal <mc_data_offset>.
    Found 6-bit register for signal <mc_data_offset_1>.
    Found 6-bit register for signal <mc_data_offset_2>.
    Found 2-bit register for signal <mc_cas_slot>.
    Found 1-bit register for signal <mc_wrdata_en>.
    Found 5-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_en>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 1-bit register for signal <mc_read_idle_r>.
    Found 1-bit register for signal <mc_ref_zq_wip_r>.
    Found 56-bit register for signal <mc_address>.
    Found 1-bit register for signal <mc_rank_cnt>.
    WARNING:Xst:2404 -  FFs/Latches <mc_rank_cnt<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_mc>.
    Summary:
	inferred 132 D-type flip-flop(s).
Unit <mig_7series_v1_9_mc> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_mach>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_mach.v".
        BURST_MODE = "8"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 20
        nBANK_MACHS = 4
        nCKESR = 3
        nCK_PER_CLK = 4
        CL = 6
        CWL = 5
        DQRD2DQWR_DLY = 4
        nFAW = 12
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <mig_7series_v1_9_rank_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_cntrl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "8"
        DQRD2DQWR_DLY = 4
        CL = 6
        CWL = 5
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nFAW = 12
        nREFRESH_BANK = 1
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'mig_7series_v1_9_rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 2-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 2-bit register for signal <rtw_timer.rtw_cnt_r>.
    Found 1-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 1-bit register for signal <periodic_rd_generation.read_this_rank_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_cntr1_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_13_o_sub_5_OUT> created at line 295.
    Found 2-bit subtractor for signal <wtr_timer.wtr_cnt_r[1]_GND_13_o_sub_14_OUT> created at line 346.
    Found 2-bit subtractor for signal <rtw_timer.rtw_cnt_r[1]_GND_13_o_sub_24_OUT> created at line 393.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_13_o_sub_44_OUT> created at line 516.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_13_o_add_2_OUT> created at line 294.
    Found 1-bit adder for signal <refresh_generation.refresh_bank_r[0]_GND_13_o_add_32_OUT<0>> created at line 438.
    Found 1-bit adder for signal <periodic_rd_generation.periodic_rd_cntr1_r_PWR_12_o_add_40_OUT<0>> created at line 497.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_rank_cntrl> synthesized.

Synthesizing Unit <mig_7series_v1_9_rank_common>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 20
        nBANK_MACHS = 4
        nCKESR = 3
        nCK_PER_CLK = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 37
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_common.v" line 294: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_rank_common.v" line 447: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <sr_cntrl.sre_request_logic.sre_request_r>.
    Found 1-bit register for signal <sr_cntrl.ckesr_timer.ckesr_timer_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <maint_sre_r_lcl>.
    Found 1-bit register for signal <maint_srx_r_lcl>.
    Found 1-bit register for signal <app_sr_active_r>.
    Found 1-bit register for signal <app_ref_r>.
    Found 1-bit register for signal <app_ref_ack_r>.
    Found 1-bit register for signal <app_zq_r>.
    Found 1-bit register for signal <app_zq_ack_r>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_r_cnt>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 1-bit register for signal <maint_ref_zq_wip_r>.
    Found 5-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 5-bit subtractor for signal <maint_prescaler.maint_prescaler_r[4]_GND_15_o_sub_3_OUT> created at line 125.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_15_o_sub_10_OUT> created at line 150.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_15_o_sub_17_OUT> created at line 178.
    Found 1-bit adder for signal <sr_cntrl.ckesr_timer.ckesr_timer_r[0]_GND_15_o_add_24_OUT<0>> created at line 242.
    Found 1-bit adder for signal <n0206> created at line 334.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_33_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_34_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_35_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_36_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_37_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_38_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_39_OUT<0>> created at line 337.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_40_OUT<0>> created at line 337.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <mig_7series_v1_9_rank_common> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 3
    Found 3-bit register for signal <last_master_r>.
    Found 3-bit register for signal <grant_r>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_round_robin_arb_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_round_robin_arb_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_mach>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_mach.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 14
        nRCD = 6
        nRFC = 44
        nRTP = 4
        CKE_ODT_AUX = "FALSE"
        nRP = 6
        nSLOTS = 1
        nWR = 6
        nXSDLL = 512
        ORDERING = "NORM"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
        RTT_NOM = "40"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tZQCS = 64
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_compare>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_compare.v".
        BANK_WIDTH = 3
        TCQ = 100
        BURST_MODE = "8"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<11:10>', unconnected in block 'mig_7series_v1_9_bank_compare', is tied to its initial value (00).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 14-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 5-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_24_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 281
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 14-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <mig_7series_v1_9_bank_compare> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_1', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_22_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_22_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_22_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_22_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'mig_7series_v1_9_bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'mig_7series_v1_9_bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_23_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_23_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_23_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_23_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_23_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_23_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_23_o_sub_40_OUT> created at line 486.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_2', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_25_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_25_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_25_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_25_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'mig_7series_v1_9_bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'mig_7series_v1_9_bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_26_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_26_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_26_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_26_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_26_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_26_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_26_o_sub_40_OUT> created at line 486.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_3', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_28_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_28_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_28_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_28_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'mig_7series_v1_9_bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'mig_7series_v1_9_bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_29_o_sub_5_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_29_o_sub_6_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_29_o_sub_18_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_29_o_sub_20_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_29_o_sub_23_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_29_o_sub_36_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_29_o_sub_40_OUT> created at line 486.
    Found 2-bit adder for signal <n0210> created at line 229.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_cntrl_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 2
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <mig_7series_v1_9_bank_cntrl_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_state_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRAS_CLKS = 4
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 5
        ORDERING = "NORM"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 2
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rp_timer_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rcd_active_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'mig_7series_v1_9_bank_state_4', is tied to its initial value (0).
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <col_wait_r>.
    Found 2-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <phy_mc_ctl_full_r>.
    Found 1-bit register for signal <phy_mc_cmd_full_r>.
    Found 1-bit register for signal <ofs_rdy_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 2-bit subtractor for signal <ras_timer_r[1]_GND_31_o_sub_11_OUT> created at line 372.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_31_o_sub_21_OUT> created at line 407.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_31_o_add_31_OUT> created at line 602.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_31_o_add_44_OUT> created at line 708.
    Found 1-bit comparator equal for signal <rnk_config[0]_req_rank_r[0]_equal_54_o> created at line 800
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_bank_state_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_queue_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "NORM"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'mig_7series_v1_9_bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'mig_7series_v1_9_bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <temp[1]_GND_32_o_sub_6_OUT> created at line 278.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_32_o_sub_7_OUT> created at line 282.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_32_o_sub_19_OUT> created at line 306.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_32_o_sub_21_OUT> created at line 309.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_32_o_sub_24_OUT> created at line 311.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_32_o_sub_37_OUT> created at line 484.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_32_o_sub_41_OUT> created at line 486.
    Found 2-bit adder for signal <n0211> created at line 229.
    Found 2-bit adder for signal <idlers_below> created at line 229.
    Found 2-bit adder for signal <temp> created at line 274.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_bank_queue_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_bank_common>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_bank_common.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nOP_WAIT = 0
        nRFC = 44
        nXSDLL = 512
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'mig_7series_v1_9_bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_cntr_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <was_priority>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 1-bit register for signal <maint_controller.maint_srx_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 8-bit register for signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_33_o_sub_70_OUT> created at line 387.
    Found 8-bit subtractor for signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_GND_33_o_sub_81_OUT> created at line 446.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_6_OUT> created at line 179.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_8_OUT> created at line 179.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_10_OUT> created at line 179.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_14_OUT> created at line 188.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_16_OUT> created at line 188.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_18_OUT> created at line 188.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_23_OUT> created at line 201.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_25_OUT> created at line 201.
    Found 2-bit adder for signal <GND_33_o_GND_33_o_add_27_OUT> created at line 201.
    Found 2-bit adder for signal <n0230> created at line 372.
    Found 2-bit adder for signal <n0233> created at line 372.
    Found 2-bit adder for signal <n0236> created at line 372.
    Found 2-bit adder for signal <n0239> created at line 372.
    Found 2-bit adder for signal <n0242> created at line 372.
    Found 2-bit adder for signal <n0245> created at line 372.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 372.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <mig_7series_v1_9_bank_common> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_mux>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_mux.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_VECT_INDX = 19
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        CKE_ODT_AUX = "FALSE"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        nRAS = 14
        nRCD = 6
        nSLOTS = 1
        nWR = 6
        RANKS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "40"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
    Summary:
	no macro.
Unit <mig_7series_v1_9_arb_mux> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_row_col>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        CWL = 5
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nRAS = 14
        nRCD = 6
        nWR = 6
WARNING:Xst:647 - Input <col_rdy_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" line 171: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" line 205: Output port <grant_ns> of the instance <pre_4_1_1T_arb.pre_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" line 232: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_row_col.v" line 279: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd2_row', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd2_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd3_col', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'cs_en3', unconnected in block 'mig_7series_v1_9_arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <pre_4_1_1T_arb.granted_pre_r>.
    Found 1-bit register for signal <rnk_config_strobe_r<0>>.
    Found 1-bit register for signal <rnk_config_strobe_r<1>>.
    Found 1-bit register for signal <rnk_config_strobe_r<2>>.
    Found 1-bit register for signal <rnk_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <sent_col_lcl_r>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mig_7series_v1_9_arb_row_col> synthesized.

Synthesizing Unit <mig_7series_v1_9_round_robin_arb_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_round_robin_arb.v".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_round_robin_arb_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_arb_select>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_arb_select.v".
        TCQ = 100
        EVEN_CWL_2T_MODE = "OFF"
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_VECT_INDX = 19
        DATA_BUF_ADDR_WIDTH = 5
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        CKE_ODT_AUX = "FALSE"
        nSLOTS = 1
        RANKS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "40"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
WARNING:Xst:647 - Input <grant_col_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <init_calib_complete> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'col_cmd_r', unconnected in block 'mig_7series_v1_9_arb_select', is tied to its initial value (000000000000000000000).
WARNING:Xst:2935 - Signal 'row_cmd_r', unconnected in block 'mig_7series_v1_9_arb_select', is tied to its initial value (000000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 5-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 1-bit register for signal <col_rd_wr_r>.
    Found 1-bit register for signal <rnk_config_r>.
    Found 1-bit register for signal <cke_r>.
    Found 1-bit register for signal <mc_aux_out_r<0>>.
    Found 7-bit adder for signal <n0288[6:0]> created at line 291.
    Found 7-bit adder for signal <n0290[6:0]> created at line 295.
    Found 7-bit adder for signal <n0293[6:0]> created at line 299.
    Found 7-bit adder for signal <n0296[6:0]> created at line 307.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_70_OUT<0>> created at line 579
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_71_OUT<0>> created at line 581
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra2[0]_shift_left_72_OUT<0>> created at line 587
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra3[0]_shift_left_73_OUT<0>> created at line 590
    Found 1-bit shifter logical left for signal <col_ra_one_hot> created at line 615
    WARNING:Xst:2404 -  FFs/Latches <mc_aux_out_r<1:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_arb_select>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  63 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <mig_7series_v1_9_arb_select> synthesized.

Synthesizing Unit <mig_7series_v1_9_col_mach>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_col_mach.v".
        TCQ = 100
        BANK_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 5
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 1
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 28
        nCK_PER_CLK = 4
        nPHY_WRLAT = 2
        RANK_WIDTH = 1
        ROW_WIDTH = 14
    Set property "syn_maxfan = 10" for signal <rd_data_en>.
    Set property "KEEP = TRUE" for signal <rd_data_en>.
    Set property "MAX_FANOUT = 10" for signal <rd_data_en>.
WARNING:Xst:647 - Input <col_ra> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r', unconnected in block 'mig_7series_v1_9_col_mach', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dq_busy_data', unconnected in block 'mig_7series_v1_9_col_mach', is tied to its initial value (0).
    Found 1-bit register for signal <col_rd_wr_r1>.
    Found 1-bit register for signal <col_rd_wr_r2>.
    Found 1-bit register for signal <sent_col_r1>.
    Found 1-bit register for signal <sent_col_r2>.
    Found 5-bit register for signal <delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 8-bit register for signal <read_fifo.fifo_out_data_r<7:0>>.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_38_o_add_15_OUT> created at line 357.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_38_o_add_20_OUT> created at line 364.
    Found 5-bit comparator equal for signal <col_read_fifo_empty> created at line 368
    WARNING:Xst:2404 -  FFs/Latches <offset_r1<0><0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_col_mach>.
    WARNING:Xst:2404 -  FFs/Latches <offset_r2<0><0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_col_mach>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_col_mach> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v".
        TCQ = 100
        AL = "0"
        BANK_WIDTH = 3
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CA_MIRROR = "OFF"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        MASTER_PHY_CTL = 1
        LP_DDR_CK_WIDTH = 2
        PHYCTL_CMD_FIFO = "FALSE"
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001
        ADDR_MAP = 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011
        BANK_MAP = 36'b000100100101000100101010000100101011
        CAS_MAP = 12'b000100010101
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100011010
        WE_MAP = 12'b000100011011
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        DATA0_MAP = 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010
        DATA1_MAP = 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011
        DATA2_MAP = 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000
        DATA3_MAP = 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111
        DATA4_MAP = 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001
        DATA5_MAP = 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000
        DATA6_MAP = 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010
        DATA7_MAP = 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        PRE_REV3ES = "OFF"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        ADDR_CMD_MODE = "1T"
        IODELAY_HP_MODE = "ON"
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        IBUF_LPWR_MODE = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        tCK = 2500
        tRFC = 110000
        DDR2_DQSN_ENABLE = "YES"
        WRLVL = "ON"
        DEBUG_PORT = "OFF"
        RANKS = 1
        ODT_WIDTH = 1
        ROW_WIDTH = 14
        SLOT_1_CONFIG = 8'b00000000
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200.000000
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        RD_PATH_REG = 0
    Set property "KEEP = TRUE" for signal <if_empty>.
    Set property "MAX_FANOUT = 3" for signal <if_empty>.
    Set property "syn_maxfan = 3" for signal <if_empty>.
    Set property "KEEP = TRUE" for signal <calib_in_common>.
    Set property "MAX_FANOUT = 10" for signal <calib_in_common>.
    Set property "syn_maxfan = 10" for signal <calib_in_common>.
WARNING:Xst:2898 - Port 'po_counter_load_val', unconnected in block instance 'u_ddr_mc_phy_wrapper', is tied to GND.
WARNING:Xst:647 - Input <mc_aux_out0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_aux_out1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_rank_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 938: Output port <phy_data_full> of the instance <u_ddr_mc_phy_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 938: Output port <pi_dqs_out_of_range> of the instance <u_ddr_mc_phy_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 1111: Output port <calib_aux_out> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 1111: Output port <calib_rank_cnt> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 1111: Output port <dlyval_dq> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_top.v" line 1111: Output port <calib_writes> of the instance <u_ddr_calib_top> is unconnected or connected to loadless signal.
    WARNING:Xst:2404 -  FFs/Latches <parity<3:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_top>.
    Summary:
	inferred  18 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_mc_phy_wrapper>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v".
        TCQ = 100
        tCK = 2500
        BANK_TYPE = "HP_IO"
        DATA_IO_PRIM_TYPE = "HP_LP"
        DATA_IO_IDLE_PWRDWN = "ON"
        IODELAY_GRP = "DDR3_SDRAM"
        nCK_PER_CLK = 4
        nCS_PER_RANK = 1
        BANK_WIDTH = 3
        CKE_WIDTH = 1
        CS_WIDTH = 1
        CK_WIDTH = 1
        CWL = 5
        DDR2_DQSN_ENABLE = "YES"
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        RANKS = 1
        ODT_WIDTH = 1
        REG_CTRL = "OFF"
        ROW_WIDTH = 14
        USE_CS_PORT = 1
        USE_DM_PORT = 1
        USE_ODT_PORT = 1
        IBUF_LPWR_MODE = "OFF"
        LP_DDR_CK_WIDTH = 2
        PHYCTL_CMD_FIFO = "FALSE"
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        HIGHEST_BANK = 3
        HIGHEST_LANE = 12
        CK_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001
        ADDR_MAP = 192'b000000000000000000000000000100110010000100110110000100110101000100110011000100111001000100100100000100110001000100101001000100110111000100110100000100111010000100101000000100111000000100111011
        BANK_MAP = 36'b000100100101000100101010000100101011
        CAS_MAP = 12'b000100010101
        CKE_ODT_BYTE_MAP = 8'b00000000
        CKE_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111
        ODT_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010010
        CKE_ODT_AUX = "FALSE"
        CS_MAP = 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010100
        PARITY_MAP = 12'b000000000000
        RAS_MAP = 12'b000100011010
        WE_MAP = 12'b000100011011
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        DATA0_MAP = 96'b000000001001000000000000000000000011000000000001000000000111000000000110000000000101000000000010
        DATA1_MAP = 96'b000000010100000000011000000000010000000000010001000000010111000000010110000000010010000000010011
        DATA2_MAP = 96'b000000100001000000100010000000100101000000100000000000100111000000100011000000100110000000101000
        DATA3_MAP = 96'b000000110011000000111001000000110001000000110101000000110010000000111000000000110100000000110111
        DATA4_MAP = 96'b001000110001001000111000001000110111001000110110001000110011001000110010001000110100001000111001
        DATA5_MAP = 96'b001000100110001000100111001000100101001000101001001000100001001000100010001000100100001000101000
        DATA6_MAP = 96'b001000010100001000010101001000010000001000011000001000010111001000010011001000011001001000010010
        DATA7_MAP = 96'b001000000111001000000011001000000100001000000110001000000010001000000001001000000101001000001001
        DATA8_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA9_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA10_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA11_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA12_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA13_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA14_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA15_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA16_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        DATA17_MAP = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        MASK0_MAP = 108'b000000000000001000000000001000010001001000100011001000110101000000110110000000100100000000010101000000000100
        MASK1_MAP = 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        SIM_CAL_OPTION = "NONE"
        MASTER_PHY_CTL = 1
    Set property "KEEP = TRUE" for signal <phy_ctl_wr_of>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_wr_of>.
    Set property "syn_maxfan = 1" for signal <phy_ctl_wr_of>.
WARNING:Xst:2898 - Port 'auxout_clk', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'idelayctrl_refclk', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'cke_in', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:2898 - Port 'input_sink', unconnected in block instance 'u_ddr_mc_phy', is tied to GND.
WARNING:Xst:647 - Input <mux_odt<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <parity_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_init_data_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_phaser_ref> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <d_out> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1303: Output port <afull> of the instance <phy_ctl_pre_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <d_out> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1320: Output port <afull> of the instance <phy_ctl_pre_fifo_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <d_out> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <wr_en_out> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1337: Output port <afull> of the instance <phy_ctl_pre_fifo_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <aux_out> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_a_empty> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_empty_or> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <if_empty_and> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_ctl_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_data_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <of_data_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <phy_ctl_a_full> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <phy_ctl_ready> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <rst_out> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <po_coarse_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <po_fine_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <pi_fine_overflow> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy_wrapper.v" line 1452: Output port <pi_dqs_found> of the instance <u_ddr_mc_phy> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_dqs_in<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<115>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<110>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<103>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<100>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<96>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<91>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<88>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<80:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<36>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<30:29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<19>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_in<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<887:880>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<807:800>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<775:768>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<711:704>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<639:636>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<631:628>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<623:620>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<599:596>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<591:588>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<583:580>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<575:572>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<567:556>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<551:548>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<543:536>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<531:528>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<519:516>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<511:460>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<451:448>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<439:436>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<431:420>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<415:320>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<247:232>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<159:152>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_dout<71:64>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <phy_data_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <phy_ctl_wr_i1>.
    Found 32-bit register for signal <phy_ctl_wd_i2>.
    Found 1-bit register for signal <phy_ctl_wr_i2>.
    Found 6-bit register for signal <data_offset_1_i1>.
    Found 6-bit register for signal <data_offset_1_i2>.
    Found 6-bit register for signal <data_offset_2_i1>.
    Found 6-bit register for signal <data_offset_2_i2>.
    Found 32-bit register for signal <phy_ctl_wd_i1>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_mc_phy_wrapper> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_of_pre_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_of_pre_fifo.v".
        TCQ = 25
        DEPTH = 8
        WIDTH = 32
    Set property "syn_maxfan = 3" for signal <my_empty<8>>.
    Set property "KEEP = TRUE" for signal <my_empty<8>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<8>>.
    Set property "syn_maxfan = 3" for signal <my_empty<7>>.
    Set property "KEEP = TRUE" for signal <my_empty<7>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<7>>.
    Set property "syn_maxfan = 3" for signal <my_empty<6>>.
    Set property "KEEP = TRUE" for signal <my_empty<6>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<6>>.
    Set property "syn_maxfan = 3" for signal <my_empty<5>>.
    Set property "KEEP = TRUE" for signal <my_empty<5>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<5>>.
    Set property "syn_maxfan = 3" for signal <my_empty<4>>.
    Set property "KEEP = TRUE" for signal <my_empty<4>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<4>>.
    Set property "syn_maxfan = 3" for signal <my_empty<3>>.
    Set property "KEEP = TRUE" for signal <my_empty<3>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<3>>.
    Set property "syn_maxfan = 3" for signal <my_empty<2>>.
    Set property "KEEP = TRUE" for signal <my_empty<2>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<2>>.
    Set property "syn_maxfan = 3" for signal <my_empty<1>>.
    Set property "KEEP = TRUE" for signal <my_empty<1>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<1>>.
    Set property "syn_maxfan = 3" for signal <my_empty<0>>.
    Set property "KEEP = TRUE" for signal <my_empty<0>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<0>>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "syn_maxfan = 10" for signal <rd_ptr_timing>.
    Set property "KEEP = TRUE" for signal <rd_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr_timing>.
    Set property "syn_maxfan = 10" for signal <wr_ptr_timing>.
    Set property "KEEP = TRUE" for signal <wr_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr_timing>.
    Found 8x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 3-bit register for signal <rd_ptr_timing>.
    Found 1-bit register for signal <my_empty<8>>.
    Found 1-bit register for signal <my_empty<7>>.
    Found 1-bit register for signal <my_empty<6>>.
    Found 1-bit register for signal <my_empty<5>>.
    Found 1-bit register for signal <my_empty<4>>.
    Found 1-bit register for signal <my_empty<3>>.
    Found 1-bit register for signal <my_empty<2>>.
    Found 1-bit register for signal <my_empty<1>>.
    Found 1-bit register for signal <my_empty<0>>.
    Found 3-bit register for signal <wr_ptr>.
    Found 3-bit register for signal <wr_ptr_timing>.
    Found 6-bit register for signal <my_full>.
    Found 4-bit register for signal <entry_cnt>.
    Found 3-bit register for signal <rd_ptr>.
    Found 4-bit subtractor for signal <entry_cnt[3]_GND_46_o_sub_45_OUT> created at line 205.
    Found 3-bit adder for signal <nxt_rd_ptr> created at line 129.
    Found 3-bit adder for signal <nxt_wr_ptr> created at line 168.
    Found 4-bit adder for signal <entry_cnt[3]_GND_46_o_add_43_OUT> created at line 203.
    Found 3-bit comparator equal for signal <nxt_rd_ptr[2]_wr_ptr_timing[2]_equal_22_o> created at line 163
    Found 3-bit comparator equal for signal <nxt_wr_ptr[2]_rd_ptr_timing[2]_equal_38_o> created at line 194
    Found 4-bit comparator lessequal for signal <n0106> created at line 208
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_of_pre_fifo_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_mc_phy>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v".
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        RCLK_SELECT_BANK = 1
        RCLK_SELECT_LANE = "B"
        RCLK_SELECT_EDGE = 4'b1111
        GENERATE_DDR_CK_MAP = 16'b0011000101000010
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000010000000000000000000000000
        USE_PRE_POST_FIFO = "TRUE"
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PI_SEL_CLK_OFFSET = 6
        PHYCTL_CMD_FIFO = "FALSE"
        PHY_CLK_RATIO = 4
        PHY_FOUR_WINDOW_CLOCKS = 63
        PHY_EVENTS_DELAY = 18
        PHY_COUNT_EN = "FALSE"
        PHY_SYNC_MODE = "FALSE"
        PHY_DISABLE_SEQ_MATCH = "TRUE"
        MASTER_PHY_CTL = 1
        PHY_0_BITLANES = 48'b001111111110000111111111000111111111001011111111
        PHY_0_BITLANES_OUTONLY = 48'b000001000000000000010000000000100000000000010000
        PHY_0_LANE_REMAP = 16'b0011001000010000
        PHY_0_GENERATE_IDELAYCTRL = "FALSE"
        PHY_0_IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        NUM_DDR_CK = 1
        PHY_0_DATA_CTL = 4'b1111
        PHY_0_CMD_OFFSET = 8
        PHY_0_RD_CMD_OFFSET_0 = 10
        PHY_0_RD_CMD_OFFSET_1 = 10
        PHY_0_RD_CMD_OFFSET_2 = 10
        PHY_0_RD_CMD_OFFSET_3 = 10
        PHY_0_RD_DURATION_0 = 6
        PHY_0_RD_DURATION_1 = 6
        PHY_0_RD_DURATION_2 = 6
        PHY_0_RD_DURATION_3 = 6
        PHY_0_WR_CMD_OFFSET_0 = 8
        PHY_0_WR_CMD_OFFSET_1 = 8
        PHY_0_WR_CMD_OFFSET_2 = 8
        PHY_0_WR_CMD_OFFSET_3 = 8
        PHY_0_WR_DURATION_0 = 7
        PHY_0_WR_DURATION_1 = 7
        PHY_0_WR_DURATION_2 = 7
        PHY_0_WR_DURATION_3 = 7
        PHY_0_AO_WRLVL_EN = 0
        PHY_0_AO_TOGGLE = 1
        PHY_0_OF_ALMOST_FULL_VALUE = 1
        PHY_0_IF_ALMOST_EMPTY_VALUE = 1
        PHY_0_A_PI_FREQ_REF_DIV = "NONE"
        PHY_0_A_PI_CLKOUT_DIV = 2
        PHY_0_A_PO_CLKOUT_DIV = 2
        PHY_0_A_BURST_MODE = "TRUE"
        PHY_0_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_0_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_0_A_PO_OCLK_DELAY = 34
        PHY_0_B_PO_OCLK_DELAY = 34
        PHY_0_C_PO_OCLK_DELAY = 34
        PHY_0_D_PO_OCLK_DELAY = 34
        PHY_0_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_0_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_0_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_0_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_0_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_0_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_BITLANES = 48'b111111111110111100110000110010110100000000000000
        PHY_1_BITLANES_OUTONLY = 48'b000000000000000000000000000000000000000000000000
        PHY_1_LANE_REMAP = 16'b0011001000010000
        PHY_1_GENERATE_IDELAYCTRL = "FALSE"
        PHY_1_IODELAY_GRP = "DDR3_SDRAM"
        PHY_1_DATA_CTL = 4'b0000
        PHY_1_CMD_OFFSET = 8
        PHY_1_RD_CMD_OFFSET_0 = 10
        PHY_1_RD_CMD_OFFSET_1 = 10
        PHY_1_RD_CMD_OFFSET_2 = 10
        PHY_1_RD_CMD_OFFSET_3 = 10
        PHY_1_RD_DURATION_0 = 6
        PHY_1_RD_DURATION_1 = 6
        PHY_1_RD_DURATION_2 = 6
        PHY_1_RD_DURATION_3 = 6
        PHY_1_WR_CMD_OFFSET_0 = 8
        PHY_1_WR_CMD_OFFSET_1 = 8
        PHY_1_WR_CMD_OFFSET_2 = 8
        PHY_1_WR_CMD_OFFSET_3 = 8
        PHY_1_WR_DURATION_0 = 7
        PHY_1_WR_DURATION_1 = 7
        PHY_1_WR_DURATION_2 = 7
        PHY_1_WR_DURATION_3 = 7
        PHY_1_AO_WRLVL_EN = 0
        PHY_1_AO_TOGGLE = 1
        PHY_1_OF_ALMOST_FULL_VALUE = 1
        PHY_1_IF_ALMOST_EMPTY_VALUE = 1
        PHY_1_A_PI_FREQ_REF_DIV = "NONE"
        PHY_1_A_PI_CLKOUT_DIV = 2
        PHY_1_A_PO_CLKOUT_DIV = 2
        PHY_1_A_BURST_MODE = "TRUE"
        PHY_1_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_1_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_1_A_PO_OCLK_DELAY = 34
        PHY_1_B_PO_OCLK_DELAY = 34
        PHY_1_C_PO_OCLK_DELAY = 34
        PHY_1_D_PO_OCLK_DELAY = 34
        PHY_1_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_1_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_1_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_1_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_1_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_1_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_1_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_BITLANES = 48'b001111111110001111111110001110111111001011111111
        PHY_2_BITLANES_OUTONLY = 48'b000000100000000000001000000000000010000000000001
        PHY_2_LANE_REMAP = 16'b0011001000010000
        PHY_2_GENERATE_IDELAYCTRL = "FALSE"
        PHY_2_IODELAY_GRP = "DDR3_SDRAM"
        PHY_2_DATA_CTL = 4'b1111
        PHY_2_CMD_OFFSET = 8
        PHY_2_RD_CMD_OFFSET_0 = 10
        PHY_2_RD_CMD_OFFSET_1 = 10
        PHY_2_RD_CMD_OFFSET_2 = 10
        PHY_2_RD_CMD_OFFSET_3 = 10
        PHY_2_RD_DURATION_0 = 6
        PHY_2_RD_DURATION_1 = 6
        PHY_2_RD_DURATION_2 = 6
        PHY_2_RD_DURATION_3 = 6
        PHY_2_WR_CMD_OFFSET_0 = 8
        PHY_2_WR_CMD_OFFSET_1 = 8
        PHY_2_WR_CMD_OFFSET_2 = 8
        PHY_2_WR_CMD_OFFSET_3 = 8
        PHY_2_WR_DURATION_0 = 7
        PHY_2_WR_DURATION_1 = 7
        PHY_2_WR_DURATION_2 = 7
        PHY_2_WR_DURATION_3 = 7
        PHY_2_AO_WRLVL_EN = 0
        PHY_2_AO_TOGGLE = 1
        PHY_2_OF_ALMOST_FULL_VALUE = 1
        PHY_2_IF_ALMOST_EMPTY_VALUE = 1
        PHY_2_A_PI_FREQ_REF_DIV = "NONE"
        PHY_2_A_PI_CLKOUT_DIV = 2
        PHY_2_A_PO_CLKOUT_DIV = 2
        PHY_2_A_BURST_MODE = "TRUE"
        PHY_2_A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_2_A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PHY_2_A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        PHY_2_A_PO_OCLK_DELAY = 34
        PHY_2_B_PO_OCLK_DELAY = 34
        PHY_2_C_PO_OCLK_DELAY = 34
        PHY_2_D_PO_OCLK_DELAY = 34
        PHY_2_A_PO_OCLKDELAY_INV = "TRUE"
        PHY_2_A_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_A_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_B_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_B_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_C_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_C_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_D_OSERDES_DATA_RATE = "UNDECLARED"
        PHY_2_D_OSERDES_DATA_WIDTH = "UNDECLARED"
        PHY_2_A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_A_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_B_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_C_IDELAYE2_IDELAY_VALUE = 0
        PHY_2_D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        PHY_2_D_IDELAYE2_IDELAY_VALUE = 0
        PHY_0_IS_LAST_BANK = "FALSE"
        PHY_1_IS_LAST_BANK = "FALSE"
        PHY_2_IS_LAST_BANK = "FALSE"
        TCK = 2500
        N_LANES = 32'b00000000000000000000000000001011
        HIGHEST_BANK = 3
        HIGHEST_LANE_B0 = 4
        HIGHEST_LANE_B1 = 4
        HIGHEST_LANE_B2 = 4
        HIGHEST_LANE_B3 = 0
        HIGHEST_LANE_B4 = 0
        HIGHEST_LANE = 12
        LP_DDR_CK_WIDTH = 2
        GENERATE_SIGNAL_SPLIT = "FALSE"
        CKE_ODT_AUX = "FALSE"
    Set property "KEEP = TRUE" for signal <phy_ctl_full<3:1>>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_full<3:1>>.
    Set property "KEEP = TRUE" for signal <phy_ctl_full<0>>.
    Set property "MAX_FANOUT = 3" for signal <phy_ctl_full<0>>.
    Set property "IOB = FORCE" for signal <aux_out<11>>.
    Set property "IOB = FORCE" for signal <aux_out<10>>.
    Set property "IOB = FORCE" for signal <aux_out<9>>.
    Set property "IOB = FORCE" for signal <aux_out<8>>.
    Set property "IOB = FORCE" for signal <aux_out<7>>.
    Set property "IOB = FORCE" for signal <aux_out<6>>.
    Set property "IOB = FORCE" for signal <aux_out<5>>.
    Set property "IOB = FORCE" for signal <aux_out<4>>.
    Set property "IOB = FORCE" for signal <aux_out<3>>.
    Set property "IOB = FORCE" for signal <aux_out<2>>.
    Set property "IOB = FORCE" for signal <aux_out<1>>.
    Set property "IOB = FORCE" for signal <aux_out<0>>.
    Set property "syn_maxfan = 3" for signal <if_empty>.
    Set property "KEEP = TRUE" for signal <if_empty>.
    Set property "MAX_FANOUT = 3" for signal <if_empty>.
WARNING:Xst:647 - Input <aux_in_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <aux_in_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_sel<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cke_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <ddr_clk> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <rclk> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <phy_ctl_empty> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <rst_out> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <pi_dqs_found_all> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1025: Output port <pi_dqs_found_any> of the instance <ddr_phy_4lanes_0.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <rclk> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <pi_dqs_found_all> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1275: Output port <pi_dqs_found_any> of the instance <ddr_phy_4lanes_1.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <ddr_clk> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <rclk> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <phy_ctl_empty> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <rst_out> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <pi_dqs_found_all> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_mc_phy.v" line 1520: Output port <pi_dqs_found_any> of the instance <ddr_phy_4lanes_2.u_ddr_phy_4lanes> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst_auxout_rr>.
    Found 1-bit register for signal <rst_auxout>.
    Found 1-bit register for signal <rst_auxout_r>.
    Found 16-bit register for signal <mcGo_r>.
    Found 1-bit register for signal <aux_out<2>>.
    Found 1-bit register for signal <aux_out<0>>.
    Found 1-bit register for signal <aux_out<3>>.
    Found 1-bit register for signal <aux_out<1>>.
    Found 1-bit register for signal <aux_out<6>>.
    Found 1-bit register for signal <aux_out<4>>.
    Found 1-bit register for signal <aux_out<7>>.
    Found 1-bit register for signal <aux_out<5>>.
    Found 1-bit register for signal <aux_out<10>>.
    Found 1-bit register for signal <aux_out<8>>.
    Found 1-bit register for signal <aux_out<11>>.
    Found 1-bit register for signal <aux_out<9>>.
    Found 9-bit 4-to-1 multiplexer for signal <_n0222> created at line 393.
    Found 6-bit 4-to-1 multiplexer for signal <_n0229> created at line 403.
    Found 1-bit 4-to-1 multiplexer for signal <_n0236> created at line 391.
    Found 1-bit 4-to-1 multiplexer for signal <_n0243> created at line 392.
    Found 1-bit 4-to-1 multiplexer for signal <_n0250> created at line 402.
    Found 1-bit 4-to-1 multiplexer for signal <_n0257> created at line 412.
    Found 1-bit 4-to-1 multiplexer for signal <_n0264> created at line 405.
    Found 1-bit 4-to-1 multiplexer for signal <_n0271> created at line 407.
    Summary:
	inferred  31 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_mc_phy> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_4lanes_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v".
        GENERATE_IDELAYCTRL = "FALSE"
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        NUM_DDR_CK = 1
        BYTE_LANES = 4'b1111
        DATA_CTL_N = 4'b1111
        BITLANES = 48'b001111111110000111111111000111111111001011111111
        BITLANES_OUTONLY = 48'b000001000000000000010000000000100000000000010000
        LANE_REMAP = 16'b0011001000010000
        LAST_BANK = "FALSE"
        USE_PRE_POST_FIFO = "TRUE"
        RCLK_SELECT_LANE = "B"
        TCK = 2500
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PO_FINE_DELAY = 60
        PI_SEL_CLK_OFFSET = 6
        PC_CLK_RATIO = 4
        A_PI_FREQ_REF_DIV = "NONE"
        A_PI_CLKOUT_DIV = 2
        A_PI_BURST_MODE = "TRUE"
        A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PI_FINE_DELAY = 33
        A_PI_SYNC_IN_DIV_RST = "TRUE"
        B_PI_FREQ_REF_DIV = "NONE"
        B_PI_CLKOUT_DIV = 2
        B_PI_BURST_MODE = "TRUE"
        B_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PI_FINE_DELAY = 33
        B_PI_SYNC_IN_DIV_RST = "TRUE"
        C_PI_FREQ_REF_DIV = "NONE"
        C_PI_CLKOUT_DIV = 2
        C_PI_BURST_MODE = "TRUE"
        C_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PI_FINE_DELAY = 33
        C_PI_SYNC_IN_DIV_RST = "TRUE"
        D_PI_FREQ_REF_DIV = "NONE"
        D_PI_CLKOUT_DIV = 2
        D_PI_BURST_MODE = "TRUE"
        D_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PI_FINE_DELAY = 33
        D_PI_SYNC_IN_DIV_RST = "TRUE"
        A_PO_CLKOUT_DIV = 2
        A_PO_FINE_DELAY = 60
        A_PO_COARSE_DELAY = 0
        A_PO_OCLK_DELAY = 34
        A_PO_OCLKDELAY_INV = "TRUE"
        A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PO_SYNC_IN_DIV_RST = "TRUE"
        B_PO_CLKOUT_DIV = 2
        B_PO_FINE_DELAY = 60
        B_PO_COARSE_DELAY = 0
        B_PO_OCLK_DELAY = 34
        B_PO_OCLKDELAY_INV = "TRUE"
        B_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PO_SYNC_IN_DIV_RST = "TRUE"
        C_PO_CLKOUT_DIV = 2
        C_PO_FINE_DELAY = 60
        C_PO_COARSE_DELAY = 0
        C_PO_OCLK_DELAY = 34
        C_PO_OCLKDELAY_INV = "TRUE"
        C_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PO_SYNC_IN_DIV_RST = "TRUE"
        D_PO_CLKOUT_DIV = 2
        D_PO_FINE_DELAY = 60
        D_PO_COARSE_DELAY = 0
        D_PO_OCLK_DELAY = 34
        D_PO_OCLKDELAY_INV = "TRUE"
        D_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PO_SYNC_IN_DIV_RST = "TRUE"
        A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        A_IDELAYE2_IDELAY_VALUE = 0
        B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        B_IDELAYE2_IDELAY_VALUE = 0
        C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        C_IDELAYE2_IDELAY_VALUE = 0
        D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        D_IDELAYE2_IDELAY_VALUE = 0
        PC_BURST_MODE = "TRUE"
        PC_DATA_CTL_N = 4'b1111
        PC_CMD_OFFSET = 8
        PC_RD_CMD_OFFSET_0 = 10
        PC_RD_CMD_OFFSET_1 = 10
        PC_RD_CMD_OFFSET_2 = 10
        PC_RD_CMD_OFFSET_3 = 10
        PC_CO_DURATION = 1
        PC_DI_DURATION = 1
        PC_DO_DURATION = 1
        PC_RD_DURATION_0 = 6
        PC_RD_DURATION_1 = 6
        PC_RD_DURATION_2 = 6
        PC_RD_DURATION_3 = 6
        PC_WR_CMD_OFFSET_0 = 8
        PC_WR_CMD_OFFSET_1 = 8
        PC_WR_CMD_OFFSET_2 = 8
        PC_WR_CMD_OFFSET_3 = 8
        PC_WR_DURATION_0 = 7
        PC_WR_DURATION_1 = 7
        PC_WR_DURATION_2 = 7
        PC_WR_DURATION_3 = 7
        PC_AO_WRLVL_EN = 0
        PC_AO_TOGGLE = 1
        PC_FOUR_WINDOW_CLOCKS = 63
        PC_EVENTS_DELAY = 18
        PC_PHY_COUNT_EN = "FALSE"
        PC_SYNC_MODE = "FALSE"
        PC_DISABLE_SEQ_MATCH = "TRUE"
        PC_MULTI_REGION = "TRUE"
        A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_OUTPUT_DISABLE = "TRUE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        A_OS_DATA_RATE = "UNDECLARED"
        A_OS_DATA_WIDTH = "UNDECLARED"
        B_OS_DATA_RATE = "UNDECLARED"
        B_OS_DATA_WIDTH = "UNDECLARED"
        C_OS_DATA_RATE = "UNDECLARED"
        C_OS_DATA_WIDTH = "UNDECLARED"
        D_OS_DATA_RATE = "UNDECLARED"
        D_OS_DATA_WIDTH = "UNDECLARED"
        A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_SYNCHRONOUS_MODE = "FALSE"
        HIGHEST_LANE = 4
        N_CTL_LANES = 32'b00000000000000000000000000000000
        N_BYTE_LANES = 32'b00000000000000000000000000000100
        N_DATA_LANES = 32'b00000000000000000000000000000100
        AUXOUT_WIDTH = 4
        LP_DDR_CK_WIDTH = 2
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <A_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <A_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <A_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <B_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <B_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <B_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <C_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <C_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <C_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <D_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <D_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <D_po_fine_inc>.
WARNING:Xst:647 - Input <phy_ctl_wd<22:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_refclk_div4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_sink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_zero_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <rclk> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_a_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_a_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_a_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <rclk> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_a_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <rclk> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_a_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
    Register <D_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Register <C_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Register <B_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Found 1-bit register for signal <rst_out>.
    Found 1-bit register for signal <rst_primitives>.
    Found 1-bit register for signal <A_rst_primitives>.
    Found 31-bit register for signal <rclk_delay<30:0>>.
    Found 1-bit register for signal <mcGo>.
    Found 1-bit register for signal <po_coarse_overflow>.
    Found 1-bit register for signal <po_fine_overflow>.
    Found 9-bit register for signal <po_counter_read_val>.
    Found 1-bit register for signal <pi_fine_overflow>.
    Found 6-bit register for signal <pi_counter_read_val>.
    Found 1-bit register for signal <pi_phase_locked>.
    Found 1-bit register for signal <pi_dqs_found>.
    Found 1-bit register for signal <pi_dqs_out_of_range>.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_coarse_overflow_Mux_21_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_fine_overflow_Mux_22_o> created at line 1493.
    Found 9-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_counter_read_val[8]_wide_mux_23_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_fine_overflow_Mux_24_o> created at line 1493.
    Found 6-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_counter_read_val[5]_wide_mux_25_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_phase_locked_Mux_26_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_found_Mux_27_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_out_of_range_Mux_28_o> created at line 1493.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred 230 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_4lanes_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "A"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b000000010000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_if_post_fifo>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_if_post_fifo.v".
        TCQ = 25
        DEPTH = 4
        WIDTH = 80
    Set property "syn_maxfan = 3" for signal <my_empty>.
    Set property "KEEP = TRUE" for signal <my_empty>.
    Set property "MAX_FANOUT = 3" for signal <my_empty>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_en>.
    Set property "MAX_FANOUT = 10" for signal <wr_en>.
    Set property "syn_maxfan = 10" for signal <wr_en>.
    Found 4x80-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 2-bit register for signal <my_full>.
    Found 2-bit register for signal <rd_ptr>.
    Found 2-bit register for signal <wr_ptr>.
    Found 5-bit register for signal <my_empty>.
    Found 2-bit adder for signal <rd_ptr[1]_GND_52_o_add_2_OUT> created at line 106.
    Found 2-bit adder for signal <wr_ptr[1]_GND_52_o_add_3_OUT> created at line 107.
    Found 2-bit comparator equal for signal <wr_ptr[1]_rd_ptr[1]_equal_6_o> created at line 114
    Found 2-bit comparator equal for signal <rd_ptr[1]_wr_ptr[1]_equal_11_o> created at line 130
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_if_post_fifo> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_of_pre_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_of_pre_fifo.v".
        TCQ = 25
        DEPTH = 9
        WIDTH = 80
    Set property "syn_maxfan = 3" for signal <my_empty<8>>.
    Set property "KEEP = TRUE" for signal <my_empty<8>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<8>>.
    Set property "syn_maxfan = 3" for signal <my_empty<7>>.
    Set property "KEEP = TRUE" for signal <my_empty<7>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<7>>.
    Set property "syn_maxfan = 3" for signal <my_empty<6>>.
    Set property "KEEP = TRUE" for signal <my_empty<6>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<6>>.
    Set property "syn_maxfan = 3" for signal <my_empty<5>>.
    Set property "KEEP = TRUE" for signal <my_empty<5>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<5>>.
    Set property "syn_maxfan = 3" for signal <my_empty<4>>.
    Set property "KEEP = TRUE" for signal <my_empty<4>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<4>>.
    Set property "syn_maxfan = 3" for signal <my_empty<3>>.
    Set property "KEEP = TRUE" for signal <my_empty<3>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<3>>.
    Set property "syn_maxfan = 3" for signal <my_empty<2>>.
    Set property "KEEP = TRUE" for signal <my_empty<2>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<2>>.
    Set property "syn_maxfan = 3" for signal <my_empty<1>>.
    Set property "KEEP = TRUE" for signal <my_empty<1>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<1>>.
    Set property "syn_maxfan = 3" for signal <my_empty<0>>.
    Set property "KEEP = TRUE" for signal <my_empty<0>>.
    Set property "MAX_FANOUT = 3" for signal <my_empty<0>>.
    Set property "syn_maxfan = 3" for signal <my_full>.
    Set property "KEEP = TRUE" for signal <my_full>.
    Set property "MAX_FANOUT = 3" for signal <my_full>.
    Set property "syn_maxfan = 10" for signal <rd_ptr>.
    Set property "KEEP = TRUE" for signal <rd_ptr>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr>.
    Set property "syn_maxfan = 10" for signal <wr_ptr>.
    Set property "KEEP = TRUE" for signal <wr_ptr>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr>.
    Set property "syn_maxfan = 10" for signal <rd_ptr_timing>.
    Set property "KEEP = TRUE" for signal <rd_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <rd_ptr_timing>.
    Set property "syn_maxfan = 10" for signal <wr_ptr_timing>.
    Set property "KEEP = TRUE" for signal <wr_ptr_timing>.
    Set property "MAX_FANOUT = 10" for signal <wr_ptr_timing>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 9x80-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 4-bit register for signal <rd_ptr_timing>.
    Found 1-bit register for signal <my_empty<8>>.
    Found 1-bit register for signal <my_empty<7>>.
    Found 1-bit register for signal <my_empty<6>>.
    Found 1-bit register for signal <my_empty<5>>.
    Found 1-bit register for signal <my_empty<4>>.
    Found 1-bit register for signal <my_empty<3>>.
    Found 1-bit register for signal <my_empty<2>>.
    Found 1-bit register for signal <my_empty<1>>.
    Found 1-bit register for signal <my_empty<0>>.
    Found 4-bit register for signal <wr_ptr>.
    Found 4-bit register for signal <wr_ptr_timing>.
    Found 6-bit register for signal <my_full>.
    Found 5-bit register for signal <entry_cnt>.
    Found 4-bit register for signal <rd_ptr>.
    Found 5-bit subtractor for signal <entry_cnt[4]_GND_53_o_sub_47_OUT> created at line 205.
    Found 5-bit adder for signal <n0139> created at line 129.
    Found 5-bit adder for signal <n0141> created at line 168.
    Found 5-bit adder for signal <entry_cnt[4]_GND_53_o_add_45_OUT> created at line 203.
    Found 4-bit comparator equal for signal <nxt_rd_ptr[3]_wr_ptr_timing[3]_equal_23_o> created at line 163
    Found 4-bit comparator equal for signal <nxt_wr_ptr[3]_rd_ptr_timing[3]_equal_40_o> created at line 194
    Found 5-bit comparator lessequal for signal <n0106> created at line 208
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_of_pre_fifo_3> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <n0133> created at line 0.
    Found 9-bit adder for signal <GND_54_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0137> created at line 0.
    Found 8-bit adder for signal <GND_54_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0141> created at line 0.
    Found 7-bit adder for signal <GND_54_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <n0145> created at line 0.
    Found 6-bit adder for signal <GND_54_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <n0149> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <n0153> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_54_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b000000010000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[0].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "B"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b000111111111
        BITLANES_OUTONLY = 12'b000000100000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<9:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b000111111111
        BITLANES_OUTONLY = 12'b000000100000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[0].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "C"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b000111111111
        BITLANES_OUTONLY = 12'b000000010000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b000111111111
        BITLANES_OUTONLY = 12'b000000010000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[0].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "D"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000001000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000001000000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_4lanes_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v".
        GENERATE_IDELAYCTRL = "FALSE"
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000010
        NUM_DDR_CK = 1
        BYTE_LANES = 4'b1110
        DATA_CTL_N = 4'b0000
        BITLANES = 48'b111111111110111100110000110010110100000000000000
        BITLANES_OUTONLY = 48'b000000000000000000000000000000000000000000000000
        LANE_REMAP = 16'b0011001000010000
        LAST_BANK = "FALSE"
        USE_PRE_POST_FIFO = "TRUE"
        RCLK_SELECT_LANE = "B"
        TCK = 2500
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PO_FINE_DELAY = 60
        PI_SEL_CLK_OFFSET = 6
        PC_CLK_RATIO = 4
        A_PI_FREQ_REF_DIV = "NONE"
        A_PI_CLKOUT_DIV = 2
        A_PI_BURST_MODE = "TRUE"
        A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PI_FINE_DELAY = 40
        A_PI_SYNC_IN_DIV_RST = "TRUE"
        B_PI_FREQ_REF_DIV = "NONE"
        B_PI_CLKOUT_DIV = 2
        B_PI_BURST_MODE = "TRUE"
        B_PI_OUTPUT_CLK_SRC = "DELAYED_MEM_REF"
        B_PI_FINE_DELAY = 40
        B_PI_SYNC_IN_DIV_RST = "TRUE"
        C_PI_FREQ_REF_DIV = "NONE"
        C_PI_CLKOUT_DIV = 2
        C_PI_BURST_MODE = "TRUE"
        C_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PI_FINE_DELAY = 40
        C_PI_SYNC_IN_DIV_RST = "TRUE"
        D_PI_FREQ_REF_DIV = "NONE"
        D_PI_CLKOUT_DIV = 2
        D_PI_BURST_MODE = "TRUE"
        D_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PI_FINE_DELAY = 40
        D_PI_SYNC_IN_DIV_RST = "TRUE"
        A_PO_CLKOUT_DIV = 4
        A_PO_FINE_DELAY = 60
        A_PO_COARSE_DELAY = 0
        A_PO_OCLK_DELAY = 34
        A_PO_OCLKDELAY_INV = "TRUE"
        A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PO_SYNC_IN_DIV_RST = "TRUE"
        B_PO_CLKOUT_DIV = 4
        B_PO_FINE_DELAY = 60
        B_PO_COARSE_DELAY = 0
        B_PO_OCLK_DELAY = 34
        B_PO_OCLKDELAY_INV = "TRUE"
        B_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PO_SYNC_IN_DIV_RST = "TRUE"
        C_PO_CLKOUT_DIV = 4
        C_PO_FINE_DELAY = 60
        C_PO_COARSE_DELAY = 0
        C_PO_OCLK_DELAY = 34
        C_PO_OCLKDELAY_INV = "TRUE"
        C_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PO_SYNC_IN_DIV_RST = "TRUE"
        D_PO_CLKOUT_DIV = 4
        D_PO_FINE_DELAY = 60
        D_PO_COARSE_DELAY = 0
        D_PO_OCLK_DELAY = 34
        D_PO_OCLKDELAY_INV = "TRUE"
        D_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PO_SYNC_IN_DIV_RST = "TRUE"
        A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        A_IDELAYE2_IDELAY_VALUE = 0
        B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        B_IDELAYE2_IDELAY_VALUE = 0
        C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        C_IDELAYE2_IDELAY_VALUE = 0
        D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        D_IDELAYE2_IDELAY_VALUE = 0
        PC_BURST_MODE = "TRUE"
        PC_DATA_CTL_N = 4'b0000
        PC_CMD_OFFSET = 8
        PC_RD_CMD_OFFSET_0 = 10
        PC_RD_CMD_OFFSET_1 = 10
        PC_RD_CMD_OFFSET_2 = 10
        PC_RD_CMD_OFFSET_3 = 10
        PC_CO_DURATION = 1
        PC_DI_DURATION = 1
        PC_DO_DURATION = 1
        PC_RD_DURATION_0 = 6
        PC_RD_DURATION_1 = 6
        PC_RD_DURATION_2 = 6
        PC_RD_DURATION_3 = 6
        PC_WR_CMD_OFFSET_0 = 8
        PC_WR_CMD_OFFSET_1 = 8
        PC_WR_CMD_OFFSET_2 = 8
        PC_WR_CMD_OFFSET_3 = 8
        PC_WR_DURATION_0 = 7
        PC_WR_DURATION_1 = 7
        PC_WR_DURATION_2 = 7
        PC_WR_DURATION_3 = 7
        PC_AO_WRLVL_EN = 0
        PC_AO_TOGGLE = 1
        PC_FOUR_WINDOW_CLOCKS = 63
        PC_EVENTS_DELAY = 18
        PC_PHY_COUNT_EN = "FALSE"
        PC_SYNC_MODE = "FALSE"
        PC_DISABLE_SEQ_MATCH = "TRUE"
        PC_MULTI_REGION = "TRUE"
        A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_OUTPUT_DISABLE = "TRUE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        A_OS_DATA_RATE = "UNDECLARED"
        A_OS_DATA_WIDTH = "UNDECLARED"
        B_OS_DATA_RATE = "UNDECLARED"
        B_OS_DATA_WIDTH = "UNDECLARED"
        C_OS_DATA_RATE = "UNDECLARED"
        C_OS_DATA_WIDTH = "UNDECLARED"
        D_OS_DATA_RATE = "UNDECLARED"
        D_OS_DATA_WIDTH = "UNDECLARED"
        A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_SYNCHRONOUS_MODE = "FALSE"
        HIGHEST_LANE = 4
        N_CTL_LANES = 32'b00000000000000000000000000000011
        N_BYTE_LANES = 32'b00000000000000000000000000000011
        N_DATA_LANES = 32'b00000000000000000000000000000000
        AUXOUT_WIDTH = 4
        LP_DDR_CK_WIDTH = 2
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <A_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <A_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <A_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <B_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <B_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <B_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <C_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <C_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <C_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <D_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <D_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <D_po_fine_inc>.
WARNING:Xst:647 - Input <phy_dout<79:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ctl_wd<22:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dq_in<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_dqs_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_refclk_div4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_sink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <phy_din> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_a_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <phy_din> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <rclk> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_a_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <phy_din> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <rclk> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_a_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pre_fifo_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <mem_dq_out<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dq_ts<11:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_out<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mem_dqs_ts<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <A_pi_dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <D_rst_primitives> equivalent to <B_rst_primitives> has been removed
    Register <C_rst_primitives> equivalent to <B_rst_primitives> has been removed
    Found 1-bit register for signal <rst_out>.
    Found 1-bit register for signal <rst_primitives>.
    Found 1-bit register for signal <B_rst_primitives>.
    Found 31-bit register for signal <rclk_delay<30:0>>.
    Found 1-bit register for signal <mcGo>.
    Found 1-bit register for signal <po_coarse_overflow>.
    Found 1-bit register for signal <po_fine_overflow>.
    Found 9-bit register for signal <po_counter_read_val>.
    Found 1-bit register for signal <pi_fine_overflow>.
    Found 6-bit register for signal <pi_counter_read_val>.
    Found 1-bit register for signal <pi_phase_locked>.
    Found 1-bit register for signal <pi_dqs_found>.
    Found 1-bit register for signal <pi_dqs_out_of_range>.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_coarse_overflow_Mux_24_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_fine_overflow_Mux_25_o> created at line 1493.
    Found 9-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_counter_read_val[8]_wide_mux_26_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_fine_overflow_Mux_27_o> created at line 1493.
    Found 6-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_counter_read_val[5]_wide_mux_28_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_phase_locked_Mux_29_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_found_Mux_30_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_out_of_range_Mux_31_o> created at line 1493.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred 179 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_4lanes_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "B"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b110010110100
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000010
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_MEM_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_5> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b110010110100
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<27:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<39:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<9:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<1:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_5> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "C"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b111100110000
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000010
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_6> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b111100110000
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<7:6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_6> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "D"
        PO_DATA_CTL = "FALSE"
        BITLANES = 12'b111111111110
        BITLANES_OUTONLY = 12'b000000000000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000010
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 40
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 4
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_lanes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <byte_rd_en_oth_banks> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_en_calib> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_empty_def> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_data_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_rst_dqs_find> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_fine_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_load_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_counter_read_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <iserdes_dout> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v" line 629: Output port <dqs_to_phaser> of the instance <ddr_byte_group_io> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pi_counter_read_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_iserdes_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pi_fine_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqs_out_of_range> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <iserdes_clkdiv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_lane_7> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b111111111110
        BITLANES_OUTONLY = 12'b000000000000
        PO_DATA_CTL = "FALSE"
        OSERDES_DATA_RATE = "SDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
WARNING:Xst:647 - Input <mem_dq_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqsts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dqts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkdiv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_clk_delayed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelay_ld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <iserdes_dout> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqs_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqsts_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_byte_group_io_7> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_4lanes_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v".
        GENERATE_IDELAYCTRL = "FALSE"
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        NUM_DDR_CK = 1
        BYTE_LANES = 4'b1111
        DATA_CTL_N = 4'b1111
        BITLANES = 48'b001111111110001111111110001110111111001011111111
        BITLANES_OUTONLY = 48'b000000100000000000001000000000000010000000000001
        LANE_REMAP = 16'b0011001000010000
        LAST_BANK = "FALSE"
        USE_PRE_POST_FIFO = "TRUE"
        RCLK_SELECT_LANE = "B"
        TCK = 2500
        SYNTHESIS = "TRUE"
        PO_CTL_COARSE_BYPASS = "FALSE"
        PO_FINE_DELAY = 60
        PI_SEL_CLK_OFFSET = 6
        PC_CLK_RATIO = 4
        A_PI_FREQ_REF_DIV = "NONE"
        A_PI_CLKOUT_DIV = 2
        A_PI_BURST_MODE = "TRUE"
        A_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PI_FINE_DELAY = 33
        A_PI_SYNC_IN_DIV_RST = "TRUE"
        B_PI_FREQ_REF_DIV = "NONE"
        B_PI_CLKOUT_DIV = 2
        B_PI_BURST_MODE = "TRUE"
        B_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PI_FINE_DELAY = 33
        B_PI_SYNC_IN_DIV_RST = "TRUE"
        C_PI_FREQ_REF_DIV = "NONE"
        C_PI_CLKOUT_DIV = 2
        C_PI_BURST_MODE = "TRUE"
        C_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PI_FINE_DELAY = 33
        C_PI_SYNC_IN_DIV_RST = "TRUE"
        D_PI_FREQ_REF_DIV = "NONE"
        D_PI_CLKOUT_DIV = 2
        D_PI_BURST_MODE = "TRUE"
        D_PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PI_FINE_DELAY = 33
        D_PI_SYNC_IN_DIV_RST = "TRUE"
        A_PO_CLKOUT_DIV = 2
        A_PO_FINE_DELAY = 60
        A_PO_COARSE_DELAY = 0
        A_PO_OCLK_DELAY = 34
        A_PO_OCLKDELAY_INV = "TRUE"
        A_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        A_PO_SYNC_IN_DIV_RST = "TRUE"
        B_PO_CLKOUT_DIV = 2
        B_PO_FINE_DELAY = 60
        B_PO_COARSE_DELAY = 0
        B_PO_OCLK_DELAY = 34
        B_PO_OCLKDELAY_INV = "TRUE"
        B_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        B_PO_SYNC_IN_DIV_RST = "TRUE"
        C_PO_CLKOUT_DIV = 2
        C_PO_FINE_DELAY = 60
        C_PO_COARSE_DELAY = 0
        C_PO_OCLK_DELAY = 34
        C_PO_OCLKDELAY_INV = "TRUE"
        C_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        C_PO_SYNC_IN_DIV_RST = "TRUE"
        D_PO_CLKOUT_DIV = 2
        D_PO_FINE_DELAY = 60
        D_PO_COARSE_DELAY = 0
        D_PO_OCLK_DELAY = 34
        D_PO_OCLKDELAY_INV = "TRUE"
        D_PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        D_PO_SYNC_IN_DIV_RST = "TRUE"
        A_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        A_IDELAYE2_IDELAY_VALUE = 0
        B_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        B_IDELAYE2_IDELAY_VALUE = 0
        C_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        C_IDELAYE2_IDELAY_VALUE = 0
        D_IDELAYE2_IDELAY_TYPE = "VARIABLE"
        D_IDELAYE2_IDELAY_VALUE = 0
        PC_BURST_MODE = "TRUE"
        PC_DATA_CTL_N = 4'b1111
        PC_CMD_OFFSET = 8
        PC_RD_CMD_OFFSET_0 = 10
        PC_RD_CMD_OFFSET_1 = 10
        PC_RD_CMD_OFFSET_2 = 10
        PC_RD_CMD_OFFSET_3 = 10
        PC_CO_DURATION = 1
        PC_DI_DURATION = 1
        PC_DO_DURATION = 1
        PC_RD_DURATION_0 = 6
        PC_RD_DURATION_1 = 6
        PC_RD_DURATION_2 = 6
        PC_RD_DURATION_3 = 6
        PC_WR_CMD_OFFSET_0 = 8
        PC_WR_CMD_OFFSET_1 = 8
        PC_WR_CMD_OFFSET_2 = 8
        PC_WR_CMD_OFFSET_3 = 8
        PC_WR_DURATION_0 = 7
        PC_WR_DURATION_1 = 7
        PC_WR_DURATION_2 = 7
        PC_WR_DURATION_3 = 7
        PC_AO_WRLVL_EN = 0
        PC_AO_TOGGLE = 1
        PC_FOUR_WINDOW_CLOCKS = 63
        PC_EVENTS_DELAY = 18
        PC_PHY_COUNT_EN = "FALSE"
        PC_SYNC_MODE = "FALSE"
        PC_DISABLE_SEQ_MATCH = "TRUE"
        PC_MULTI_REGION = "TRUE"
        A_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_OF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_OUTPUT_DISABLE = "TRUE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        A_OS_DATA_RATE = "UNDECLARED"
        A_OS_DATA_WIDTH = "UNDECLARED"
        B_OS_DATA_RATE = "UNDECLARED"
        B_OS_DATA_WIDTH = "UNDECLARED"
        C_OS_DATA_RATE = "UNDECLARED"
        C_OS_DATA_WIDTH = "UNDECLARED"
        D_OS_DATA_RATE = "UNDECLARED"
        D_OS_DATA_WIDTH = "UNDECLARED"
        A_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        B_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        C_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        D_IF_ARRAY_MODE = "ARRAY_MODE_8_X_4"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_SYNCHRONOUS_MODE = "FALSE"
        HIGHEST_LANE = 4
        N_CTL_LANES = 32'b00000000000000000000000000000000
        N_BYTE_LANES = 32'b00000000000000000000000000000100
        N_DATA_LANES = 32'b00000000000000000000000000000100
        AUXOUT_WIDTH = 4
        LP_DDR_CK_WIDTH = 2
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <A_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <A_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <A_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <B_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <B_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <B_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <C_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <C_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <C_po_fine_inc>.
    Set property "syn_maxfan = 3" for signal <D_po_fine_inc>.
    Set property "KEEP = TRUE" for signal <D_po_fine_inc>.
    Set property "MAX_FANOUT = 3" for signal <D_po_fine_inc>.
WARNING:Xst:647 - Input <phy_ctl_wd<22:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_refclk_div4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_sink> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_zero_ctrl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <rclk> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_a_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <if_full> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_a_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <of_empty> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 938: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_A.ddr_byte_lane_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_a_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <if_full> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_a_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <of_empty> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1070: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_B.ddr_byte_lane_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <rclk> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_a_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <if_full> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_a_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <of_empty> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1201: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_C.ddr_byte_lane_C> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <rclk> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_a_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <if_full> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_a_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <of_empty> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_4lanes.v" line 1333: Output port <pi_iserdes_rst> of the instance <ddr_byte_lane_D.ddr_byte_lane_D> is unconnected or connected to loadless signal.
    Register <D_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Register <C_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Register <B_rst_primitives> equivalent to <A_rst_primitives> has been removed
    Found 1-bit register for signal <rst_out>.
    Found 1-bit register for signal <rst_primitives>.
    Found 1-bit register for signal <A_rst_primitives>.
    Found 31-bit register for signal <rclk_delay<30:0>>.
    Found 1-bit register for signal <mcGo>.
    Found 1-bit register for signal <po_coarse_overflow>.
    Found 1-bit register for signal <po_fine_overflow>.
    Found 9-bit register for signal <po_counter_read_val>.
    Found 1-bit register for signal <pi_fine_overflow>.
    Found 6-bit register for signal <pi_counter_read_val>.
    Found 1-bit register for signal <pi_phase_locked>.
    Found 1-bit register for signal <pi_dqs_found>.
    Found 1-bit register for signal <pi_dqs_out_of_range>.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_coarse_overflow_Mux_21_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_fine_overflow_Mux_22_o> created at line 1493.
    Found 9-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_po_counter_read_val[8]_wide_mux_23_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_fine_overflow_Mux_24_o> created at line 1493.
    Found 6-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_counter_read_val[5]_wide_mux_25_OUT> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_phase_locked_Mux_26_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_found_Mux_27_o> created at line 1493.
    Found 1-bit 4-to-1 multiplexer for signal <calib_sel[1]_D_pi_dqs_out_of_range_Mux_28_o> created at line 1493.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred 230 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_4lanes_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "A"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b000000000001
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_8> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001011111111
        BITLANES_OUTONLY = 12'b000000000001
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<35:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_8> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "B"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001110111111
        BITLANES_OUTONLY = 12'b000000000010
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<4:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<9:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_9> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001110111111
        BITLANES_OUTONLY = 12'b000000000010
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[0].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<27:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_9> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "C"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000001000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_10> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_10>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000001000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[5].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_10> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_lane_11>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_lane.v".
        ABCD = "D"
        PO_DATA_CTL = "TRUE"
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000100000
        BYTELANES_DDR_CK = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        RCLK_SELECT_LANE = "B"
        PC_CLK_RATIO = 4
        USE_PRE_POST_FIFO = "TRUE"
        OF_ALMOST_EMPTY_VALUE = 1
        OF_ALMOST_FULL_VALUE = 1
        OF_ARRAY_MODE = "UNDECLARED"
        OF_OUTPUT_DISABLE = "FALSE"
        OF_SYNCHRONOUS_MODE = "FALSE"
        IF_ALMOST_EMPTY_VALUE = 1
        IF_ALMOST_FULL_VALUE = 1
        IF_ARRAY_MODE = "UNDECLARED"
        IF_SYNCHRONOUS_MODE = "FALSE"
        PI_BURST_MODE = "TRUE"
        PI_CLKOUT_DIV = 2
        PI_FREQ_REF_DIV = "NONE"
        PI_FINE_DELAY = 33
        PI_OUTPUT_CLK_SRC = "DELAYED_REF"
        PI_SEL_CLK_OFFSET = 6
        PI_SYNC_IN_DIV_RST = "TRUE"
        PO_CLKOUT_DIV = 2
        PO_FINE_DELAY = 60
        PO_COARSE_BYPASS = "FALSE"
        PO_COARSE_DELAY = 0
        PO_OCLK_DELAY = 34
        PO_OCLKDELAY_INV = "TRUE"
        PO_OUTPUT_CLK_SRC = "DELAYED_REF"
        PO_SYNC_IN_DIV_RST = "TRUE"
        OSERDES_DATA_RATE = "UNDECLARED"
        OSERDES_DATA_WIDTH = "UNDECLARED"
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BANK_TYPE = "HP_IO"
        TCK = 2500
        SYNTHESIS = "TRUE"
        BUS_WIDTH = 12
        MSB_BURST_PEND_PO = 3
        MSB_BURST_PEND_PI = 7
        MSB_RANK_SEL_I = 15
        PHASER_CTL_BUS_WIDTH = 16
        CKE_ODT_AUX = "FALSE"
    Set property "syn_maxfan = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <if_empty_r>.
    Set property "MAX_FANOUT = 3" for signal <if_empty_r>.
    Set property "KEEP = TRUE" for signal <ififo_rd_en_in>.
    Set property "MAX_FANOUT = 10" for signal <ififo_rd_en_in>.
    Set property "syn_maxfan = 10" for signal <ififo_rd_en_in>.
WARNING:Xst:647 - Input <phaser_ctl_bus<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phaser_ctl_bus<13:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_cmd_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dummy_i5> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dummy_i6> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <of_dqbus<47:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ofifo_rst>.
    Found 80-bit register for signal <rd_data_r>.
    Found 4-bit register for signal <if_empty_r>.
    Found 1-bit register for signal <ififo_rst>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_byte_lane_11> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_byte_group_io_11>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_byte_group_io.v".
        BITLANES = 12'b001111111110
        BITLANES_OUTONLY = 12'b000000100000
        PO_DATA_CTL = "TRUE"
        OSERDES_DATA_RATE = "DDR"
        OSERDES_DATA_WIDTH = 4
        IDELAYE2_IDELAY_TYPE = "VARIABLE"
        IDELAYE2_IDELAY_VALUE = 0
        IODELAY_GRP = "DDR3_SDRAM"
        BUS_WIDTH = 12
        SYNTHESIS = "TRUE"
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[1].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[2].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[3].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[4].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[6].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[7].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[8].iserdes_dq_.idelaye2>.
    Set property "IODELAY_GROUP = DDR3_SDRAM" for instance <input_[9].iserdes_dq_.idelaye2>.
WARNING:Xst:647 - Input <oserdes_dqsts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oserdes_dq<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iserdes_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <idelayctrl_refclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <oserdes_dq_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dq_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<11:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oserdes_dqts_buf<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst_r2>.
    Found 1-bit register for signal <rst_r3>.
    Found 1-bit register for signal <rst_r4>.
    Found 1-bit register for signal <idelay_ld_rst>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_byte_group_io_11> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_calib_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v".
        TCQ = 100
        nCK_PER_CLK = 4
        tCK = 2500
        CLK_PERIOD = 10000
        N_CTL_LANES = 32'b00000000000000000000000000000011
        DRAM_TYPE = "DDR3"
        PRBS_WIDTH = 8
        HIGHEST_LANE = 12
        HIGHEST_BANK = 3
        BANK_TYPE = "HP_IO"
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        DQS_BYTE_MAP = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100001001000100010001100000011000000100000000100000000
        CTL_BYTE_LANE = 8'b00111001
        CTL_BANK = 3'b001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CA_MIRROR = "OFF"
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 14
        RANKS = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DDR2_DQSN_ENABLE = "YES"
        PER_BIT_DESKEW = "OFF"
        NUM_DQSFOUND_CAL = 1020
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        AL = "0"
        TEST_AL = "0"
        ADDR_CMD_MODE = "1T"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        USE_ODT_PORT = 1
        WRLVL = "ON"
        PRE_REV3ES = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        CKE_ODT_AUX = "FALSE"
        DEBUG_PORT = "OFF"
    Set property "syn_maxfan = 10" for signal <calib_sel>.
    Set property "KEEP = TRUE" for signal <calib_sel>.
    Set property "MAX_FANOUT = 10" for signal <calib_sel>.
    Set property "syn_maxfan = 10" for signal <calib_zero_inputs>.
    Set property "KEEP = TRUE" for signal <calib_zero_inputs>.
    Set property "MAX_FANOUT = 10" for signal <calib_zero_inputs>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<2>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<2>>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<1>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<1>>.
    Set property "syn_maxfan = 3" for signal <po_sel_stg2stg3<0>>.
    Set property "KEEP = TRUE" for signal <po_sel_stg2stg3<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_sel_stg2stg3<0>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<2>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<2>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<1>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<1>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_c_incdec<0>>.
    Set property "KEEP = TRUE" for signal <po_stg2_c_incdec<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_c_incdec<0>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<2>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<2>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<1>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<1>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_c<0>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_c<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_c<0>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<2>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<2>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<1>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<1>>.
    Set property "syn_maxfan = 3" for signal <po_stg2_f_incdec<0>>.
    Set property "KEEP = TRUE" for signal <po_stg2_f_incdec<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_stg2_f_incdec<0>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<2>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<2>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<2>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<1>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<1>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<1>>.
    Set property "syn_maxfan = 3" for signal <po_en_stg2_f<0>>.
    Set property "KEEP = TRUE" for signal <po_en_stg2_f<0>>.
    Set property "MAX_FANOUT = 3" for signal <po_en_stg2_f<0>>.
    Set property "syn_maxfan = 10" for signal <calib_in_common>.
    Set property "KEEP = TRUE" for signal <calib_in_common>.
    Set property "MAX_FANOUT = 10" for signal <calib_in_common>.
    Set property "syn_maxfan = 10" for signal <init_calib_complete>.
    Set property "KEEP = TRUE" for signal <init_calib_complete>.
    Set property "MAX_FANOUT = 10" for signal <init_calib_complete>.
    Set property "syn_maxfan = 30" for signal <idelay_inc_r2>.
    Set property "KEEP = TRUE" for signal <idelay_inc_r2>.
    Set property "MAX_FANOUT = 30" for signal <idelay_inc_r2>.
WARNING:Xst:647 - Input <pi_phaselocked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_found_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pi_dqs_found_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tg_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1090: Output port <tg_timer_done> of the instance <u_ddr_phy_init> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1090: Output port <no_rst_tg_mc> of the instance <u_ddr_phy_init> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1262: Output port <phy_ctl_rdy_dly> of the instance <mb_wrlvl_inst.u_ddr_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1462: Output port <dqsfound_retry_done> of the instance <dqsfind_calib_right.u_ddr_phy_dqs_found_cal> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1580: Output port <rdlvl_stg1_err> of the instance <u_ddr_phy_rdlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_calib_top.v" line 1580: Output port <rdlvl_assrt_common> of the instance <u_ddr_phy_rdlvl> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <phy_if_reset>.
    Found 1-bit register for signal <tempmon_pi_f_inc_r>.
    Found 1-bit register for signal <tempmon_pi_f_en_r>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r1>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r2>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r3>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r4>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r5>.
    Found 1-bit register for signal <ck_addr_cmd_delay_done_r6>.
    Found 4-bit register for signal <byte_sel_cnt>.
    Found 3-bit register for signal <ctl_lane_sel>.
    Found 1-bit register for signal <calib_in_common>.
    Found 6-bit register for signal <calib_sel>.
    Found 3-bit register for signal <calib_zero_inputs>.
    Found 1-bit register for signal <rdlvl_stg1_done_r1>.
    Found 1-bit register for signal <prbs_rdlvl_done_r1>.
    Found 1-bit register for signal <reset_if_r1>.
    Found 1-bit register for signal <reset_if_r2>.
    Found 1-bit register for signal <reset_if_r3>.
    Found 1-bit register for signal <reset_if_r4>.
    Found 1-bit register for signal <reset_if_r5>.
    Found 1-bit register for signal <reset_if_r6>.
    Found 1-bit register for signal <reset_if_r7>.
    Found 1-bit register for signal <reset_if_r8>.
    Found 1-bit register for signal <reset_if_r9>.
    Found 1-bit register for signal <reset_if>.
    Found 1-bit register for signal <idelay_ce_r1>.
    Found 1-bit register for signal <idelay_ce_r2>.
    Found 1-bit register for signal <idelay_inc_r1>.
    Found 1-bit register for signal <idelay_inc_r2>.
    Found 1-bit register for signal <init_calib_complete>.
    Found 8-bit adder for signal <n0354> created at line 927.
    Found 14-bit shifter logical right for signal <n0331> created at line 880
    Found 286-bit shifter logical right for signal <n0333> created at line 926
    Found 285-bit shifter logical right for signal <n0335> created at line 927
    Found 3-bit comparator lessequal for signal <n0158> created at line 931
    WARNING:Xst:2404 -  FFs/Latches <calib_zero_ctrl<1:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_pi_f_inc_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_pi_f_en_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_sel_pi_incdec_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_po_f_inc_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_po_f_stg23_sel_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_po_f_en_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_sel_po_incdec_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_calib_top>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <mig_7series_v1_9_ddr_calib_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_prbs_gen>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_prbs_gen.v".
        TCQ = 100
        PRBS_WIDTH = 64
    Found 7-bit register for signal <sample_cnt_r>.
    Found 1-bit register for signal <reseed_prbs_r>.
    Found 64-bit register for signal <lfsr_q>.
    Found 1-bit register for signal <phy_if_empty_r>.
    Found 7-bit adder for signal <sample_cnt_r[6]_GND_96_o_add_2_OUT> created at line 144.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_prbs_gen> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_init>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_init.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        USE_ODT_PORT = 1
        PRBS_WIDTH = 8
        BANK_WIDTH = 3
        CA_MIRROR = "OFF"
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DQS_CNT_WIDTH = 3
        ROW_WIDTH = 14
        CS_WIDTH = 1
        RANKS = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        ADDR_CMD_MODE = "1T"
        CALIB_ROW_ADD = 16'b1111111111111111
        CALIB_COL_ADD = 12'b111111111111
        CALIB_BA_ADD = 3'b111
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nCL = 6
        nCWL = 5
        tRFC = 110000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "40"
        RTT_WR = "OFF"
        WRLVL = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        CKE_ODT_AUX = "FALSE"
        PRE_REV3ES = "OFF"
        TEST_AL = "0"
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r1>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r2>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r3>.
    Set property "ASYNC_REG = TRUE" for signal <pi_phase_locked_all_r4>.
    Set property "KEEP = TRUE" for signal <init_complete_r_timing>.
    Set property "KEEP = TRUE" for signal <init_complete_r1_timing>.
WARNING:Xst:647 - Input <slot_0_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_byte_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <calib_aux_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_init<255:6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <phy_address<55>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<41>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<27>> equivalent to <phy_address<13>> has been removed
    Register <phy_address<54>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<40>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<26>> equivalent to <phy_address<12>> has been removed
    Register <phy_address<53>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<39>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<25>> equivalent to <phy_address<11>> has been removed
    Register <phy_address<51>> equivalent to <phy_address<9>> has been removed
    Register <phy_address<37>> equivalent to <phy_address<9>> has been removed
    Register <phy_address<23>> equivalent to <phy_address<9>> has been removed
    Register <phy_bank<11>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<8>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<5>> equivalent to <phy_bank<2>> has been removed
    Register <phy_bank<10>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<7>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<4>> equivalent to <phy_bank<1>> has been removed
    Register <phy_bank<9>> equivalent to <phy_bank<0>> has been removed
    Register <phy_bank<6>> equivalent to <phy_bank<0>> has been removed
    Register <phy_bank<3>> equivalent to <phy_bank<0>> has been removed
    Register <phy_address<43>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<29>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<15>> equivalent to <phy_address<1>> has been removed
    Register <phy_address<42>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<28>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<14>> equivalent to <phy_address<0>> has been removed
    Register <phy_address<50>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<36>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<22>> equivalent to <phy_address<8>> has been removed
    Register <phy_address<49>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<35>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<21>> equivalent to <phy_address<7>> has been removed
    Register <phy_address<48>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<34>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<20>> equivalent to <phy_address<6>> has been removed
    Register <phy_address<47>> equivalent to <phy_address<5>> has been removed
    Register <phy_address<33>> equivalent to <phy_address<5>> has been removed
    Register <phy_address<19>> equivalent to <phy_address<5>> has been removed
    Register <calib_cmd_wren> equivalent to <calib_ctl_wren> has been removed
    Register <phy_address<46>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<32>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<18>> equivalent to <phy_address<4>> has been removed
    Register <phy_address<45>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<31>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<17>> equivalent to <phy_address<3>> has been removed
    Register <phy_address<44>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<30>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<16>> equivalent to <phy_address<2>> has been removed
    Register <phy_address<52>> equivalent to <phy_address<10>> has been removed
    Register <phy_address<38>> equivalent to <phy_address<10>> has been removed
    Register <phy_address<24>> equivalent to <phy_address<10>> has been removed
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <rdlvl_stg1_done_r1>.
    Found 1-bit register for signal <prbs_rdlvl_done_r1>.
    Found 1-bit register for signal <wrcal_resume_r>.
    Found 1-bit register for signal <wrcal_sanity_chk>.
    Found 1-bit register for signal <mpr_end_if_reset>.
    Found 1-bit register for signal <calib_writes>.
    Found 1-bit register for signal <wrcal_rd_wait>.
    Found 1-bit register for signal <init_complete_r>.
    Found 1-bit register for signal <init_complete_r_timing>.
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r1_timing>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <init_calib_complete>.
    Found 1-bit register for signal <pi_phaselock_start>.
    Found 1-bit register for signal <rdlvl_last_byte_done_r>.
    Found 1-bit register for signal <prbs_last_byte_done_r>.
    Found 15-bit register for signal <rdlvl_start_dly0_r<14:0>>.
    Found 15-bit register for signal <wrcal_start_dly_r>.
    Found 15-bit register for signal <oclkdelay_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <mpr_rdlvl_start>.
    Found 1-bit register for signal <phy_if_empty_r>.
    Found 1-bit register for signal <prbs_gen_clk_en>.
    Found 1-bit register for signal <rdlvl_stg1_start>.
    Found 1-bit register for signal <rdlvl_stg1_start_int>.
    Found 1-bit register for signal <rdlvl_start_pre>.
    Found 1-bit register for signal <prbs_rdlvl_start>.
    Found 1-bit register for signal <pi_dqs_found_start>.
    Found 1-bit register for signal <wrcal_start>.
    Found 1-bit register for signal <oclkdelay_calib_start>.
    Found 1-bit register for signal <pi_dqs_found_done_r1>.
    Found 1-bit register for signal <wrlvl_final_if_rst>.
    Found 1-bit register for signal <wrlvl_odt_ctl>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wr_level_dqs_asrt>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r1>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <wrlvl_rank_done_r4>.
    Found 1-bit register for signal <wrlvl_rank_done_r5>.
    Found 1-bit register for signal <wrlvl_rank_done_r6>.
    Found 1-bit register for signal <wrlvl_rank_done_r7>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 4-bit register for signal <cnt_wait>.
    Found 1-bit register for signal <cnt_wrcal_rd>.
    Found 1-bit register for signal <temp_lmr_done>.
    Found 1-bit register for signal <temp_wrcal_done_r>.
    Found 14-bit register for signal <tg_timer>.
    Found 1-bit register for signal <tg_timer_done>.
    Found 1-bit register for signal <no_rst_tg_mc>.
    Found 1-bit register for signal <detect_pi_found_dqs>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 1-bit register for signal <stg1_wr_done>.
    Found 4-bit register for signal <num_refresh>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <write_calib>.
    Found 1-bit register for signal <read_calib>.
    Found 1-bit register for signal <pi_calib_done_r>.
    Found 1-bit register for signal <pi_calib_rank_done_r>.
    Found 14-bit register for signal <pi_phaselock_timer>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 1-bit register for signal <pi_phase_locked_all_r1>.
    Found 1-bit register for signal <pi_phase_locked_all_r2>.
    Found 1-bit register for signal <pi_phase_locked_all_r3>.
    Found 1-bit register for signal <pi_phase_locked_all_r4>.
    Found 1-bit register for signal <pi_calib_done_r1>.
    Found 4-bit register for signal <phy_int_cs_n>.
    Found 1-bit register for signal <burst_addr_r>.
    Found 9-bit register for signal <stg1_wr_rd_cnt>.
    Found 4-bit register for signal <oclk_wr_cnt>.
    Found 4-bit register for signal <wrcal_wr_cnt>.
    Found 3-bit register for signal <num_reads>.
    Found 8-bit register for signal <wrcal_reads>.
    Found 1-bit register for signal <calib_wrdata_en>.
    Found 1-bit register for signal <extend_cal_pat>.
    Found 1-bit register for signal <first_rdlvl_pat_r>.
    Found 1-bit register for signal <first_wrcal_pat_r>.
    Found 512-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n<1>>.
    Found 1-bit register for signal <phy_cas_n<1>>.
    Found 1-bit register for signal <phy_we_n<1>>.
    Found 3-bit register for signal <calib_cmd>.
    Found 6-bit register for signal <calib_data_offset_0>.
    Found 6-bit register for signal <calib_data_offset_1>.
    Found 6-bit register for signal <calib_data_offset_2>.
    Found 1-bit register for signal <calib_ctl_wren>.
    Found 2-bit register for signal <calib_seq>.
    Found 1-bit register for signal <mr2_r<0><1>>.
    Found 1-bit register for signal <mr2_r<0><0>>.
    Found 1-bit register for signal <mr1_r<0><2>>.
    Found 1-bit register for signal <mr1_r<0><1>>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 8-bit register for signal <n1047>.
    Found 12-bit register for signal <n1048>.
    Found 4-bit register for signal <phy_tmp_odt_r>.
    Found 4-bit register for signal <calib_cke>.
    Found 2-bit register for signal <calib_odt>.
    Found 1-bit register for signal <phy_address<13>>.
    Found 1-bit register for signal <phy_address<12>>.
    Found 1-bit register for signal <phy_address<11>>.
    Found 1-bit register for signal <phy_address<10>>.
    Found 1-bit register for signal <phy_address<9>>.
    Found 1-bit register for signal <phy_address<8>>.
    Found 1-bit register for signal <phy_address<7>>.
    Found 1-bit register for signal <phy_address<6>>.
    Found 1-bit register for signal <phy_address<5>>.
    Found 1-bit register for signal <phy_address<4>>.
    Found 1-bit register for signal <phy_address<3>>.
    Found 1-bit register for signal <phy_address<2>>.
    Found 1-bit register for signal <phy_address<1>>.
    Found 1-bit register for signal <phy_address<0>>.
    Found 1-bit register for signal <phy_bank<2>>.
    Found 1-bit register for signal <phy_bank<1>>.
    Found 1-bit register for signal <phy_bank<0>>.
    Found 1-bit register for signal <wrcal_final_chk>.
INFO:Xst:1799 - State 011000 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011011 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 010111 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_1> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 50                                             |
    | Transitions        | 213                                            |
    | Inputs             | 61                                             |
    | Outputs            | 49                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_97_o_add_88_OUT> created at line 1181.
    Found 7-bit adder for signal <cnt_cmd_r[6]_cnt_cmd_r[6]_mux_102_OUT> created at line 1291.
    Found 4-bit adder for signal <cnt_wait[3]_cnt_wait[3]_mux_133_OUT> created at line 1318.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_97_o_add_160_OUT> created at line 1401.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_97_o_add_165_OUT> created at line 1410.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_97_o_add_174_OUT> created at line 1463.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_cnt_dllk_zqinit_r[7]_mux_187_OUT> created at line 1494.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_97_o_add_194_OUT> created at line 1515.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_97_o_add_210_OUT> created at line 1566.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_97_o_add_218_OUT> created at line 1579.
    Found 4-bit adder for signal <num_refresh[3]_GND_97_o_add_232_OUT> created at line 1615.
    Found 14-bit adder for signal <pi_phaselock_timer[13]_GND_97_o_add_346_OUT> created at line 2269.
    Found 2-bit adder for signal <calib_seq[1]_GND_97_o_add_535_OUT> created at line 3331.
    Found 10-bit adder for signal <phy_address[9]_GND_97_o_add_627_OUT> created at line 4449.
    Found 5-bit subtractor for signal <GND_97_o_GND_97_o_sub_75_OUT<4:0>> created at line 1130.
    Found 9-bit subtractor for signal <GND_97_o_GND_97_o_sub_402_OUT<8:0>> created at line 2668.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_411_OUT<3:0>> created at line 2679.
    Found 4-bit subtractor for signal <GND_97_o_GND_97_o_sub_419_OUT<3:0>> created at line 2690.
    Found 3-bit subtractor for signal <GND_97_o_GND_97_o_sub_426_OUT<2:0>> created at line 2701.
    Found 8-bit subtractor for signal <GND_97_o_GND_97_o_sub_435_OUT<7:0>> created at line 2724.
    Found 3x2-bit multiplier for signal <n1202> created at line 3301.
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_0[5]_PWR_102_o_shift_right_506_OUT> created at line 3301
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_1[5]_PWR_102_o_shift_right_508_OUT> created at line 3302
    Found 6-bit shifter logical right for signal <rd_data_offset_ranks_2[5]_PWR_102_o_shift_right_510_OUT> created at line 3303
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_97_o_wide_mux_604_OUT>
    Found 14-bit 4-to-1 multiplexer for signal <cnt_init_mr_r[1]_load_mr0[13]_wide_mux_605_OUT> created at line 4331.
    Found 2-bit comparator greater for signal <n0404> created at line 1763
    WARNING:Xst:2404 -  FFs/Latches <tg_timer_go<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <chip_cnt_r<1:2>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <new_burst_r<0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<3><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<3><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<3><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<2><3:3>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_ras_n<0><2:2>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_cas_n<0><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_we_n<0><0:0>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <calib_cas_slot<1:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <calib_cas_slot<1:1>> (without init value) have a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_data_full_r<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  20 Adder/Subtractor(s).
	inferred 866 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 108 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_init> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_wrcal>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrcal.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        PRE_REV3ES = "OFF"
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 10" for signal <wrcal_dqs_cnt_r>.
    Set property "KEEP = TRUE" for signal <wrcal_dqs_cnt_r>.
    Set property "MAX_FANOUT = 10" for signal <wrcal_dqs_cnt_r>.
WARNING:Xst:647 - Input <dqsfound_retry_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<99:73>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_wrcal<12:9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i<3:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <early1_match_fall2_r<1>> equivalent to <pat_match_fall2_r<1>> has been removed
    Register <early2_match_fall3_r<3>> equivalent to <pat_match_fall3_r<3>> has been removed
    Register <early1_match_fall3_r<3>> equivalent to <pat_match_fall3_r<3>> has been removed
    Register <early2_match_rise2_r<4>> equivalent to <pat_match_rise2_r<4>> has been removed
    Register <early1_match_rise2_r<4>> equivalent to <pat_match_rise2_r<4>> has been removed
    Register <early2_match_rise2_r<3>> equivalent to <early1_match_rise2_r<3>> has been removed
    Register <early2_match_rise2_r<2>> equivalent to <early1_match_rise2_r<2>> has been removed
    Register <early2_match_rise2_r<7>> equivalent to <early1_match_rise2_r<7>> has been removed
    Register <early2_match_fall2_r<6>> equivalent to <pat_match_fall2_r<6>> has been removed
    Register <early2_match_fall3_r<0>> equivalent to <pat_match_fall3_r<0>> has been removed
    Register <early2_match_fall3_r<2>> equivalent to <pat_match_fall3_r<2>> has been removed
    Register <early2_match_fall1_r<3>> equivalent to <pat_match_fall1_r<3>> has been removed
    Register <early2_match_fall3_r<5>> equivalent to <early1_match_fall3_r<5>> has been removed
    Register <early1_match_rise3_r<4>> equivalent to <pat_match_rise3_r<4>> has been removed
    Register <early2_match_rise3_r<5>> equivalent to <early1_match_rise3_r<5>> has been removed
    Register <early1_match_rise2_r<1>> equivalent to <pat_match_rise2_r<1>> has been removed
    Register <early2_match_rise0_r<0>> equivalent to <pat_match_rise0_r<0>> has been removed
    Register <early1_match_fall0_r<7>> equivalent to <pat_match_fall0_r<7>> has been removed
    Register <early2_match_fall0_r<0>> equivalent to <pat_match_fall0_r<0>> has been removed
    Register <early2_match_fall2_r<3>> equivalent to <early1_match_fall2_r<3>> has been removed
    Register <early2_match_rise3_r<7>> equivalent to <pat_match_rise3_r<7>> has been removed
    Register <early1_match_rise3_r<7>> equivalent to <pat_match_rise3_r<7>> has been removed
    Register <early2_match_rise0_r<2>> equivalent to <pat_match_rise0_r<2>> has been removed
    Register <early1_match_rise0_r<3>> equivalent to <pat_match_rise0_r<3>> has been removed
    Register <early1_match_rise0_r<1>> equivalent to <pat_match_rise0_r<1>> has been removed
    Register <early2_match_rise2_r<0>> equivalent to <pat_match_rise2_r<0>> has been removed
    Register <early1_match_rise2_r<0>> equivalent to <pat_match_rise2_r<0>> has been removed
    Register <early2_match_rise0_r<6>> equivalent to <pat_match_rise0_r<6>> has been removed
    Register <early2_match_fall0_r<4>> equivalent to <pat_match_fall0_r<4>> has been removed
    Register <early2_match_rise0_r<4>> equivalent to <pat_match_rise0_r<4>> has been removed
    Register <early1_match_rise0_r<5>> equivalent to <pat_match_rise0_r<5>> has been removed
    Register <early2_match_fall0_r<2>> equivalent to <pat_match_fall0_r<2>> has been removed
    Register <early2_match_fall2_r<7>> equivalent to <early1_match_fall2_r<7>> has been removed
    Register <early2_match_fall1_r<1>> equivalent to <early1_match_fall1_r<1>> has been removed
    Register <early2_match_fall1_r<2>> equivalent to <pat_match_fall1_r<2>> has been removed
    Register <early1_match_rise0_r<7>> equivalent to <pat_match_rise0_r<7>> has been removed
    Register <early1_match_rise3_r<2>> equivalent to <pat_match_rise3_r<2>> has been removed
    Register <early1_match_fall0_r<5>> equivalent to <pat_match_fall0_r<5>> has been removed
    Register <early2_match_fall1_r<5>> equivalent to <early1_match_fall1_r<5>> has been removed
    Register <early1_match_rise2_r<5>> equivalent to <pat_match_rise2_r<5>> has been removed
    Register <early2_match_fall1_r<7>> equivalent to <pat_match_fall1_r<7>> has been removed
    Register <early2_match_rise2_r<6>> equivalent to <early1_match_rise2_r<6>> has been removed
    Register <po_stg2_wrcal_cnt> equivalent to <rd_mux_sel_r> has been removed
    Register <early2_match_fall3_r<1>> equivalent to <early1_match_fall3_r<1>> has been removed
    Register <early2_match_fall1_r<6>> equivalent to <pat_match_fall1_r<6>> has been removed
    Register <early1_match_rise3_r<0>> equivalent to <pat_match_rise3_r<0>> has been removed
    Register <early2_match_fall3_r<7>> equivalent to <pat_match_fall3_r<7>> has been removed
    Register <early1_match_fall3_r<7>> equivalent to <pat_match_fall3_r<7>> has been removed
    Register <early1_match_fall2_r<0>> equivalent to <pat_match_fall2_r<0>> has been removed
    Register <early2_match_rise3_r<3>> equivalent to <pat_match_rise3_r<3>> has been removed
    Register <early1_match_rise3_r<3>> equivalent to <pat_match_rise3_r<3>> has been removed
    Register <early2_match_rise3_r<1>> equivalent to <early1_match_rise3_r<1>> has been removed
    Register <early2_match_fall0_r<6>> equivalent to <pat_match_fall0_r<6>> has been removed
    Register <early2_match_rise1_r<5>> equivalent to <early1_match_rise1_r<5>> has been removed
    Register <early2_match_rise1_r<1>> equivalent to <early1_match_rise1_r<1>> has been removed
    Register <early1_match_fall0_r<1>> equivalent to <pat_match_fall0_r<1>> has been removed
    Register <early2_match_fall1_r<0>> equivalent to <early1_match_fall1_r<0>> has been removed
    Register <early1_match_rise3_r<6>> equivalent to <pat_match_rise3_r<6>> has been removed
    Register <early2_match_rise1_r<0>> equivalent to <early1_match_rise1_r<0>> has been removed
    Register <early2_match_fall2_r<2>> equivalent to <pat_match_fall2_r<2>> has been removed
    Register <early2_match_fall3_r<4>> equivalent to <pat_match_fall3_r<4>> has been removed
    Register <early2_match_rise1_r<3>> equivalent to <pat_match_rise1_r<3>> has been removed
    Register <early2_match_rise1_r<4>> equivalent to <early1_match_rise1_r<4>> has been removed
    Register <early1_match_fall2_r<5>> equivalent to <pat_match_fall2_r<5>> has been removed
    Register <early2_match_rise1_r<6>> equivalent to <pat_match_rise1_r<6>> has been removed
    Register <early2_match_rise1_r<7>> equivalent to <pat_match_rise1_r<7>> has been removed
    Register <early2_match_fall1_r<4>> equivalent to <early1_match_fall1_r<4>> has been removed
    Register <early1_match_fall0_r<3>> equivalent to <pat_match_fall0_r<3>> has been removed
    Register <early2_match_rise1_r<2>> equivalent to <pat_match_rise1_r<2>> has been removed
    Register <early2_match_fall3_r<6>> equivalent to <pat_match_fall3_r<6>> has been removed
    Register <early1_match_fall2_r<4>> equivalent to <pat_match_fall2_r<4>> has been removed
    Found 1-bit register for signal <wrlvl_byte_done_r>.
    Found 1-bit register for signal <wrcal_sanity_chk_r>.
    Found 24-bit register for signal <n0801[23:0]>.
    Found 48-bit register for signal <n0803[47:0]>.
    Found 4-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r<7>>.
    Found 1-bit register for signal <wrcal_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0>>.
    Found 1-bit register for signal <sr_fall0_r<0>>.
    Found 1-bit register for signal <sr_rise1_r<0>>.
    Found 1-bit register for signal <sr_fall1_r<0>>.
    Found 1-bit register for signal <sr_rise2_r<0>>.
    Found 1-bit register for signal <sr_fall2_r<0>>.
    Found 1-bit register for signal <sr_rise3_r<0>>.
    Found 1-bit register for signal <sr_fall3_r<0>>.
    Found 1-bit register for signal <sr_rise0_r<1>>.
    Found 1-bit register for signal <sr_fall0_r<1>>.
    Found 1-bit register for signal <sr_rise1_r<1>>.
    Found 1-bit register for signal <sr_fall1_r<1>>.
    Found 1-bit register for signal <sr_rise2_r<1>>.
    Found 1-bit register for signal <sr_fall2_r<1>>.
    Found 1-bit register for signal <sr_rise3_r<1>>.
    Found 1-bit register for signal <sr_fall3_r<1>>.
    Found 1-bit register for signal <sr_rise0_r<2>>.
    Found 1-bit register for signal <sr_fall0_r<2>>.
    Found 1-bit register for signal <sr_rise1_r<2>>.
    Found 1-bit register for signal <sr_fall1_r<2>>.
    Found 1-bit register for signal <sr_rise2_r<2>>.
    Found 1-bit register for signal <sr_fall2_r<2>>.
    Found 1-bit register for signal <sr_rise3_r<2>>.
    Found 1-bit register for signal <sr_fall3_r<2>>.
    Found 1-bit register for signal <sr_rise0_r<3>>.
    Found 1-bit register for signal <sr_fall0_r<3>>.
    Found 1-bit register for signal <sr_rise1_r<3>>.
    Found 1-bit register for signal <sr_fall1_r<3>>.
    Found 1-bit register for signal <sr_rise2_r<3>>.
    Found 1-bit register for signal <sr_fall2_r<3>>.
    Found 1-bit register for signal <sr_rise3_r<3>>.
    Found 1-bit register for signal <sr_fall3_r<3>>.
    Found 1-bit register for signal <sr_rise0_r<4>>.
    Found 1-bit register for signal <sr_fall0_r<4>>.
    Found 1-bit register for signal <sr_rise1_r<4>>.
    Found 1-bit register for signal <sr_fall1_r<4>>.
    Found 1-bit register for signal <sr_rise2_r<4>>.
    Found 1-bit register for signal <sr_fall2_r<4>>.
    Found 1-bit register for signal <sr_rise3_r<4>>.
    Found 1-bit register for signal <sr_fall3_r<4>>.
    Found 1-bit register for signal <sr_rise0_r<5>>.
    Found 1-bit register for signal <sr_fall0_r<5>>.
    Found 1-bit register for signal <sr_rise1_r<5>>.
    Found 1-bit register for signal <sr_fall1_r<5>>.
    Found 1-bit register for signal <sr_rise2_r<5>>.
    Found 1-bit register for signal <sr_fall2_r<5>>.
    Found 1-bit register for signal <sr_rise3_r<5>>.
    Found 1-bit register for signal <sr_fall3_r<5>>.
    Found 1-bit register for signal <sr_rise0_r<6>>.
    Found 1-bit register for signal <sr_fall0_r<6>>.
    Found 1-bit register for signal <sr_rise1_r<6>>.
    Found 1-bit register for signal <sr_fall1_r<6>>.
    Found 1-bit register for signal <sr_rise2_r<6>>.
    Found 1-bit register for signal <sr_fall2_r<6>>.
    Found 1-bit register for signal <sr_rise3_r<6>>.
    Found 1-bit register for signal <sr_fall3_r<6>>.
    Found 1-bit register for signal <sr_rise0_r<7>>.
    Found 1-bit register for signal <sr_fall0_r<7>>.
    Found 1-bit register for signal <sr_rise1_r<7>>.
    Found 1-bit register for signal <sr_fall1_r<7>>.
    Found 1-bit register for signal <sr_rise2_r<7>>.
    Found 1-bit register for signal <sr_fall2_r<7>>.
    Found 1-bit register for signal <sr_rise3_r<7>>.
    Found 1-bit register for signal <sr_fall3_r<7>>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_r1>.
    Found 1-bit register for signal <rd_active_r2>.
    Found 1-bit register for signal <rd_active_r3>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise2_r<0>>.
    Found 1-bit register for signal <pat_match_fall2_r<0>>.
    Found 1-bit register for signal <pat_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_fall3_r<0>>.
    Found 1-bit register for signal <early1_match_rise0_r<0>>.
    Found 1-bit register for signal <early1_match_fall0_r<0>>.
    Found 1-bit register for signal <early1_match_rise1_r<0>>.
    Found 1-bit register for signal <early1_match_fall1_r<0>>.
    Found 1-bit register for signal <early1_match_fall3_r<0>>.
    Found 1-bit register for signal <early2_match_fall2_r<0>>.
    Found 1-bit register for signal <early2_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise2_r<1>>.
    Found 1-bit register for signal <pat_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise3_r<1>>.
    Found 1-bit register for signal <pat_match_fall3_r<1>>.
    Found 1-bit register for signal <early1_match_rise1_r<1>>.
    Found 1-bit register for signal <early1_match_fall1_r<1>>.
    Found 1-bit register for signal <early1_match_rise3_r<1>>.
    Found 1-bit register for signal <early1_match_fall3_r<1>>.
    Found 1-bit register for signal <early2_match_rise0_r<1>>.
    Found 1-bit register for signal <early2_match_fall0_r<1>>.
    Found 1-bit register for signal <early2_match_rise2_r<1>>.
    Found 1-bit register for signal <early2_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise2_r<2>>.
    Found 1-bit register for signal <pat_match_fall2_r<2>>.
    Found 1-bit register for signal <pat_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_fall3_r<2>>.
    Found 1-bit register for signal <early1_match_rise0_r<2>>.
    Found 1-bit register for signal <early1_match_fall0_r<2>>.
    Found 1-bit register for signal <early1_match_rise1_r<2>>.
    Found 1-bit register for signal <early1_match_fall1_r<2>>.
    Found 1-bit register for signal <early1_match_rise2_r<2>>.
    Found 1-bit register for signal <early1_match_fall2_r<2>>.
    Found 1-bit register for signal <early1_match_fall3_r<2>>.
    Found 1-bit register for signal <early2_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise2_r<3>>.
    Found 1-bit register for signal <pat_match_fall2_r<3>>.
    Found 1-bit register for signal <pat_match_rise3_r<3>>.
    Found 1-bit register for signal <pat_match_fall3_r<3>>.
    Found 1-bit register for signal <early1_match_rise1_r<3>>.
    Found 1-bit register for signal <early1_match_fall1_r<3>>.
    Found 1-bit register for signal <early1_match_rise2_r<3>>.
    Found 1-bit register for signal <early1_match_fall2_r<3>>.
    Found 1-bit register for signal <early2_match_rise0_r<3>>.
    Found 1-bit register for signal <early2_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise2_r<4>>.
    Found 1-bit register for signal <pat_match_fall2_r<4>>.
    Found 1-bit register for signal <pat_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_fall3_r<4>>.
    Found 1-bit register for signal <early1_match_rise0_r<4>>.
    Found 1-bit register for signal <early1_match_fall0_r<4>>.
    Found 1-bit register for signal <early1_match_rise1_r<4>>.
    Found 1-bit register for signal <early1_match_fall1_r<4>>.
    Found 1-bit register for signal <early1_match_fall3_r<4>>.
    Found 1-bit register for signal <early2_match_fall2_r<4>>.
    Found 1-bit register for signal <early2_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise2_r<5>>.
    Found 1-bit register for signal <pat_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise3_r<5>>.
    Found 1-bit register for signal <pat_match_fall3_r<5>>.
    Found 1-bit register for signal <early1_match_rise1_r<5>>.
    Found 1-bit register for signal <early1_match_fall1_r<5>>.
    Found 1-bit register for signal <early1_match_rise3_r<5>>.
    Found 1-bit register for signal <early1_match_fall3_r<5>>.
    Found 1-bit register for signal <early2_match_rise0_r<5>>.
    Found 1-bit register for signal <early2_match_fall0_r<5>>.
    Found 1-bit register for signal <early2_match_rise2_r<5>>.
    Found 1-bit register for signal <early2_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise2_r<6>>.
    Found 1-bit register for signal <pat_match_fall2_r<6>>.
    Found 1-bit register for signal <pat_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_fall3_r<6>>.
    Found 1-bit register for signal <early1_match_rise0_r<6>>.
    Found 1-bit register for signal <early1_match_fall0_r<6>>.
    Found 1-bit register for signal <early1_match_rise1_r<6>>.
    Found 1-bit register for signal <early1_match_fall1_r<6>>.
    Found 1-bit register for signal <early1_match_rise2_r<6>>.
    Found 1-bit register for signal <early1_match_fall2_r<6>>.
    Found 1-bit register for signal <early1_match_fall3_r<6>>.
    Found 1-bit register for signal <early2_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise2_r<7>>.
    Found 1-bit register for signal <pat_match_fall2_r<7>>.
    Found 1-bit register for signal <pat_match_rise3_r<7>>.
    Found 1-bit register for signal <pat_match_fall3_r<7>>.
    Found 1-bit register for signal <early1_match_rise1_r<7>>.
    Found 1-bit register for signal <early1_match_fall1_r<7>>.
    Found 1-bit register for signal <early1_match_rise2_r<7>>.
    Found 1-bit register for signal <early1_match_fall2_r<7>>.
    Found 1-bit register for signal <early2_match_rise0_r<7>>.
    Found 1-bit register for signal <early2_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_match_rise2_and_r>.
    Found 1-bit register for signal <pat_match_fall2_and_r>.
    Found 1-bit register for signal <pat_match_rise3_and_r>.
    Found 1-bit register for signal <pat_match_fall3_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <pat_data_match_valid_r>.
    Found 1-bit register for signal <early1_match_rise0_and_r>.
    Found 1-bit register for signal <early1_match_fall0_and_r>.
    Found 1-bit register for signal <early1_match_rise1_and_r>.
    Found 1-bit register for signal <early1_match_fall1_and_r>.
    Found 1-bit register for signal <early1_match_rise2_and_r>.
    Found 1-bit register for signal <early1_match_fall2_and_r>.
    Found 1-bit register for signal <early1_match_rise3_and_r>.
    Found 1-bit register for signal <early1_match_fall3_and_r>.
    Found 1-bit register for signal <early1_data_match_r>.
    Found 1-bit register for signal <early2_match_rise0_and_r>.
    Found 1-bit register for signal <early2_match_fall0_and_r>.
    Found 1-bit register for signal <early2_match_rise1_and_r>.
    Found 1-bit register for signal <early2_match_fall1_and_r>.
    Found 1-bit register for signal <early2_match_rise2_and_r>.
    Found 1-bit register for signal <early2_match_fall2_and_r>.
    Found 1-bit register for signal <early2_match_rise3_and_r>.
    Found 1-bit register for signal <early2_match_fall3_and_r>.
    Found 1-bit register for signal <early2_data_match_r>.
    Found 1-bit register for signal <wrcal_pat_resume_r1>.
    Found 1-bit register for signal <wrcal_pat_resume_r2>.
    Found 1-bit register for signal <wrcal_pat_resume>.
    Found 4-bit register for signal <tap_inc_wait_cnt>.
    Found 5-bit register for signal <not_empty_wait_cnt>.
    Found 3-bit register for signal <cal2_state_r1<2:0>>.
    Found 4-bit register for signal <wrcal_dqs_cnt_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 4-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <wrcal_pat_err>.
    Found 1-bit register for signal <wrcal_pat_resume_r>.
    Found 1-bit register for signal <wrcal_act_req>.
    Found 1-bit register for signal <cal2_if_reset>.
    Found 1-bit register for signal <temp_wrcal_done>.
    Found 1-bit register for signal <wrlvl_byte_redo>.
    Found 1-bit register for signal <early1_data>.
    Found 1-bit register for signal <early2_data>.
    Found 1-bit register for signal <idelay_ld>.
    Found 1-bit register for signal <idelay_ld_done>.
    Found 1-bit register for signal <wrcal_sanity_chk_done>.
    Found 1-bit register for signal <wrcal_sanity_chk_err>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <wrcal_done>.
    Found finite state machine <FSM_2> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 32                                             |
    | Inputs             | 16                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <n0827> created at line 430.
    Found 7-bit adder for signal <n0828> created at line 430.
    Found 7-bit adder for signal <n0829> created at line 430.
    Found 7-bit adder for signal <n0830> created at line 430.
    Found 7-bit adder for signal <n0831> created at line 430.
    Found 7-bit adder for signal <n0832> created at line 430.
    Found 7-bit adder for signal <n0833> created at line 430.
    Found 4-bit adder for signal <tap_inc_wait_cnt[3]_GND_99_o_add_438_OUT> created at line 1053.
    Found 5-bit adder for signal <not_empty_wait_cnt[4]_GND_99_o_add_444_OUT> created at line 1062.
    Found 4-bit adder for signal <wrcal_dqs_cnt_r[3]_GND_99_o_add_469_OUT> created at line 1239.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_53_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_54_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_55_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_56_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise2[63]_Mux_57_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall2[63]_Mux_58_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise3[63]_Mux_59_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall3[63]_Mux_60_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_63_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_65_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_67_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_69_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_71_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_73_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_75_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_77_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_80_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_82_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_84_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_86_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_88_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_90_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_92_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_94_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_97_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_99_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_101_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_103_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_105_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_107_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_109_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_111_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_114_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_116_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_118_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_120_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_122_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_124_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_126_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_128_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_131_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_133_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_135_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_137_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_139_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_141_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_143_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_145_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_148_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_150_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_152_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_154_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_156_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_158_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_160_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_162_o> created at line 437.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_165_o> created at line 430.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_167_o> created at line 431.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_169_o> created at line 432.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_171_o> created at line 433.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_173_o> created at line 434.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_175_o> created at line 435.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_177_o> created at line 436.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_179_o> created at line 437.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 396 D-type flip-flop(s).
	inferred  68 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_wrcal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_wrlvl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        RANKS = 1
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 2" for signal <dqs_po_dec_done>.
    Set property "KEEP = TRUE" for signal <dqs_po_dec_done>.
    Set property "MAX_FANOUT = 2" for signal <dqs_po_dec_done>.
    Set property "syn_maxfan = 2" for signal <wr_level_done>.
    Set property "KEEP = TRUE" for signal <wr_level_done>.
    Set property "MAX_FANOUT = 2" for signal <wr_level_done>.
WARNING:Xst:647 - Input <oclkdelay_calib_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_wrlvl<255:157>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <dqs_wl_po_en_stg2_c> equivalent to <dqs_wl_po_stg2_c_incdec> has been removed
    Found 1-bit register for signal <phy_ctl_ready_r2>.
    Found 1-bit register for signal <phy_ctl_ready_r3>.
    Found 1-bit register for signal <phy_ctl_ready_r4>.
    Found 1-bit register for signal <phy_ctl_ready_r5>.
    Found 1-bit register for signal <phy_ctl_ready_r6>.
    Found 1-bit register for signal <wrlvl_byte_redo_r>.
    Found 1-bit register for signal <wrlvl_final_r>.
    Found 1-bit register for signal <wr_level_done>.
    Found 1-bit register for signal <wrlvl_tap_done_r>.
    Found 4-bit register for signal <wait_cnt>.
    Found 9-bit register for signal <po_rdval_cnt>.
    Found 1-bit register for signal <po_cnt_dec>.
    Found 1-bit register for signal <po_dec_done>.
    Found 1-bit register for signal <dqs_po_dec_done>.
    Found 1-bit register for signal <wr_level_done_r1>.
    Found 1-bit register for signal <wr_level_done_r2>.
    Found 1-bit register for signal <wr_level_done_r3>.
    Found 1-bit register for signal <wr_level_done_r4>.
    Found 1-bit register for signal <wr_level_done_r5>.
    Found 24-bit register for signal <wl_po_coarse_cnt>.
    Found 48-bit register for signal <wl_po_fine_cnt>.
    Found 1-bit register for signal <done_dqs_dec>.
    Found 1-bit register for signal <wrlvl_byte_done>.
    Found 24-bit register for signal <n1067[23:0]>.
    Found 48-bit register for signal <n1071[47:0]>.
    Found 24-bit register for signal <n1068[23:0]>.
    Found 48-bit register for signal <n1072[47:0]>.
    Found 48-bit register for signal <n1073[47:0]>.
    Found 1-bit register for signal <final_val<0><5>>.
    Found 1-bit register for signal <final_val<0><4>>.
    Found 1-bit register for signal <final_val<0><3>>.
    Found 1-bit register for signal <final_val<0><2>>.
    Found 1-bit register for signal <final_val<0><1>>.
    Found 1-bit register for signal <final_val<0><0>>.
    Found 1-bit register for signal <final_val<1><5>>.
    Found 1-bit register for signal <final_val<1><4>>.
    Found 1-bit register for signal <final_val<1><3>>.
    Found 1-bit register for signal <final_val<1><2>>.
    Found 1-bit register for signal <final_val<1><1>>.
    Found 1-bit register for signal <final_val<1><0>>.
    Found 1-bit register for signal <final_val<2><5>>.
    Found 1-bit register for signal <final_val<2><4>>.
    Found 1-bit register for signal <final_val<2><3>>.
    Found 1-bit register for signal <final_val<2><2>>.
    Found 1-bit register for signal <final_val<2><1>>.
    Found 1-bit register for signal <final_val<2><0>>.
    Found 1-bit register for signal <final_val<3><5>>.
    Found 1-bit register for signal <final_val<3><4>>.
    Found 1-bit register for signal <final_val<3><3>>.
    Found 1-bit register for signal <final_val<3><2>>.
    Found 1-bit register for signal <final_val<3><1>>.
    Found 1-bit register for signal <final_val<3><0>>.
    Found 1-bit register for signal <final_val<4><5>>.
    Found 1-bit register for signal <final_val<4><4>>.
    Found 1-bit register for signal <final_val<4><3>>.
    Found 1-bit register for signal <final_val<4><2>>.
    Found 1-bit register for signal <final_val<4><1>>.
    Found 1-bit register for signal <final_val<4><0>>.
    Found 1-bit register for signal <final_val<5><5>>.
    Found 1-bit register for signal <final_val<5><4>>.
    Found 1-bit register for signal <final_val<5><3>>.
    Found 1-bit register for signal <final_val<5><2>>.
    Found 1-bit register for signal <final_val<5><1>>.
    Found 1-bit register for signal <final_val<5><0>>.
    Found 1-bit register for signal <final_val<6><5>>.
    Found 1-bit register for signal <final_val<6><4>>.
    Found 1-bit register for signal <final_val<6><3>>.
    Found 1-bit register for signal <final_val<6><2>>.
    Found 1-bit register for signal <final_val<6><1>>.
    Found 1-bit register for signal <final_val<6><0>>.
    Found 1-bit register for signal <final_val<7><5>>.
    Found 1-bit register for signal <final_val<7><4>>.
    Found 1-bit register for signal <final_val<7><3>>.
    Found 1-bit register for signal <final_val<7><2>>.
    Found 1-bit register for signal <final_val<7><1>>.
    Found 1-bit register for signal <final_val<7><0>>.
    Found 1-bit register for signal <dqs_po_stg2_f_incdec>.
    Found 1-bit register for signal <dqs_po_en_stg2_f>.
    Found 1-bit register for signal <dqs_wl_po_stg2_c_incdec>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 4-bit register for signal <stable_cnt>.
    Found 1-bit register for signal <flag_ck_negedge>.
    Found 1-bit register for signal <flag_init>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 4-bit register for signal <incdec_wait_cnt>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 5-bit register for signal <wl_state_r>.
    Found 5-bit register for signal <wl_state_r1>.
    Found 1-bit register for signal <inhibit_edge_detect_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 6-bit register for signal <wl_tap_count_r>.
    Found 6-bit register for signal <fine_dec_cnt>.
    Found 48-bit register for signal <n1061[47:0]>.
    Found 24-bit register for signal <n1062[23:0]>.
    Found 24-bit register for signal <n1063[23:0]>.
    Found 24-bit register for signal <n1065[23:0]>.
    Found 1-bit register for signal <dual_rnk_dec>.
    Found 3-bit register for signal <wrlvl_redo_corse_inc>.
    Found 1-bit register for signal <phy_ctl_ready_r1>.
    Found finite state machine <FSM_3> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 74                                             |
    | Inputs             | 30                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n1135> created at line 565.
    Found 8-bit subtractor for signal <n1137> created at line 570.
    Found 8-bit subtractor for signal <n1141> created at line 565.
    Found 8-bit subtractor for signal <n1143> created at line 570.
    Found 8-bit subtractor for signal <n1147> created at line 565.
    Found 8-bit subtractor for signal <n1149> created at line 570.
    Found 8-bit subtractor for signal <n1153> created at line 565.
    Found 8-bit subtractor for signal <n1155> created at line 570.
    Found 8-bit subtractor for signal <n1159> created at line 565.
    Found 8-bit subtractor for signal <n1161> created at line 570.
    Found 8-bit subtractor for signal <n1165> created at line 565.
    Found 8-bit subtractor for signal <n1167> created at line 570.
    Found 8-bit subtractor for signal <n1171> created at line 565.
    Found 8-bit subtractor for signal <n1173> created at line 570.
    Found 8-bit subtractor for signal <n1177> created at line 565.
    Found 8-bit subtractor for signal <n1179> created at line 570.
    Found 7-bit subtractor for signal <GND_100_o_GND_100_o_sub_535_OUT> created at line 930.
    Found 4-bit subtractor for signal <GND_100_o_GND_100_o_sub_578_OUT> created at line 995.
    Found 4-bit subtractor for signal <GND_100_o_GND_100_o_sub_636_OUT> created at line 1030.
    Found 31-bit adder for signal <n1136> created at line 564.
    Found 31-bit adder for signal <n1138> created at line 569.
    Found 31-bit adder for signal <n1142> created at line 564.
    Found 31-bit adder for signal <n1144> created at line 569.
    Found 31-bit adder for signal <n1148> created at line 564.
    Found 31-bit adder for signal <n1150> created at line 569.
    Found 31-bit adder for signal <n1154> created at line 564.
    Found 31-bit adder for signal <n1156> created at line 569.
    Found 31-bit adder for signal <n1160> created at line 564.
    Found 31-bit adder for signal <n1162> created at line 569.
    Found 31-bit adder for signal <n1166> created at line 564.
    Found 31-bit adder for signal <n1168> created at line 569.
    Found 31-bit adder for signal <n1172> created at line 564.
    Found 31-bit adder for signal <n1174> created at line 569.
    Found 31-bit adder for signal <n1178> created at line 564.
    Found 31-bit adder for signal <n1180> created at line 569.
    Found 4-bit adder for signal <stable_cnt[3]_GND_100_o_add_409_OUT> created at line 679.
    Found 4-bit adder for signal <incdec_wait_cnt[3]_GND_100_o_add_458_OUT> created at line 757.
    Found 6-bit adder for signal <wl_tap_count_r[5]_GND_100_o_add_546_OUT> created at line 933.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_100_o_add_553_OUT> created at line 951.
    Found 4-bit adder for signal <n1535> created at line 981.
    Found 4-bit adder for signal <n1564> created at line 1024.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_100_o_add_706_OUT> created at line 1186.
    Found 4-bit subtractor for signal <GND_100_o_GND_100_o_sub_25_OUT<3:0>> created at line 335.
    Found 9-bit subtractor for signal <GND_100_o_GND_100_o_sub_31_OUT<8:0>> created at line 345.
    Found 6-bit subtractor for signal <GND_100_o_GND_100_o_sub_560_OUT<5:0>> created at line 960.
    Found 3-bit subtractor for signal <GND_100_o_GND_100_o_sub_619_OUT<2:0>> created at line 1026.
    Found 6-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_wl_dqs_tap_count_r[0][7][5]_wide_mux_147_OUT> created at line 539.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_previous_r[7]_Mux_405_o> created at line 677.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_rise_wl_r[7]_Mux_406_o> created at line 677.
    Found 6-bit 8-to-1 multiplexer for signal <wrcal_cnt[2]_smallest[7][5]_wide_mux_474_OUT> created at line 806.
    Found 3-bit 8-to-1 multiplexer for signal <wrcal_cnt[2]_final_coarse_tap[7][2]_wide_mux_463_OUT> created at line 811.
    Found 3-bit 8-to-1 multiplexer for signal <dqs_count_w[2]_final_coarse_tap[7][2]_wide_mux_492_OUT> created at line 835.
    Found 6-bit 8-to-1 multiplexer for signal <dqs_count_w[2]_fine_inc[7][5]_wide_mux_550_OUT> created at line 945.
    Found 3-bit 8-to-1 multiplexer for signal <dqs_count_w[2]_corse_cnt[7][2]_wide_mux_567_OUT> created at line 981.
    Found 3-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_corse_dec[7][2]_wide_mux_588_OUT> created at line 1004.
    Found 3-bit 8-to-1 multiplexer for signal <dqs_count_w[2]_corse_inc[7][2]_wide_mux_634_OUT> created at line 1030.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_PWR_107_o_equal_434_o> created at line 1088.
    Found 4-bit comparator greater for signal <GND_100_o_wait_cnt[3]_LessThan_24_o> created at line 334
    Found 9-bit comparator greater for signal <GND_100_o_po_rdval_cnt[8]_LessThan_30_o> created at line 343
    Found 4-bit comparator lessequal for signal <n0107> created at line 431
    Found 2-bit comparator lessequal for signal <n0139> created at line 431
    Found 6-bit comparator greater for signal <smallest[0][5]_largest[0][5]_LessThan_184_o> created at line 562
    Found 6-bit comparator greater for signal <largest[0][5]_smallest[0][5]_LessThan_192_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[0][5]_largest[0][5]_equal_200_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[1][5]_largest[1][5]_LessThan_206_o> created at line 562
    Found 6-bit comparator greater for signal <largest[1][5]_smallest[1][5]_LessThan_214_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[1][5]_largest[1][5]_equal_222_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[2][5]_largest[2][5]_LessThan_228_o> created at line 562
    Found 6-bit comparator greater for signal <largest[2][5]_smallest[2][5]_LessThan_236_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[2][5]_largest[2][5]_equal_244_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[3][5]_largest[3][5]_LessThan_250_o> created at line 562
    Found 6-bit comparator greater for signal <largest[3][5]_smallest[3][5]_LessThan_258_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[3][5]_largest[3][5]_equal_266_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[4][5]_largest[4][5]_LessThan_272_o> created at line 562
    Found 6-bit comparator greater for signal <largest[4][5]_smallest[4][5]_LessThan_280_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[4][5]_largest[4][5]_equal_288_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[5][5]_largest[5][5]_LessThan_294_o> created at line 562
    Found 6-bit comparator greater for signal <largest[5][5]_smallest[5][5]_LessThan_302_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[5][5]_largest[5][5]_equal_310_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[6][5]_largest[6][5]_LessThan_316_o> created at line 562
    Found 6-bit comparator greater for signal <largest[6][5]_smallest[6][5]_LessThan_324_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[6][5]_largest[6][5]_equal_332_o> created at line 572
    Found 6-bit comparator greater for signal <smallest[7][5]_largest[7][5]_LessThan_338_o> created at line 562
    Found 6-bit comparator greater for signal <largest[7][5]_smallest[7][5]_LessThan_346_o> created at line 567
    Found 6-bit comparator not equal for signal <smallest[7][5]_largest[7][5]_equal_354_o> created at line 572
    Found 1-bit comparator equal for signal <n0657> created at line 671
    Found 6-bit comparator greater for signal <GND_100_o_wl_tap_count_r[5]_LessThan_402_o> created at line 674
    Found 4-bit comparator greater for signal <stable_cnt[3]_PWR_107_o_LessThan_409_o> created at line 678
    Found 4-bit comparator greater for signal <GND_100_o_stable_cnt[3]_LessThan_420_o> created at line 702
    Found 6-bit comparator greater for signal <wl_tap_count_r[5]_GND_100_o_LessThan_432_o> created at line 722
    Found 4-bit comparator lessequal for signal <n0728> created at line 805
    Found 3-bit comparator greater for signal <wrcal_cnt[2]_PWR_107_o_LessThan_477_o> created at line 808
    Found 3-bit comparator greater for signal <wrcal_cnt[2]_GND_100_o_LessThan_481_o> created at line 811
    Found 6-bit comparator lessequal for signal <n0803> created at line 930
    Found 6-bit comparator greater for signal <GND_100_o_fine_dec_cnt[5]_LessThan_564_o> created at line 971
    Found 4-bit comparator greater for signal <n0842> created at line 981
    Found 6-bit comparator greater for signal <PWR_107_o_wl_tap_count_r[5]_LessThan_680_o> created at line 1100
    Found 6-bit comparator greater for signal <wl_tap_count_r[5]_PWR_107_o_LessThan_685_o> created at line 1109
    Found 3-bit comparator greater for signal <dqs_count_r[2]_PWR_107_o_LessThan_687_o> created at line 1111
    WARNING:Xst:2404 -  FFs/Latches <add_smallest<7><1:48>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrlvl>.
    WARNING:Xst:2404 -  FFs/Latches <add_largest<7><47:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrlvl>.
    Summary:
	inferred  46 Adder/Subtractor(s).
	inferred 536 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred 291 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_wrlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v".
        TCQ = 100
        tCK = 2500
        DQS_CNT_WIDTH = 3
        N_CTL_LANES = 32'b00000000000000000000000000000011
        SIM_CAL_OPTION = "NONE"
    Set property "syn_maxfan = 10" for signal <delay_done_r4>.
    Set property "KEEP = TRUE" for signal <delay_done_r4>.
    Set property "MAX_FANOUT = 10" for signal <delay_done_r4>.
    Register <po_en_stg2_c> equivalent to <po_stg2_c_incdec> has been removed
    Found 1-bit register for signal <po_cnt_inc>.
    Found 1-bit register for signal <po_cnt_dec>.
    Found 1-bit register for signal <po_en_stg2_f>.
    Found 1-bit register for signal <po_stg2_c_incdec>.
    Found 6-bit register for signal <delay_cnt_r>.
    Found 6-bit register for signal <delaydec_cnt_r>.
    Found 3-bit register for signal <ctl_lane_cnt>.
    Found 1-bit register for signal <delay_dec_done>.
    Found 1-bit register for signal <delay_done_r1>.
    Found 1-bit register for signal <delay_done_r2>.
    Found 1-bit register for signal <delay_done_r3>.
    Found 1-bit register for signal <delay_done_r4>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 3-bit adder for signal <ctl_lane_cnt[2]_GND_101_o_add_41_OUT> created at line 211.
    Found 4-bit subtractor for signal <GND_101_o_GND_101_o_sub_3_OUT<3:0>> created at line 133.
    Found 6-bit subtractor for signal <GND_101_o_GND_101_o_sub_22_OUT<5:0>> created at line 191.
    Found 6-bit subtractor for signal <GND_101_o_GND_101_o_sub_32_OUT<5:0>> created at line 200.
    Found 4-bit comparator greater for signal <GND_101_o_wait_cnt_r[3]_LessThan_2_o> created at line 132
    Found 6-bit comparator greater for signal <GND_101_o_delaydec_cnt_r[5]_LessThan_8_o> created at line 137
    Found 6-bit comparator greater for signal <GND_101_o_delay_cnt_r[5]_LessThan_10_o> created at line 139
    WARNING:Xst:2404 -  FFs/Latches <po_stg2_f_incdec<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v".
        TCQ = 100
        tCK = 2500
        nCK_PER_CLK = 4
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        SIM_CAL_OPTION = "NONE"
        OCAL_EN = "ON"
    Set property "syn_maxfan = 10" for signal <ocal_done_r>.
    Set property "KEEP = TRUE" for signal <ocal_done_r>.
    Set property "MAX_FANOUT = 10" for signal <ocal_done_r>.
WARNING:Xst:653 - Signal <dbg_phy_oclkdelay_cal<255:254>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_oclkdelay_cal<53:48>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <pat_data_match_valid_r> equivalent to <rd_active_r3> has been removed
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <po_stg3_dec>.
    Found 1-bit register for signal <po_en_stg3>.
    Found 6-bit register for signal <delay_cnt_r>.
    Found 1-bit register for signal <delay_done>.
    Found 1-bit register for signal <delay_done_r1>.
    Found 1-bit register for signal <delay_done_r2>.
    Found 1-bit register for signal <delay_done_r3>.
    Found 1-bit register for signal <delay_done_r4>.
    Found 4-bit register for signal <mux_sel_r>.
    Found 1-bit register for signal <oclkdelay_calib_start_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_r1>.
    Found 1-bit register for signal <rd_active_r2>.
    Found 1-bit register for signal <rd_active_r3>.
    Found 1-bit register for signal <rd_active_r4>.
    Found 1-bit register for signal <stg3_dec_r>.
    Found 5-bit register for signal <ocal_state_r1>.
    Found 1-bit register for signal <sel_rd_rise0_r<0>>.
    Found 1-bit register for signal <sel_rd_fall0_r<0>>.
    Found 1-bit register for signal <sel_rd_rise1_r<0>>.
    Found 1-bit register for signal <sel_rd_fall1_r<0>>.
    Found 1-bit register for signal <sel_rd_rise2_r<0>>.
    Found 1-bit register for signal <sel_rd_fall2_r<0>>.
    Found 1-bit register for signal <sel_rd_rise3_r<0>>.
    Found 1-bit register for signal <sel_rd_fall3_r<0>>.
    Found 1-bit register for signal <sel_rd_rise0_r<1>>.
    Found 1-bit register for signal <sel_rd_fall0_r<1>>.
    Found 1-bit register for signal <sel_rd_rise1_r<1>>.
    Found 1-bit register for signal <sel_rd_fall1_r<1>>.
    Found 1-bit register for signal <sel_rd_rise2_r<1>>.
    Found 1-bit register for signal <sel_rd_fall2_r<1>>.
    Found 1-bit register for signal <sel_rd_rise3_r<1>>.
    Found 1-bit register for signal <sel_rd_fall3_r<1>>.
    Found 1-bit register for signal <sel_rd_rise0_r<2>>.
    Found 1-bit register for signal <sel_rd_fall0_r<2>>.
    Found 1-bit register for signal <sel_rd_rise1_r<2>>.
    Found 1-bit register for signal <sel_rd_fall1_r<2>>.
    Found 1-bit register for signal <sel_rd_rise2_r<2>>.
    Found 1-bit register for signal <sel_rd_fall2_r<2>>.
    Found 1-bit register for signal <sel_rd_rise3_r<2>>.
    Found 1-bit register for signal <sel_rd_fall3_r<2>>.
    Found 1-bit register for signal <sel_rd_rise0_r<3>>.
    Found 1-bit register for signal <sel_rd_fall0_r<3>>.
    Found 1-bit register for signal <sel_rd_rise1_r<3>>.
    Found 1-bit register for signal <sel_rd_fall1_r<3>>.
    Found 1-bit register for signal <sel_rd_rise2_r<3>>.
    Found 1-bit register for signal <sel_rd_fall2_r<3>>.
    Found 1-bit register for signal <sel_rd_rise3_r<3>>.
    Found 1-bit register for signal <sel_rd_fall3_r<3>>.
    Found 1-bit register for signal <sel_rd_rise0_r<4>>.
    Found 1-bit register for signal <sel_rd_fall0_r<4>>.
    Found 1-bit register for signal <sel_rd_rise1_r<4>>.
    Found 1-bit register for signal <sel_rd_fall1_r<4>>.
    Found 1-bit register for signal <sel_rd_rise2_r<4>>.
    Found 1-bit register for signal <sel_rd_fall2_r<4>>.
    Found 1-bit register for signal <sel_rd_rise3_r<4>>.
    Found 1-bit register for signal <sel_rd_fall3_r<4>>.
    Found 1-bit register for signal <sel_rd_rise0_r<5>>.
    Found 1-bit register for signal <sel_rd_fall0_r<5>>.
    Found 1-bit register for signal <sel_rd_rise1_r<5>>.
    Found 1-bit register for signal <sel_rd_fall1_r<5>>.
    Found 1-bit register for signal <sel_rd_rise2_r<5>>.
    Found 1-bit register for signal <sel_rd_fall2_r<5>>.
    Found 1-bit register for signal <sel_rd_rise3_r<5>>.
    Found 1-bit register for signal <sel_rd_fall3_r<5>>.
    Found 1-bit register for signal <sel_rd_rise0_r<6>>.
    Found 1-bit register for signal <sel_rd_fall0_r<6>>.
    Found 1-bit register for signal <sel_rd_rise1_r<6>>.
    Found 1-bit register for signal <sel_rd_fall1_r<6>>.
    Found 1-bit register for signal <sel_rd_rise2_r<6>>.
    Found 1-bit register for signal <sel_rd_fall2_r<6>>.
    Found 1-bit register for signal <sel_rd_rise3_r<6>>.
    Found 1-bit register for signal <sel_rd_fall3_r<6>>.
    Found 1-bit register for signal <sel_rd_rise0_r<7>>.
    Found 1-bit register for signal <sel_rd_fall0_r<7>>.
    Found 1-bit register for signal <sel_rd_rise1_r<7>>.
    Found 1-bit register for signal <sel_rd_fall1_r<7>>.
    Found 1-bit register for signal <sel_rd_rise2_r<7>>.
    Found 1-bit register for signal <sel_rd_fall2_r<7>>.
    Found 1-bit register for signal <sel_rd_rise3_r<7>>.
    Found 1-bit register for signal <sel_rd_fall3_r<7>>.
    Found 8-bit register for signal <prev_rd_rise0_r>.
    Found 8-bit register for signal <prev_rd_fall0_r>.
    Found 8-bit register for signal <prev_rd_rise1_r>.
    Found 8-bit register for signal <prev_rd_fall1_r>.
    Found 8-bit register for signal <prev_rd_rise2_r>.
    Found 8-bit register for signal <prev_rd_fall2_r>.
    Found 8-bit register for signal <prev_rd_rise3_r>.
    Found 8-bit register for signal <prev_rd_fall3_r>.
    Found 1-bit register for signal <rise_win>.
    Found 1-bit register for signal <fall_win>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise2_r<0>>.
    Found 1-bit register for signal <pat_match_fall2_r<0>>.
    Found 1-bit register for signal <pat_match_rise3_r<0>>.
    Found 1-bit register for signal <pat_match_fall3_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise2_r<1>>.
    Found 1-bit register for signal <pat_match_fall2_r<1>>.
    Found 1-bit register for signal <pat_match_rise3_r<1>>.
    Found 1-bit register for signal <pat_match_fall3_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise2_r<2>>.
    Found 1-bit register for signal <pat_match_fall2_r<2>>.
    Found 1-bit register for signal <pat_match_rise3_r<2>>.
    Found 1-bit register for signal <pat_match_fall3_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise2_r<3>>.
    Found 1-bit register for signal <pat_match_fall2_r<3>>.
    Found 1-bit register for signal <pat_match_rise3_r<3>>.
    Found 1-bit register for signal <pat_match_fall3_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise2_r<4>>.
    Found 1-bit register for signal <pat_match_fall2_r<4>>.
    Found 1-bit register for signal <pat_match_rise3_r<4>>.
    Found 1-bit register for signal <pat_match_fall3_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise2_r<5>>.
    Found 1-bit register for signal <pat_match_fall2_r<5>>.
    Found 1-bit register for signal <pat_match_rise3_r<5>>.
    Found 1-bit register for signal <pat_match_fall3_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise2_r<6>>.
    Found 1-bit register for signal <pat_match_fall2_r<6>>.
    Found 1-bit register for signal <pat_match_rise3_r<6>>.
    Found 1-bit register for signal <pat_match_fall3_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise2_r<7>>.
    Found 1-bit register for signal <pat_match_fall2_r<7>>.
    Found 1-bit register for signal <pat_match_rise3_r<7>>.
    Found 1-bit register for signal <pat_match_fall3_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_match_rise2_and_r>.
    Found 1-bit register for signal <pat_match_fall2_and_r>.
    Found 1-bit register for signal <pat_match_rise3_and_r>.
    Found 1-bit register for signal <pat_match_fall3_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 4-bit register for signal <stable_rise_stg3_cnt>.
    Found 1-bit register for signal <stable_rise_eye_r>.
    Found 4-bit register for signal <stable_fall_stg3_cnt>.
    Found 1-bit register for signal <stable_fall_eye_r>.
    Found 1-bit register for signal <wait_cnt_en_r>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 1-bit register for signal <cnt_next_state>.
    Found 48-bit register for signal <n1042[47:0]>.
    Found 1-bit register for signal <prech_done_r>.
    Found 1-bit register for signal <stg3_tap_cnt_eq_oclkdelay_init_val>.
    Found 1-bit register for signal <stg3_tap_cnt_eq_63>.
    Found 1-bit register for signal <stg3_tap_cnt_less_oclkdelay_init_val>.
    Found 1-bit register for signal <stg3_limit>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_a>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_b>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_c>.
    Found 6-bit register for signal <ocal_final_cnt_r_mux_d>.
    Found 6-bit register for signal <ocal_final_cnt_r>.
    Found 5-bit register for signal <ocal_state_r>.
    Found 4-bit register for signal <cnt_dqs_r>.
    Found 6-bit register for signal <stg3_tap_cnt>.
    Found 6-bit register for signal <stg3_incdec_limit>.
    Found 1-bit register for signal <stg3_dec2inc>.
    Found 6-bit register for signal <stg2_tap_cnt>.
    Found 2-bit register for signal <stg2_inc2_cnt>.
    Found 2-bit register for signal <stg2_dec2_cnt>.
    Found 6-bit register for signal <stg2_dec_cnt>.
    Found 1-bit register for signal <stg3_dec>.
    Found 1-bit register for signal <wrlvl_final>.
    Found 1-bit register for signal <oclk_calib_resume>.
    Found 1-bit register for signal <oclk_prech_req>.
    Found 6-bit register for signal <ocal_inc_cnt>.
    Found 6-bit register for signal <ocal_dec_cnt>.
    Found 1-bit register for signal <ocal_stg3_inc_en>.
    Found 1-bit register for signal <ocal_rise_edge1_found>.
    Found 1-bit register for signal <ocal_rise_edge2_found>.
    Found 1-bit register for signal <ocal_rise_edge1_found_timing>.
    Found 1-bit register for signal <ocal_rise_edge2_found_timing>.
    Found 6-bit register for signal <ocal_rise_right_edge>.
    Found 6-bit register for signal <ocal_rise_edge1_taps>.
    Found 6-bit register for signal <ocal_rise_edge2_taps>.
    Found 1-bit register for signal <ocal_fall_edge1_found>.
    Found 1-bit register for signal <ocal_fall_edge2_found>.
    Found 6-bit register for signal <ocal_fall_edge1_taps>.
    Found 6-bit register for signal <ocal_fall_edge2_taps>.
    Found 1-bit register for signal <ocal_byte_done>.
    Found 1-bit register for signal <ocal_done_r>.
    Found 1-bit register for signal <po_stg23_sel>.
    Found 1-bit register for signal <po_en_stg23>.
    Found 1-bit register for signal <po_stg23_incdec>.
    Found 1-bit register for signal <ocal_final_cnt_r_calc>.
    Found finite state machine <FSM_4> for signal <ocal_state_r>.
    -----------------------------------------------------------------------
    | States             | 21                                             |
    | Transitions        | 67                                             |
    | Inputs             | 31                                             |
    | Outputs            | 37                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_102_o_GND_102_o_sub_386_OUT> created at line 712.
    Found 7-bit subtractor for signal <GND_102_o_GND_102_o_sub_403_OUT> created at line 758.
    Found 6-bit subtractor for signal <stg3_tap_cnt[5]_ocal_rise_right_edge[5]_sub_438_OUT> created at line 818.
    Found 6-bit subtractor for signal <n1115> created at line 840.
    Found 6-bit subtractor for signal <oclkdelay_init_val[5]_stg3_tap_cnt[5]_sub_523_OUT> created at line 988.
    Found 6-bit subtractor for signal <stg2_tap_cnt[5]_cnt_dqs_r[2]_sub_558_OUT> created at line 1088.
    Found 7-bit adder for signal <n1057> created at line 448.
    Found 7-bit adder for signal <n1058> created at line 448.
    Found 7-bit adder for signal <n1059> created at line 448.
    Found 7-bit adder for signal <n1060> created at line 448.
    Found 7-bit adder for signal <n1061> created at line 448.
    Found 7-bit adder for signal <n1062> created at line 448.
    Found 7-bit adder for signal <n1063> created at line 448.
    Found 4-bit adder for signal <stable_rise_stg3_cnt[3]_GND_102_o_add_325_OUT> created at line 621.
    Found 4-bit adder for signal <stable_fall_stg3_cnt[3]_GND_102_o_add_337_OUT> created at line 640.
    Found 4-bit adder for signal <wait_cnt_r[3]_GND_102_o_add_356_OUT> created at line 670.
    Found 7-bit adder for signal <_n1448> created at line 710.
    Found 6-bit adder for signal <n1376> created at line 840.
    Found 6-bit adder for signal <GND_102_o_ocal_final_cnt_r_mux_d[5]_add_456_OUT> created at line 840.
    Found 6-bit adder for signal <stg3_incdec_limit[5]_GND_102_o_add_560_OUT> created at line 1102.
    Found 6-bit adder for signal <stg2_tap_cnt[5]_GND_102_o_add_574_OUT> created at line 1110.
    Found 6-bit adder for signal <stg3_tap_cnt[5]_GND_102_o_add_600_OUT> created at line 1172.
    Found 4-bit adder for signal <cnt_dqs_r[3]_GND_102_o_add_612_OUT> created at line 1234.
    Found 4-bit subtractor for signal <GND_102_o_GND_102_o_sub_56_OUT<3:0>> created at line 351.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_66_OUT<5:0>> created at line 383.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_533_OUT<5:0>> created at line 1011.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_537_OUT<5:0>> created at line 1018.
    Found 2-bit subtractor for signal <GND_102_o_GND_102_o_sub_577_OUT<1:0>> created at line 1112.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_582_OUT<5:0>> created at line 1125.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_584_OUT<5:0>> created at line 1127.
    Found 2-bit subtractor for signal <GND_102_o_GND_102_o_sub_586_OUT<1:0>> created at line 1130.
    Found 6-bit subtractor for signal <GND_102_o_GND_102_o_sub_603_OUT<5:0>> created at line 1174.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_rise0[63]_Mux_85_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_fall0[63]_Mux_86_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_rise1[63]_Mux_87_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_fall1[63]_Mux_88_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_rise2[63]_Mux_89_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_fall2[63]_Mux_90_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_rise3[63]_Mux_91_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[2]_rd_data_fall3[63]_Mux_92_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_95_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_97_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_99_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_101_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_103_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_105_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_107_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_109_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_112_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_114_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_116_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_118_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_120_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_122_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_124_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_126_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_129_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_131_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_133_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_135_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_137_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_139_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_141_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_143_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_146_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_148_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_150_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_152_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_154_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_156_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_158_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_160_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_163_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_165_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_167_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_169_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_171_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_173_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_175_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_177_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_180_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_182_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_184_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_186_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_188_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_190_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_192_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_194_o> created at line 455.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise0[63]_Mux_197_o> created at line 448.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall0[63]_Mux_199_o> created at line 449.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise1[63]_Mux_201_o> created at line 450.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall1[63]_Mux_203_o> created at line 451.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise2[63]_Mux_205_o> created at line 452.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall2[63]_Mux_207_o> created at line 453.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_rise3[63]_Mux_209_o> created at line 454.
    Found 1-bit 64-to-1 multiplexer for signal <mux_sel_r[3]_rd_data_fall3[63]_Mux_211_o> created at line 455.
    Found 6-bit 8-to-1 multiplexer for signal <cnt_dqs_r[2]_wl_po_fine_cnt_w[7][5]_wide_mux_469_OUT> created at line 895.
    Found 6-bit 8-to-1 multiplexer for signal <cnt_dqs_r[3]_wl_po_fine_cnt_w[7][5]_wide_mux_614_OUT> created at line 1237.
    Found 4-bit comparator greater for signal <GND_102_o_count[3]_LessThan_55_o> created at line 350
    Found 6-bit comparator greater for signal <GND_102_o_delay_cnt_r[5]_LessThan_65_o> created at line 382
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[0]_prev_rd_rise1_r[0]_equal_242_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[0]_prev_rd_fall1_r[0]_equal_243_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[0]_prev_rd_rise2_r[0]_equal_244_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[0]_prev_rd_fall2_r[0]_equal_245_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[0]_prev_rd_rise3_r[0]_equal_246_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[0]_prev_rd_fall3_r[0]_equal_247_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[1]_prev_rd_rise1_r[1]_equal_251_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[1]_prev_rd_fall1_r[1]_equal_252_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[1]_prev_rd_rise2_r[1]_equal_253_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[1]_prev_rd_fall2_r[1]_equal_254_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[1]_prev_rd_rise3_r[1]_equal_255_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[1]_prev_rd_fall3_r[1]_equal_256_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[2]_prev_rd_rise1_r[2]_equal_260_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[2]_prev_rd_fall1_r[2]_equal_261_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[2]_prev_rd_rise2_r[2]_equal_262_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[2]_prev_rd_fall2_r[2]_equal_263_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[2]_prev_rd_rise3_r[2]_equal_264_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[2]_prev_rd_fall3_r[2]_equal_265_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[3]_prev_rd_rise1_r[3]_equal_269_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[3]_prev_rd_fall1_r[3]_equal_270_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[3]_prev_rd_rise2_r[3]_equal_271_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[3]_prev_rd_fall2_r[3]_equal_272_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[3]_prev_rd_rise3_r[3]_equal_273_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[3]_prev_rd_fall3_r[3]_equal_274_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[4]_prev_rd_rise1_r[4]_equal_278_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[4]_prev_rd_fall1_r[4]_equal_279_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[4]_prev_rd_rise2_r[4]_equal_280_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[4]_prev_rd_fall2_r[4]_equal_281_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[4]_prev_rd_rise3_r[4]_equal_282_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[4]_prev_rd_fall3_r[4]_equal_283_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[5]_prev_rd_rise1_r[5]_equal_287_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[5]_prev_rd_fall1_r[5]_equal_288_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[5]_prev_rd_rise2_r[5]_equal_289_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[5]_prev_rd_fall2_r[5]_equal_290_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[5]_prev_rd_rise3_r[5]_equal_291_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[5]_prev_rd_fall3_r[5]_equal_292_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[6]_prev_rd_rise1_r[6]_equal_296_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[6]_prev_rd_fall1_r[6]_equal_297_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[6]_prev_rd_rise2_r[6]_equal_298_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[6]_prev_rd_fall2_r[6]_equal_299_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[6]_prev_rd_rise3_r[6]_equal_300_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[6]_prev_rd_fall3_r[6]_equal_301_o> created at line 527
    Found 1-bit comparator equal for signal <sel_rd_rise1_r[7]_prev_rd_rise1_r[7]_equal_305_o> created at line 502
    Found 1-bit comparator equal for signal <sel_rd_fall1_r[7]_prev_rd_fall1_r[7]_equal_306_o> created at line 507
    Found 1-bit comparator equal for signal <sel_rd_rise2_r[7]_prev_rd_rise2_r[7]_equal_307_o> created at line 512
    Found 1-bit comparator equal for signal <sel_rd_fall2_r[7]_prev_rd_fall2_r[7]_equal_308_o> created at line 517
    Found 1-bit comparator equal for signal <sel_rd_rise3_r[7]_prev_rd_rise3_r[7]_equal_309_o> created at line 522
    Found 1-bit comparator equal for signal <sel_rd_fall3_r[7]_prev_rd_fall3_r[7]_equal_310_o> created at line 527
    Found 4-bit comparator greater for signal <stable_rise_stg3_cnt[3]_PWR_111_o_LessThan_325_o> created at line 620
    Found 4-bit comparator greater for signal <stable_fall_stg3_cnt[3]_PWR_111_o_LessThan_337_o> created at line 639
    Found 4-bit comparator lessequal for signal <n0514> created at line 686
    Found 32-bit comparator equal for signal <GND_102_o_GND_102_o_equal_387_o> created at line 712
    Found 6-bit comparator lessequal for signal <n0557> created at line 744
    Found 6-bit comparator lessequal for signal <n0563> created at line 756
    Found 32-bit comparator lessequal for signal <n0566> created at line 758
    Found 6-bit comparator greater for signal <stg2_tap_cnt[5]_PWR_111_o_LessThan_559_o> created at line 1089
    Found 6-bit comparator greater for signal <GND_102_o_stg2_tap_cnt[5]_LessThan_560_o> created at line 1094
    Found 6-bit comparator greater for signal <GND_102_o_ocal_inc_cnt[5]_LessThan_607_o> created at line 1185
    Found 7-bit comparator equal for signal <GND_102_o_GND_102_o_equal_384_o> created at line 710
    WARNING:Xst:2404 -  FFs/Latches <po_stg3_incdec<0:0>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
    Summary:
	inferred  29 Adder/Subtractor(s).
	inferred 409 D-type flip-flop(s).
	inferred  61 Comparator(s).
	inferred 120 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_dqs_found_cal.v".
        TCQ = 100
        nCK_PER_CLK = 4
        nCL = 6
        AL = "0"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        RANKS = 1
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        REG_CTRL = "OFF"
        SIM_CAL_OPTION = "NONE"
        NUM_DQSFOUND_CAL = 1020
        N_CTL_LANES = 32'b00000000000000000000000000000011
        HIGHEST_LANE = 12
        HIGHEST_BANK = 3
        BYTE_LANES_B0 = 4'b1111
        BYTE_LANES_B1 = 4'b1110
        BYTE_LANES_B2 = 4'b1111
        BYTE_LANES_B3 = 4'b0000
        BYTE_LANES_B4 = 4'b0000
        DATA_CTL_B0 = 4'b1111
        DATA_CTL_B1 = 4'b0000
        DATA_CTL_B2 = 4'b1111
        DATA_CTL_B3 = 4'b0000
        DATA_CTL_B4 = 4'b0000
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r1>.
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r2>.
    Set property "ASYNC_REG = TRUE" for signal <pi_dqs_found_lanes_r3>.
WARNING:Xst:647 - Input <po_counter_read_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dqsfound_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_dqs_found_cal<255:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dqsfound_retry_done> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <final_do_max<0>>.
    Found 3-bit register for signal <pi_dqs_found_any_bank>.
    Found 3-bit register for signal <pi_dqs_found_all_bank_r>.
    Found 3-bit register for signal <pi_dqs_found_any_bank_r>.
    Found 4-bit register for signal <detect_rd_cnt>.
    Found 1-bit register for signal <rst_dqs_find_r1>.
    Found 1-bit register for signal <rst_dqs_find_r2>.
    Found 1-bit register for signal <fine_adjust>.
    Found 3-bit register for signal <ctl_lane_cnt>.
    Found 4-bit register for signal <fine_adj_state_r>.
    Found 1-bit register for signal <fine_adjust_done_r>.
    Found 1-bit register for signal <ck_po_stg2_f_indec>.
    Found 1-bit register for signal <ck_po_stg2_f_en>.
    Found 1-bit register for signal <rst_dqs_find>.
    Found 6-bit register for signal <init_dec_cnt>.
    Found 6-bit register for signal <dec_cnt>.
    Found 6-bit register for signal <inc_cnt>.
    Found 1-bit register for signal <init_dec_done>.
    Found 1-bit register for signal <final_dec_done>.
    Found 1-bit register for signal <first_fail_detect>.
    Found 1-bit register for signal <second_fail_detect>.
    Found 6-bit register for signal <first_fail_taps>.
    Found 6-bit register for signal <second_fail_taps>.
    Found 6-bit register for signal <stable_pass_cnt>.
    Found 1-bit register for signal <dqs_found_prech_req>.
    Found 1-bit register for signal <dqs_found_start_r>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 1-bit register for signal <init_dqsfound_done_r>.
    Found 1-bit register for signal <rank_done_r>.
    Found 12-bit register for signal <pi_dqs_found_lanes_r1>.
    Found 12-bit register for signal <pi_dqs_found_lanes_r2>.
    Found 12-bit register for signal <pi_dqs_found_lanes_r3>.
    Found 1-bit register for signal <init_dqsfound_done_r1>.
    Found 1-bit register for signal <init_dqsfound_done_r2>.
    Found 1-bit register for signal <init_dqsfound_done_r3>.
    Found 1-bit register for signal <init_dqsfound_done_r4>.
    Found 1-bit register for signal <init_dqsfound_done_r5>.
    Found 1-bit register for signal <rank_done_r1>.
    Found 1-bit register for signal <dqs_found_done_r>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r<0>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r<1>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r<2>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r1<0>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r1<1>>.
    Found 1-bit register for signal <pi_rst_stg1_cal_r1<2>>.
    Found 1-bit register for signal <retry_cnt<9>>.
    Found 1-bit register for signal <retry_cnt<8>>.
    Found 1-bit register for signal <retry_cnt<7>>.
    Found 1-bit register for signal <retry_cnt<6>>.
    Found 1-bit register for signal <retry_cnt<5>>.
    Found 1-bit register for signal <retry_cnt<4>>.
    Found 1-bit register for signal <retry_cnt<3>>.
    Found 1-bit register for signal <retry_cnt<2>>.
    Found 1-bit register for signal <retry_cnt<1>>.
    Found 1-bit register for signal <retry_cnt<0>>.
    Found 1-bit register for signal <retry_cnt<19>>.
    Found 1-bit register for signal <retry_cnt<18>>.
    Found 1-bit register for signal <retry_cnt<17>>.
    Found 1-bit register for signal <retry_cnt<16>>.
    Found 1-bit register for signal <retry_cnt<15>>.
    Found 1-bit register for signal <retry_cnt<14>>.
    Found 1-bit register for signal <retry_cnt<13>>.
    Found 1-bit register for signal <retry_cnt<12>>.
    Found 1-bit register for signal <retry_cnt<11>>.
    Found 1-bit register for signal <retry_cnt<10>>.
    Found 1-bit register for signal <retry_cnt<29>>.
    Found 1-bit register for signal <retry_cnt<28>>.
    Found 1-bit register for signal <retry_cnt<27>>.
    Found 1-bit register for signal <retry_cnt<26>>.
    Found 1-bit register for signal <retry_cnt<25>>.
    Found 1-bit register for signal <retry_cnt<24>>.
    Found 1-bit register for signal <retry_cnt<23>>.
    Found 1-bit register for signal <retry_cnt<22>>.
    Found 1-bit register for signal <retry_cnt<21>>.
    Found 1-bit register for signal <retry_cnt<20>>.
    Found 1-bit register for signal <pi_dqs_found_err_r<0>>.
    Found 1-bit register for signal <pi_dqs_found_err_r<1>>.
    Found 1-bit register for signal <pi_dqs_found_err_r<2>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><5>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><4>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><3>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><2>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><1>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><0>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><11>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><10>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><9>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><8>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><7>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><6>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><17>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><16>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><15>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><14>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><13>>.
    Found 1-bit register for signal <rd_byte_data_offset<0><12>>.
    Found 3-bit register for signal <pi_rst_stg1_cal>.
    Found 3-bit register for signal <final_do_index<0>>.
    Found 1-bit register for signal <final_data_offset<0><5>>.
    Found 1-bit register for signal <final_data_offset<0><4>>.
    Found 1-bit register for signal <final_data_offset<0><3>>.
    Found 1-bit register for signal <final_data_offset<0><2>>.
    Found 1-bit register for signal <final_data_offset<0><1>>.
    Found 1-bit register for signal <final_data_offset<0><0>>.
    Found 1-bit register for signal <final_data_offset_mc<0><5>>.
    Found 1-bit register for signal <final_data_offset_mc<0><4>>.
    Found 1-bit register for signal <final_data_offset_mc<0><3>>.
    Found 1-bit register for signal <final_data_offset_mc<0><2>>.
    Found 1-bit register for signal <final_data_offset_mc<0><1>>.
    Found 1-bit register for signal <final_data_offset_mc<0><0>>.
    Found 1-bit register for signal <final_data_offset<0><11>>.
    Found 1-bit register for signal <final_data_offset<0><10>>.
    Found 1-bit register for signal <final_data_offset<0><9>>.
    Found 1-bit register for signal <final_data_offset<0><8>>.
    Found 1-bit register for signal <final_data_offset<0><7>>.
    Found 1-bit register for signal <final_data_offset<0><6>>.
    Found 1-bit register for signal <final_data_offset_mc<0><11>>.
    Found 1-bit register for signal <final_data_offset_mc<0><10>>.
    Found 1-bit register for signal <final_data_offset_mc<0><9>>.
    Found 1-bit register for signal <final_data_offset_mc<0><8>>.
    Found 1-bit register for signal <final_data_offset_mc<0><7>>.
    Found 1-bit register for signal <final_data_offset_mc<0><6>>.
    Found 1-bit register for signal <final_data_offset<0><17>>.
    Found 1-bit register for signal <final_data_offset<0><16>>.
    Found 1-bit register for signal <final_data_offset<0><15>>.
    Found 1-bit register for signal <final_data_offset<0><14>>.
    Found 1-bit register for signal <final_data_offset<0><13>>.
    Found 1-bit register for signal <final_data_offset<0><12>>.
    Found 1-bit register for signal <final_data_offset_mc<0><17>>.
    Found 1-bit register for signal <final_data_offset_mc<0><16>>.
    Found 1-bit register for signal <final_data_offset_mc<0><15>>.
    Found 1-bit register for signal <final_data_offset_mc<0><14>>.
    Found 1-bit register for signal <final_data_offset_mc<0><13>>.
    Found 1-bit register for signal <final_data_offset_mc<0><12>>.
    Found 1-bit register for signal <pi_dqs_found_err>.
    Found 3-bit register for signal <pi_dqs_found_all_bank>.
    Found finite state machine <FSM_5> for signal <fine_adj_state_r>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 44                                             |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n0798> created at line 572.
    Found 7-bit subtractor for signal <GND_103_o_GND_103_o_sub_246_OUT> created at line 842.
    Found 7-bit subtractor for signal <GND_103_o_GND_103_o_sub_258_OUT> created at line 857.
    Found 7-bit subtractor for signal <GND_103_o_GND_103_o_sub_270_OUT> created at line 872.
    Found 6-bit adder for signal <inc_cnt[5]_GND_103_o_add_45_OUT> created at line 464.
    Found 6-bit adder for signal <n0887> created at line 506.
    Found 6-bit adder for signal <stable_pass_cnt[5]_GND_103_o_add_99_OUT> created at line 552.
    Found 3-bit adder for signal <ctl_lane_cnt[2]_GND_103_o_add_132_OUT> created at line 600.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_103_o_add_180_OUT> created at line 653.
    Found 10-bit adder for signal <retry_cnt[9]_GND_103_o_add_216_OUT> created at line 778.
    Found 10-bit adder for signal <retry_cnt[19]_GND_103_o_add_220_OUT> created at line 788.
    Found 10-bit adder for signal <retry_cnt[29]_GND_103_o_add_224_OUT> created at line 798.
    Found 3-bit adder for signal <final_do_index[0][2]_GND_103_o_add_295_OUT> created at line 1148.
    Found 4-bit subtractor for signal <GND_103_o_GND_103_o_sub_33_OUT<3:0>> created at line 381.
    Found 6-bit subtractor for signal <GND_103_o_GND_103_o_sub_125_OUT<5:0>> created at line 591.
    Found 6-bit subtractor for signal <GND_103_o_GND_103_o_sub_128_OUT<5:0>> created at line 593.
    Found 6-bit subtractor for signal <GND_103_o_GND_103_o_sub_284_OUT<5:0>> created at line 1122.
    Found 6-bit subtractor for signal <GND_103_o_GND_103_o_sub_300_OUT<5:0>> created at line 1165.
    Found 6-bit subtractor for signal <GND_103_o_GND_103_o_sub_303_OUT<5:0>> created at line 1165.
    Found 6-bit 4-to-1 multiplexer for signal <_n1276> created at line 1081.
    Found 4-bit comparator greater for signal <GND_103_o_detect_rd_cnt[3]_LessThan_32_o> created at line 380
    Found 6-bit comparator greater for signal <GND_103_o_inc_cnt[5]_LessThan_59_o> created at line 500
    Found 6-bit comparator greater for signal <GND_103_o_stable_pass_cnt[5]_LessThan_60_o> created at line 500
    Found 6-bit comparator greater for signal <n0085> created at line 507
    Found 6-bit comparator greater for signal <inc_cnt[5]_PWR_112_o_LessThan_106_o> created at line 518
    Found 6-bit comparator greater for signal <stable_pass_cnt[5]_GND_103_o_LessThan_69_o> created at line 518
    Found 6-bit comparator greater for signal <PWR_112_o_first_fail_taps[5]_LessThan_107_o> created at line 562
    Found 6-bit comparator greater for signal <GND_103_o_dec_cnt[5]_LessThan_135_o> created at line 604
    Found 6-bit comparator greater for signal <GND_103_o_init_dec_cnt[5]_LessThan_136_o> created at line 604
    Found 6-bit comparator greater for signal <rnk_cnt_r[0]_GND_103_o_LessThan_204_o> created at line 718
    Found 6-bit comparator greater for signal <rnk_cnt_r[0]_GND_103_o_LessThan_207_o> created at line 728
    Found 6-bit comparator greater for signal <rnk_cnt_r[0]_GND_103_o_LessThan_210_o> created at line 738
    Found 2-bit comparator lessequal for signal <n0479> created at line 841
    Found 6-bit comparator lessequal for signal <final_do_max[0][5]_rank_final_loop[0].final_do_cand[0][5]_LessThan_283_o> created at line 1120
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred 221 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_rdlvl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 4
        CLK_PERIOD = 10000
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        RANKS = 1
        PER_BIT_DESKEW = "OFF"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "OFF"
        DRAM_TYPE = "DDR3"
        OCAL_EN = "ON"
    Set property "use_dsp48 = no".
    Set property "syn_maxfan = 30" for signal <rdlvl_stg1_done>.
    Set property "KEEP = TRUE" for signal <rdlvl_stg1_done>.
    Set property "MAX_FANOUT = 30" for signal <rdlvl_stg1_done>.
WARNING:Xst:647 - Input <dbg_sel_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_cpt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_phy_rdlvl<255:234>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_phy_rdlvl<169:119>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <pat0_match_rise2_r<6>> equivalent to <idel_pat0_match_rise2_r<6>> has been removed
    Register <pat1_match_rise3_r<4>> equivalent to <idel_pat0_match_rise3_r<4>> has been removed
    Register <pat1_match_fall3_r<7>> equivalent to <idel_pat1_match_fall3_r<7>> has been removed
    Register <pat0_match_fall3_r<7>> equivalent to <idel_pat1_match_fall3_r<7>> has been removed
    Register <pat0_match_fall3_r<6>> equivalent to <idel_pat0_match_fall3_r<6>> has been removed
    Register <idel_pat1_match_fall3_r<6>> equivalent to <idel_pat0_match_fall3_r<6>> has been removed
    Register <pat0_match_rise2_r<2>> equivalent to <idel_pat0_match_rise2_r<2>> has been removed
    Register <pat1_match_rise1_r<3>> equivalent to <idel_pat1_match_rise1_r<3>> has been removed
    Register <pat0_match_fall2_r<4>> equivalent to <idel_pat0_match_fall2_r<4>> has been removed
    Register <idel_pat1_match_fall2_r<4>> equivalent to <idel_pat0_match_fall2_r<4>> has been removed
    Register <dlyce_dq_r<0>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<1>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<2>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<3>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<4>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<5>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <dlyce_dq_r<6>> equivalent to <dlyce_dq_r<7>> has been removed
    Register <pat0_match_rise3_r<4>> equivalent to <idel_pat1_match_rise3_r<4>> has been removed
    Register <pat1_match_rise3_r<5>> equivalent to <pat0_match_rise3_r<5>> has been removed
    Register <pat0_match_rise3_r<7>> equivalent to <idel_pat1_match_rise3_r<7>> has been removed
    Register <pat0_match_rise3_r<0>> equivalent to <idel_pat1_match_rise3_r<0>> has been removed
    Register <idel_pat1_match_rise3_r<5>> equivalent to <idel_pat0_match_rise3_r<5>> has been removed
    Register <pat0_match_rise3_r<3>> equivalent to <idel_pat1_match_rise3_r<3>> has been removed
    Register <pat1_match_rise3_r<1>> equivalent to <pat0_match_rise3_r<1>> has been removed
    Register <pat1_match_rise3_r<6>> equivalent to <idel_pat1_match_rise3_r<6>> has been removed
    Register <pat0_match_rise3_r<6>> equivalent to <idel_pat1_match_rise3_r<6>> has been removed
    Register <pat1_match_fall3_r<4>> equivalent to <idel_pat1_match_fall3_r<4>> has been removed
    Register <dlyce_dq_r<8>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<9>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<10>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<11>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<12>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<13>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <dlyce_dq_r<14>> equivalent to <dlyce_dq_r<15>> has been removed
    Register <pat1_match_fall3_r<5>> equivalent to <pat0_match_fall3_r<5>> has been removed
    Register <idel_pat1_match_rise3_r<1>> equivalent to <idel_pat0_match_rise3_r<1>> has been removed
    Register <pat1_match_rise0_r<5>> equivalent to <idel_pat0_match_rise0_r<5>> has been removed
    Register <idel_pat1_match_rise0_r<5>> equivalent to <idel_pat0_match_rise0_r<5>> has been removed
    Register <pat1_match_rise2_r<2>> equivalent to <idel_pat1_match_rise2_r<2>> has been removed
    Register <pat1_match_fall1_r<4>> equivalent to <idel_pat0_match_fall1_r<4>> has been removed
    Register <pat1_match_rise2_r<3>> equivalent to <idel_pat0_match_rise2_r<3>> has been removed
    Register <idel_pat1_match_rise2_r<3>> equivalent to <idel_pat0_match_rise2_r<3>> has been removed
    Register <pat1_match_rise2_r<7>> equivalent to <idel_pat0_match_rise2_r<7>> has been removed
    Register <idel_pat1_match_rise2_r<7>> equivalent to <idel_pat0_match_rise2_r<7>> has been removed
    Register <pat0_match_rise2_r<5>> equivalent to <idel_pat1_match_rise2_r<5>> has been removed
    Register <pat1_match_rise2_r<6>> equivalent to <idel_pat1_match_rise2_r<6>> has been removed
    Register <pat0_match_rise2_r<1>> equivalent to <idel_pat1_match_rise2_r<1>> has been removed
    Register <pat1_match_rise3_r<3>> equivalent to <idel_pat0_match_rise3_r<3>> has been removed
    Register <pat1_match_fall3_r<0>> equivalent to <idel_pat1_match_fall3_r<0>> has been removed
    Register <pat1_match_fall1_r<0>> equivalent to <idel_pat0_match_fall1_r<0>> has been removed
    Register <cal1_cnt_cpt_timing_r> equivalent to <rd_mux_sel_r> has been removed
    Register <pat0_match_rise1_r<0>> equivalent to <idel_pat0_match_rise1_r<0>> has been removed
    Register <pat1_match_rise1_r<6>> equivalent to <idel_pat0_match_rise1_r<6>> has been removed
    Register <pat0_match_rise1_r<6>> equivalent to <idel_pat0_match_rise1_r<6>> has been removed
    Register <pat0_match_rise1_r<7>> equivalent to <idel_pat0_match_rise1_r<7>> has been removed
    Register <pat1_match_rise2_r<5>> equivalent to <idel_pat0_match_rise2_r<5>> has been removed
    Register <pat1_match_rise1_r<1>> equivalent to <idel_pat0_match_rise1_r<1>> has been removed
    Register <idel_pat1_match_rise1_r<1>> equivalent to <idel_pat0_match_rise1_r<1>> has been removed
    Register <pat1_match_rise1_r<2>> equivalent to <idel_pat0_match_rise1_r<2>> has been removed
    Register <pat0_match_rise1_r<2>> equivalent to <idel_pat0_match_rise1_r<2>> has been removed
    Register <pat1_match_rise1_r<0>> equivalent to <idel_pat1_match_rise1_r<0>> has been removed
    Register <pat0_match_rise0_r<7>> equivalent to <idel_pat0_match_rise0_r<7>> has been removed
    Register <idel_pat1_match_rise0_r<7>> equivalent to <idel_pat0_match_rise0_r<7>> has been removed
    Register <pat1_match_rise1_r<5>> equivalent to <idel_pat0_match_rise1_r<5>> has been removed
    Register <idel_pat1_match_rise1_r<5>> equivalent to <idel_pat0_match_rise1_r<5>> has been removed
    Register <pat0_match_rise1_r<3>> equivalent to <idel_pat0_match_rise1_r<3>> has been removed
    Register <pat1_match_rise1_r<4>> equivalent to <idel_pat1_match_rise1_r<4>> has been removed
    Register <pat1_match_fall2_r<2>> equivalent to <idel_pat0_match_fall2_r<2>> has been removed
    Register <pat1_match_rise2_r<1>> equivalent to <idel_pat0_match_rise2_r<1>> has been removed
    Register <pat0_match_fall3_r<2>> equivalent to <idel_pat0_match_fall3_r<2>> has been removed
    Register <idel_pat1_match_fall3_r<2>> equivalent to <idel_pat0_match_fall3_r<2>> has been removed
    Register <pat1_match_rise0_r<6>> equivalent to <idel_pat0_match_rise0_r<6>> has been removed
    Register <pat0_match_fall3_r<4>> equivalent to <idel_pat0_match_fall3_r<4>> has been removed
    Register <pat1_match_rise3_r<7>> equivalent to <idel_pat0_match_rise3_r<7>> has been removed
    Register <pat0_match_rise0_r<6>> equivalent to <idel_pat1_match_rise0_r<6>> has been removed
    Register <pat0_match_rise1_r<4>> equivalent to <idel_pat0_match_rise1_r<4>> has been removed
    Register <idel_pat1_match_fall3_r<5>> equivalent to <idel_pat0_match_fall3_r<5>> has been removed
    Register <pat1_match_rise0_r<4>> equivalent to <idel_pat0_match_rise0_r<4>> has been removed
    Register <pat0_match_rise0_r<4>> equivalent to <idel_pat0_match_rise0_r<4>> has been removed
    Register <pat1_match_rise2_r<0>> equivalent to <idel_pat1_match_rise2_r<0>> has been removed
    Register <pat0_match_rise2_r<0>> equivalent to <idel_pat1_match_rise2_r<0>> has been removed
    Register <pat0_match_rise0_r<3>> equivalent to <idel_pat0_match_rise0_r<3>> has been removed
    Register <idel_pat1_match_rise0_r<3>> equivalent to <idel_pat0_match_rise0_r<3>> has been removed
    Register <pat0_match_fall3_r<0>> equivalent to <idel_pat0_match_fall3_r<0>> has been removed
    Register <pat1_match_rise1_r<7>> equivalent to <idel_pat1_match_rise1_r<7>> has been removed
    Register <pat1_match_rise0_r<0>> equivalent to <idel_pat0_match_rise0_r<0>> has been removed
    Register <pat0_match_rise0_r<0>> equivalent to <idel_pat0_match_rise0_r<0>> has been removed
    Register <pat0_match_rise0_r<2>> equivalent to <idel_pat1_match_rise0_r<2>> has been removed
    Register <idel_pat1_match_fall3_r<1>> equivalent to <idel_pat0_match_fall3_r<1>> has been removed
    Register <pat0_match_fall2_r<3>> equivalent to <idel_pat0_match_fall2_r<3>> has been removed
    Register <pat1_match_rise0_r<1>> equivalent to <idel_pat0_match_rise0_r<1>> has been removed
    Register <idel_pat1_match_rise0_r<1>> equivalent to <idel_pat0_match_rise0_r<1>> has been removed
    Register <pat1_match_rise2_r<4>> equivalent to <idel_pat1_match_rise2_r<4>> has been removed
    Register <pat0_match_rise2_r<4>> equivalent to <idel_pat1_match_rise2_r<4>> has been removed
    Register <pat0_match_fall1_r<5>> equivalent to <idel_pat0_match_fall1_r<5>> has been removed
    Register <pat0_match_fall2_r<2>> equivalent to <idel_pat1_match_fall2_r<2>> has been removed
    Register <pat1_match_fall2_r<3>> equivalent to <idel_pat1_match_fall2_r<3>> has been removed
    Register <pat1_match_fall2_r<7>> equivalent to <idel_pat1_match_fall2_r<7>> has been removed
    Register <pat0_match_fall2_r<0>> equivalent to <idel_pat0_match_fall2_r<0>> has been removed
    Register <idel_pat1_match_fall2_r<0>> equivalent to <idel_pat0_match_fall2_r<0>> has been removed
    Register <pat1_match_fall0_r<7>> equivalent to <idel_pat0_match_fall0_r<7>> has been removed
    Register <pat0_match_fall2_r<6>> equivalent to <idel_pat1_match_fall2_r<6>> has been removed
    Register <pat1_match_fall0_r<2>> equivalent to <idel_pat1_match_fall0_r<2>> has been removed
    Register <pat1_match_fall3_r<3>> equivalent to <idel_pat1_match_fall3_r<3>> has been removed
    Register <pat0_match_fall3_r<3>> equivalent to <idel_pat1_match_fall3_r<3>> has been removed
    Register <pat1_match_fall1_r<6>> equivalent to <idel_pat0_match_fall1_r<6>> has been removed
    Register <idel_pat1_match_fall1_r<6>> equivalent to <idel_pat0_match_fall1_r<6>> has been removed
    Register <pat1_match_fall1_r<7>> equivalent to <idel_pat0_match_fall1_r<7>> has been removed
    Register <pat0_match_fall1_r<7>> equivalent to <idel_pat0_match_fall1_r<7>> has been removed
    Register <pat1_match_fall1_r<1>> equivalent to <idel_pat1_match_fall1_r<1>> has been removed
    Register <pat0_match_fall1_r<1>> equivalent to <idel_pat0_match_fall1_r<1>> has been removed
    Register <pat1_match_fall1_r<2>> equivalent to <idel_pat0_match_fall1_r<2>> has been removed
    Register <idel_pat1_match_fall1_r<2>> equivalent to <idel_pat0_match_fall1_r<2>> has been removed
    Register <pat0_match_fall1_r<0>> equivalent to <idel_pat1_match_fall1_r<0>> has been removed
    Register <pat1_match_fall0_r<3>> equivalent to <idel_pat0_match_fall0_r<3>> has been removed
    Register <pat1_match_fall1_r<5>> equivalent to <idel_pat1_match_fall1_r<5>> has been removed
    Register <pat1_match_fall1_r<3>> equivalent to <idel_pat0_match_fall1_r<3>> has been removed
    Register <pat0_match_fall1_r<3>> equivalent to <idel_pat0_match_fall1_r<3>> has been removed
    Register <pat0_match_fall1_r<4>> equivalent to <idel_pat1_match_fall1_r<4>> has been removed
    Register <pat1_match_fall2_r<1>> equivalent to <idel_pat1_match_fall2_r<1>> has been removed
    Register <pat0_match_fall2_r<1>> equivalent to <idel_pat1_match_fall2_r<1>> has been removed
    Register <pat1_match_rise0_r<2>> equivalent to <idel_pat0_match_rise0_r<2>> has been removed
    Register <pat1_match_fall3_r<1>> equivalent to <pat0_match_fall3_r<1>> has been removed
    Register <pat1_match_fall2_r<6>> equivalent to <idel_pat0_match_fall2_r<6>> has been removed
    Register <pat0_match_fall0_r<6>> equivalent to <idel_pat0_match_fall0_r<6>> has been removed
    Register <pat1_match_fall0_r<4>> equivalent to <idel_pat0_match_fall0_r<4>> has been removed
    Register <idel_pat1_match_fall0_r<4>> equivalent to <idel_pat0_match_fall0_r<4>> has been removed
    Register <pat1_match_fall0_r<5>> equivalent to <idel_pat0_match_fall0_r<5>> has been removed
    Register <pat0_match_fall0_r<5>> equivalent to <idel_pat0_match_fall0_r<5>> has been removed
    Register <pat0_match_fall0_r<7>> equivalent to <idel_pat1_match_fall0_r<7>> has been removed
    Register <pat1_match_rise3_r<0>> equivalent to <idel_pat0_match_rise3_r<0>> has been removed
    Register <pat0_match_fall2_r<7>> equivalent to <idel_pat0_match_fall2_r<7>> has been removed
    Register <pat1_match_fall0_r<0>> equivalent to <idel_pat0_match_fall0_r<0>> has been removed
    Register <idel_pat1_match_fall0_r<0>> equivalent to <idel_pat0_match_fall0_r<0>> has been removed
    Register <pat1_match_fall2_r<5>> equivalent to <idel_pat1_match_fall2_r<5>> has been removed
    Register <pat0_match_fall2_r<5>> equivalent to <idel_pat1_match_fall2_r<5>> has been removed
    Register <pat0_match_fall0_r<2>> equivalent to <idel_pat0_match_fall0_r<2>> has been removed
    Register <pat0_match_fall0_r<3>> equivalent to <idel_pat1_match_fall0_r<3>> has been removed
    Register <pat1_match_fall0_r<1>> equivalent to <idel_pat0_match_fall0_r<1>> has been removed
    Register <pat0_match_fall0_r<1>> equivalent to <idel_pat0_match_fall0_r<1>> has been removed
    Register <pat1_match_fall0_r<6>> equivalent to <idel_pat1_match_fall0_r<6>> has been removed
    Register <pat1_match_rise3_r<2>> equivalent to <idel_pat1_match_rise3_r<2>> has been removed
    Register <pat0_match_rise3_r<2>> equivalent to <idel_pat1_match_rise3_r<2>> has been removed
    Found 48-bit register for signal <dbg_cpt_second_edge_taps>.
    Found 1-bit register for signal <rdlvl_assrt_common>.
    Found 4-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r<7>>.
    Found 1-bit register for signal <mpr_rd_rise0_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall0_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise1_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall1_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise2_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall2_prev_r>.
    Found 1-bit register for signal <mpr_rd_rise3_prev_r>.
    Found 1-bit register for signal <mpr_rd_fall3_prev_r>.
    Found 3-bit register for signal <stable_idel_cnt>.
    Found 1-bit register for signal <inhibit_edge_detect_r>.
    Found 1-bit register for signal <idel_mpr_pat_detect_r>.
    Found 1-bit register for signal <mux_rd_valid_r>.
    Found 1-bit register for signal <dqs_po_dec_done_r1>.
    Found 1-bit register for signal <dqs_po_dec_done_r2>.
    Found 1-bit register for signal <fine_dly_dec_done_r2>.
    Found 1-bit register for signal <pi_fine_dly_dec_done>.
    Found 4-bit register for signal <wait_cnt_r>.
    Found 6-bit register for signal <pi_rdval_cnt>.
    Found 1-bit register for signal <pi_cnt_dec>.
    Found 1-bit register for signal <fine_dly_dec_done_r1>.
    Found 1-bit register for signal <pi_en_stg2_f_timing>.
    Found 1-bit register for signal <pi_stg2_f_incdec_timing>.
    Found 1-bit register for signal <pi_en_stg2_f>.
    Found 1-bit register for signal <pi_stg2_f_incdec>.
    Found 4-bit register for signal <done_cnt>.
    Found 1-bit register for signal <pi_stg2_load_timing>.
    Found 6-bit register for signal <pi_stg2_reg_l_timing>.
    Found 1-bit register for signal <pi_stg2_load>.
    Found 6-bit register for signal <pi_stg2_reg_l>.
    Found 2-bit register for signal <regl_rank_cnt>.
    Found 4-bit register for signal <regl_dqs_cnt>.
    Found 4-bit register for signal <regl_dqs_cnt_r>.
    Found 1-bit register for signal <dlyce_dq_r<7>>.
    Found 1-bit register for signal <dlyce_dq_r<15>>.
    Found 1-bit register for signal <dlyinc_dq_r>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><0><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><1><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><2><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><3><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><4><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><5><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><6><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><7><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><8><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><9><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><10><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><11><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><12><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><13><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><14><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><15><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><16><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><16><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><16><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><16><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><16><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><17><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><17><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><17><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><17><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><17><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><18><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><18><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><18><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><18><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><18><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><19><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><19><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><19><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><19><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><19><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><20><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><20><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><20><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><20><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><20><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><21><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><21><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><21><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><21><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><21><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><22><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><22><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><22><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><22><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><22><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><23><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><23><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><23><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><23><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><23><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><24><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><24><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><24><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><24><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><24><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><25><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><25><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><25><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><25><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><25><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><26><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><26><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><26><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><26><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><26><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><27><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><27><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><27><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><27><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><27><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><28><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><28><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><28><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><28><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><28><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><29><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><29><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><29><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><29><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><29><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><30><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><30><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><30><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><30><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><30><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><31><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><31><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><31><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><31><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><31><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><32><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><32><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><32><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><32><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><32><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><33><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><33><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><33><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><33><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><33><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><34><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><34><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><34><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><34><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><34><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><35><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><35><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><35><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><35><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><35><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><36><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><36><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><36><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><36><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><36><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><37><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><37><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><37><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><37><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><37><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><38><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><38><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><38><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><38><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><38><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><39><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><39><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><39><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><39><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><39><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><40><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><40><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><40><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><40><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><40><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><41><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><41><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><41><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><41><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><41><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><42><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><42><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><42><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><42><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><42><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><43><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><43><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><43><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><43><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><43><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><44><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><44><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><44><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><44><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><44><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><45><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><45><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><45><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><45><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><45><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><46><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><46><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><46><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><46><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><46><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><47><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><47><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><47><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><47><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><47><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><48><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><48><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><48><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><48><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><48><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><49><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><49><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><49><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><49><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><49><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><50><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><50><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><50><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><50><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><50><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><51><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><51><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><51><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><51><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><51><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><52><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><52><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><52><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><52><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><52><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><53><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><53><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><53><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><53><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><53><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><54><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><54><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><54><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><54><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><54><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><55><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><55><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><55><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><55><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><55><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><56><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><56><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><56><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><56><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><56><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><57><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><57><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><57><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><57><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><57><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><58><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><58><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><58><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><58><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><58><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><59><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><59><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><59><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><59><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><59><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><60><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><60><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><60><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><60><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><60><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><61><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><61><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><61><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><61><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><61><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><62><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><62><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><62><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><62><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><62><0>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><63><4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><63><3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><63><2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><63><1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0><63><0>>.
    Found 320-bit register for signal <dlyval_dq>.
    Found 1-bit register for signal <cal1_wait_cnt_en_r>.
    Found 5-bit register for signal <cal1_wait_cnt_r>.
    Found 1-bit register for signal <cal1_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0>>.
    Found 1-bit register for signal <sr_fall0_r<0>>.
    Found 1-bit register for signal <sr_rise1_r<0>>.
    Found 1-bit register for signal <sr_fall1_r<0>>.
    Found 1-bit register for signal <sr_rise2_r<0>>.
    Found 1-bit register for signal <sr_fall2_r<0>>.
    Found 1-bit register for signal <sr_rise3_r<0>>.
    Found 1-bit register for signal <sr_fall3_r<0>>.
    Found 1-bit register for signal <sr_rise0_r<1>>.
    Found 1-bit register for signal <sr_fall0_r<1>>.
    Found 1-bit register for signal <sr_rise1_r<1>>.
    Found 1-bit register for signal <sr_fall1_r<1>>.
    Found 1-bit register for signal <sr_rise2_r<1>>.
    Found 1-bit register for signal <sr_fall2_r<1>>.
    Found 1-bit register for signal <sr_rise3_r<1>>.
    Found 1-bit register for signal <sr_fall3_r<1>>.
    Found 1-bit register for signal <sr_rise0_r<2>>.
    Found 1-bit register for signal <sr_fall0_r<2>>.
    Found 1-bit register for signal <sr_rise1_r<2>>.
    Found 1-bit register for signal <sr_fall1_r<2>>.
    Found 1-bit register for signal <sr_rise2_r<2>>.
    Found 1-bit register for signal <sr_fall2_r<2>>.
    Found 1-bit register for signal <sr_rise3_r<2>>.
    Found 1-bit register for signal <sr_fall3_r<2>>.
    Found 1-bit register for signal <sr_rise0_r<3>>.
    Found 1-bit register for signal <sr_fall0_r<3>>.
    Found 1-bit register for signal <sr_rise1_r<3>>.
    Found 1-bit register for signal <sr_fall1_r<3>>.
    Found 1-bit register for signal <sr_rise2_r<3>>.
    Found 1-bit register for signal <sr_fall2_r<3>>.
    Found 1-bit register for signal <sr_rise3_r<3>>.
    Found 1-bit register for signal <sr_fall3_r<3>>.
    Found 1-bit register for signal <sr_rise0_r<4>>.
    Found 1-bit register for signal <sr_fall0_r<4>>.
    Found 1-bit register for signal <sr_rise1_r<4>>.
    Found 1-bit register for signal <sr_fall1_r<4>>.
    Found 1-bit register for signal <sr_rise2_r<4>>.
    Found 1-bit register for signal <sr_fall2_r<4>>.
    Found 1-bit register for signal <sr_rise3_r<4>>.
    Found 1-bit register for signal <sr_fall3_r<4>>.
    Found 1-bit register for signal <sr_rise0_r<5>>.
    Found 1-bit register for signal <sr_fall0_r<5>>.
    Found 1-bit register for signal <sr_rise1_r<5>>.
    Found 1-bit register for signal <sr_fall1_r<5>>.
    Found 1-bit register for signal <sr_rise2_r<5>>.
    Found 1-bit register for signal <sr_fall2_r<5>>.
    Found 1-bit register for signal <sr_rise3_r<5>>.
    Found 1-bit register for signal <sr_fall3_r<5>>.
    Found 1-bit register for signal <sr_rise0_r<6>>.
    Found 1-bit register for signal <sr_fall0_r<6>>.
    Found 1-bit register for signal <sr_rise1_r<6>>.
    Found 1-bit register for signal <sr_fall1_r<6>>.
    Found 1-bit register for signal <sr_rise2_r<6>>.
    Found 1-bit register for signal <sr_fall2_r<6>>.
    Found 1-bit register for signal <sr_rise3_r<6>>.
    Found 1-bit register for signal <sr_fall3_r<6>>.
    Found 1-bit register for signal <sr_rise0_r<7>>.
    Found 1-bit register for signal <sr_fall0_r<7>>.
    Found 1-bit register for signal <sr_rise1_r<7>>.
    Found 1-bit register for signal <sr_fall1_r<7>>.
    Found 1-bit register for signal <sr_rise2_r<7>>.
    Found 1-bit register for signal <sr_fall2_r<7>>.
    Found 1-bit register for signal <sr_rise3_r<7>>.
    Found 1-bit register for signal <sr_fall3_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<0>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<0>>.
    Found 1-bit register for signal <pat0_match_fall0_r<0>>.
    Found 1-bit register for signal <pat1_match_fall2_r<0>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<1>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<1>>.
    Found 1-bit register for signal <pat0_match_rise0_r<1>>.
    Found 1-bit register for signal <pat0_match_rise1_r<1>>.
    Found 1-bit register for signal <pat0_match_rise3_r<1>>.
    Found 1-bit register for signal <pat0_match_fall3_r<1>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<2>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<2>>.
    Found 1-bit register for signal <pat0_match_fall1_r<2>>.
    Found 1-bit register for signal <pat1_match_fall3_r<2>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<3>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<3>>.
    Found 1-bit register for signal <pat0_match_rise2_r<3>>.
    Found 1-bit register for signal <pat1_match_rise0_r<3>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<4>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<4>>.
    Found 1-bit register for signal <pat0_match_fall0_r<4>>.
    Found 1-bit register for signal <pat1_match_fall2_r<4>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<5>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<5>>.
    Found 1-bit register for signal <pat0_match_rise0_r<5>>.
    Found 1-bit register for signal <pat0_match_rise1_r<5>>.
    Found 1-bit register for signal <pat0_match_rise3_r<5>>.
    Found 1-bit register for signal <pat0_match_fall3_r<5>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise0_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise2_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<6>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<6>>.
    Found 1-bit register for signal <pat0_match_fall1_r<6>>.
    Found 1-bit register for signal <pat1_match_fall3_r<6>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise1_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall1_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise2_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall2_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise3_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_fall3_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall0_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_rise1_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall1_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall2_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_rise3_r<7>>.
    Found 1-bit register for signal <idel_pat1_match_fall3_r<7>>.
    Found 1-bit register for signal <pat0_match_rise2_r<7>>.
    Found 1-bit register for signal <pat1_match_rise0_r<7>>.
    Found 1-bit register for signal <idel_pat0_match_rise0_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall0_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise1_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall1_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise2_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall2_and_r>.
    Found 1-bit register for signal <idel_pat0_match_rise3_and_r>.
    Found 1-bit register for signal <idel_pat0_match_fall3_and_r>.
    Found 1-bit register for signal <idel_pat0_data_match_r>.
    Found 1-bit register for signal <idel_pat1_match_rise0_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall0_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise1_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall1_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise2_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall2_and_r>.
    Found 1-bit register for signal <idel_pat1_match_rise3_and_r>.
    Found 1-bit register for signal <idel_pat1_match_fall3_and_r>.
    Found 1-bit register for signal <idel_pat1_data_match_r>.
    Found 1-bit register for signal <idel_pat_data_match_r>.
    Found 1-bit register for signal <pat0_match_rise0_and_r>.
    Found 1-bit register for signal <pat0_match_fall0_and_r>.
    Found 1-bit register for signal <pat0_match_rise1_and_r>.
    Found 1-bit register for signal <pat0_match_fall1_and_r>.
    Found 1-bit register for signal <pat0_match_rise2_and_r>.
    Found 1-bit register for signal <pat0_match_fall2_and_r>.
    Found 1-bit register for signal <pat0_match_rise3_and_r>.
    Found 1-bit register for signal <pat0_match_fall3_and_r>.
    Found 1-bit register for signal <pat0_data_match_r>.
    Found 1-bit register for signal <pat1_match_rise0_and_r>.
    Found 1-bit register for signal <pat1_match_fall0_and_r>.
    Found 1-bit register for signal <pat1_match_rise1_and_r>.
    Found 1-bit register for signal <pat1_match_fall1_and_r>.
    Found 1-bit register for signal <pat1_match_rise2_and_r>.
    Found 1-bit register for signal <pat1_match_fall2_and_r>.
    Found 1-bit register for signal <pat1_match_rise3_and_r>.
    Found 1-bit register for signal <pat1_match_fall3_and_r>.
    Found 1-bit register for signal <pat1_data_match_r>.
    Found 1-bit register for signal <rdlvl_stg1_start_r>.
    Found 1-bit register for signal <mpr_rdlvl_done_r1>.
    Found 1-bit register for signal <mpr_rdlvl_done_r2>.
    Found 1-bit register for signal <mpr_rdlvl_start_r>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <mpr_valid_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <prev_sr_rise0_r<0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0>>.
    Found 1-bit register for signal <prev_sr_rise2_r<0>>.
    Found 1-bit register for signal <prev_sr_fall2_r<0>>.
    Found 1-bit register for signal <prev_sr_rise3_r<0>>.
    Found 1-bit register for signal <prev_sr_fall3_r<0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0>>.
    Found 1-bit register for signal <old_sr_rise2_r<0>>.
    Found 1-bit register for signal <old_sr_fall2_r<0>>.
    Found 1-bit register for signal <old_sr_rise3_r<0>>.
    Found 1-bit register for signal <old_sr_fall3_r<0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1>>.
    Found 1-bit register for signal <prev_sr_rise2_r<1>>.
    Found 1-bit register for signal <prev_sr_fall2_r<1>>.
    Found 1-bit register for signal <prev_sr_rise3_r<1>>.
    Found 1-bit register for signal <prev_sr_fall3_r<1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1>>.
    Found 1-bit register for signal <old_sr_rise2_r<1>>.
    Found 1-bit register for signal <old_sr_fall2_r<1>>.
    Found 1-bit register for signal <old_sr_rise3_r<1>>.
    Found 1-bit register for signal <old_sr_fall3_r<1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2>>.
    Found 1-bit register for signal <prev_sr_rise2_r<2>>.
    Found 1-bit register for signal <prev_sr_fall2_r<2>>.
    Found 1-bit register for signal <prev_sr_rise3_r<2>>.
    Found 1-bit register for signal <prev_sr_fall3_r<2>>.
    Found 1-bit register for signal <old_sr_rise0_r<2>>.
    Found 1-bit register for signal <old_sr_fall0_r<2>>.
    Found 1-bit register for signal <old_sr_rise1_r<2>>.
    Found 1-bit register for signal <old_sr_fall1_r<2>>.
    Found 1-bit register for signal <old_sr_rise2_r<2>>.
    Found 1-bit register for signal <old_sr_fall2_r<2>>.
    Found 1-bit register for signal <old_sr_rise3_r<2>>.
    Found 1-bit register for signal <old_sr_fall3_r<2>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3>>.
    Found 1-bit register for signal <prev_sr_rise2_r<3>>.
    Found 1-bit register for signal <prev_sr_fall2_r<3>>.
    Found 1-bit register for signal <prev_sr_rise3_r<3>>.
    Found 1-bit register for signal <prev_sr_fall3_r<3>>.
    Found 1-bit register for signal <old_sr_rise0_r<3>>.
    Found 1-bit register for signal <old_sr_fall0_r<3>>.
    Found 1-bit register for signal <old_sr_rise1_r<3>>.
    Found 1-bit register for signal <old_sr_fall1_r<3>>.
    Found 1-bit register for signal <old_sr_rise2_r<3>>.
    Found 1-bit register for signal <old_sr_fall2_r<3>>.
    Found 1-bit register for signal <old_sr_rise3_r<3>>.
    Found 1-bit register for signal <old_sr_fall3_r<3>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4>>.
    Found 1-bit register for signal <prev_sr_rise2_r<4>>.
    Found 1-bit register for signal <prev_sr_fall2_r<4>>.
    Found 1-bit register for signal <prev_sr_rise3_r<4>>.
    Found 1-bit register for signal <prev_sr_fall3_r<4>>.
    Found 1-bit register for signal <old_sr_rise0_r<4>>.
    Found 1-bit register for signal <old_sr_fall0_r<4>>.
    Found 1-bit register for signal <old_sr_rise1_r<4>>.
    Found 1-bit register for signal <old_sr_fall1_r<4>>.
    Found 1-bit register for signal <old_sr_rise2_r<4>>.
    Found 1-bit register for signal <old_sr_fall2_r<4>>.
    Found 1-bit register for signal <old_sr_rise3_r<4>>.
    Found 1-bit register for signal <old_sr_fall3_r<4>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5>>.
    Found 1-bit register for signal <prev_sr_rise2_r<5>>.
    Found 1-bit register for signal <prev_sr_fall2_r<5>>.
    Found 1-bit register for signal <prev_sr_rise3_r<5>>.
    Found 1-bit register for signal <prev_sr_fall3_r<5>>.
    Found 1-bit register for signal <old_sr_rise0_r<5>>.
    Found 1-bit register for signal <old_sr_fall0_r<5>>.
    Found 1-bit register for signal <old_sr_rise1_r<5>>.
    Found 1-bit register for signal <old_sr_fall1_r<5>>.
    Found 1-bit register for signal <old_sr_rise2_r<5>>.
    Found 1-bit register for signal <old_sr_fall2_r<5>>.
    Found 1-bit register for signal <old_sr_rise3_r<5>>.
    Found 1-bit register for signal <old_sr_fall3_r<5>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6>>.
    Found 1-bit register for signal <prev_sr_rise2_r<6>>.
    Found 1-bit register for signal <prev_sr_fall2_r<6>>.
    Found 1-bit register for signal <prev_sr_rise3_r<6>>.
    Found 1-bit register for signal <prev_sr_fall3_r<6>>.
    Found 1-bit register for signal <old_sr_rise0_r<6>>.
    Found 1-bit register for signal <old_sr_fall0_r<6>>.
    Found 1-bit register for signal <old_sr_rise1_r<6>>.
    Found 1-bit register for signal <old_sr_fall1_r<6>>.
    Found 1-bit register for signal <old_sr_rise2_r<6>>.
    Found 1-bit register for signal <old_sr_fall2_r<6>>.
    Found 1-bit register for signal <old_sr_rise3_r<6>>.
    Found 1-bit register for signal <old_sr_fall3_r<6>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7>>.
    Found 1-bit register for signal <prev_sr_rise2_r<7>>.
    Found 1-bit register for signal <prev_sr_fall2_r<7>>.
    Found 1-bit register for signal <prev_sr_rise3_r<7>>.
    Found 1-bit register for signal <prev_sr_fall3_r<7>>.
    Found 1-bit register for signal <old_sr_rise0_r<7>>.
    Found 1-bit register for signal <old_sr_fall0_r<7>>.
    Found 1-bit register for signal <old_sr_rise1_r<7>>.
    Found 1-bit register for signal <old_sr_fall1_r<7>>.
    Found 1-bit register for signal <old_sr_rise2_r<7>>.
    Found 1-bit register for signal <old_sr_fall2_r<7>>.
    Found 1-bit register for signal <old_sr_rise3_r<7>>.
    Found 1-bit register for signal <old_sr_fall3_r<7>>.
    Found 1-bit register for signal <sr_valid_r1>.
    Found 1-bit register for signal <sr_valid_r2>.
    Found 1-bit register for signal <mpr_valid_r1>.
    Found 1-bit register for signal <mpr_valid_r2>.
    Found 1-bit register for signal <old_sr_match_rise0_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<0>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<0>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<0>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<0>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<0>>.
    Found 1-bit register for signal <old_sr_diff_r<0>>.
    Found 1-bit register for signal <prev_sr_diff_r<0>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<1>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<1>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<1>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<1>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<1>>.
    Found 1-bit register for signal <old_sr_diff_r<1>>.
    Found 1-bit register for signal <prev_sr_diff_r<1>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<2>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<2>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<2>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<2>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<2>>.
    Found 1-bit register for signal <old_sr_diff_r<2>>.
    Found 1-bit register for signal <prev_sr_diff_r<2>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<3>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<3>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<3>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<3>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<3>>.
    Found 1-bit register for signal <old_sr_diff_r<3>>.
    Found 1-bit register for signal <prev_sr_diff_r<3>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<4>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<4>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<4>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<4>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<4>>.
    Found 1-bit register for signal <old_sr_diff_r<4>>.
    Found 1-bit register for signal <prev_sr_diff_r<4>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<5>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<5>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<5>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<5>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<5>>.
    Found 1-bit register for signal <old_sr_diff_r<5>>.
    Found 1-bit register for signal <prev_sr_diff_r<5>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<6>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<6>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<6>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<6>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<6>>.
    Found 1-bit register for signal <old_sr_diff_r<6>>.
    Found 1-bit register for signal <prev_sr_diff_r<6>>.
    Found 1-bit register for signal <old_sr_match_rise0_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall0_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise1_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall1_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise2_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall2_r<7>>.
    Found 1-bit register for signal <old_sr_match_rise3_r<7>>.
    Found 1-bit register for signal <old_sr_match_fall3_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_rise3_r<7>>.
    Found 1-bit register for signal <prev_sr_match_fall3_r<7>>.
    Found 1-bit register for signal <old_sr_match_cyc2_r<7>>.
    Found 1-bit register for signal <prev_sr_match_cyc2_r<7>>.
    Found 1-bit register for signal <old_sr_diff_r<7>>.
    Found 1-bit register for signal <prev_sr_diff_r<7>>.
    Found 1-bit register for signal <samp_edge_cnt0_en_r>.
    Found 12-bit register for signal <samp_edge_cnt0_r>.
    Found 1-bit register for signal <samp_edge_cnt1_en_r>.
    Found 12-bit register for signal <samp_edge_cnt1_r>.
    Found 1-bit register for signal <samp_cnt_done_r>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<0><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<0>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<0>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<0>>.
    Found 1-bit register for signal <pb_found_edge_last_r<0>>.
    Found 1-bit register for signal <pb_found_edge_r<0>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<1><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<1>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<1>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<1>>.
    Found 1-bit register for signal <pb_found_edge_last_r<1>>.
    Found 1-bit register for signal <pb_found_edge_r<1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<2><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<2>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<2>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<2>>.
    Found 1-bit register for signal <pb_found_edge_last_r<2>>.
    Found 1-bit register for signal <pb_found_edge_r<2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<3><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<3>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<3>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<3>>.
    Found 1-bit register for signal <pb_found_edge_last_r<3>>.
    Found 1-bit register for signal <pb_found_edge_r<3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<4><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<4>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<4>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<4>>.
    Found 1-bit register for signal <pb_found_edge_last_r<4>>.
    Found 1-bit register for signal <pb_found_edge_r<4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<5><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<5>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<5>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<5>>.
    Found 1-bit register for signal <pb_found_edge_last_r<5>>.
    Found 1-bit register for signal <pb_found_edge_r<5>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<6><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<6>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<6>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<6>>.
    Found 1-bit register for signal <pb_found_edge_last_r<6>>.
    Found 1-bit register for signal <pb_found_edge_r<6>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><4>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><3>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><2>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><1>>.
    Found 1-bit register for signal <pb_cnt_eye_size_r<7><0>>.
    Found 1-bit register for signal <pb_detect_edge_done_r<7>>.
    Found 1-bit register for signal <pb_found_stable_eye_r<7>>.
    Found 1-bit register for signal <pb_last_tap_jitter_r<7>>.
    Found 1-bit register for signal <pb_found_edge_last_r<7>>.
    Found 1-bit register for signal <pb_found_edge_r<7>>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_all_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <found_stable_eye_last_r>.
    Found 5-bit register for signal <idelay_tap_cnt_slice_r>.
    Found 40-bit register for signal <n4185[39:0]>.
    Found 1-bit register for signal <idelay_tap_limit_r>.
    Found 6-bit register for signal <tap_cnt_cpt_r>.
    Found 1-bit register for signal <tap_limit_cpt_r>.
    Found 48-bit register for signal <n4198[47:0]>.
    Found 5-bit register for signal <idel_tap_cnt_dq_pb_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_pb_r>.
    Found 6-bit register for signal <cal1_state_r1>.
    Found 4-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 1-bit register for signal <cal1_dq_idel_ce>.
    Found 1-bit register for signal <cal1_dq_idel_inc>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 6-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 6-bit register for signal <right_edge_taps_r>.
    Found 6-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_stg1_done>.
    Found 1-bit register for signal <rdlvl_stg1_err>.
    Found 6-bit register for signal <second_edge_taps_r>.
    Found 1-bit register for signal <store_sr_req_pulsed_r>.
    Found 1-bit register for signal <store_sr_req_r>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 1-bit register for signal <rdlvl_rank_done_r>.
    Found 5-bit register for signal <idel_dec_cnt>.
    Found 1-bit register for signal <rdlvl_last_byte_done>.
    Found 1-bit register for signal <idel_pat_detect_valid_r>.
    Found 1-bit register for signal <mpr_rank_done_r>.
    Found 1-bit register for signal <mpr_last_byte_done>.
    Found 1-bit register for signal <mpr_rdlvl_done_r>.
    Found 1-bit register for signal <mpr_dec_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_dq_r>.
    Found 48-bit register for signal <dbg_cpt_first_edge_taps>.
INFO:Xst:1799 - State 010001 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011001 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010010 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010100 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010011 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010101 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010110 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 010111 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011000 is never reached in FSM <cal1_state_r>.
INFO:Xst:1799 - State 011010 is never reached in FSM <cal1_state_r>.
    Found finite state machine <FSM_6> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 65                                             |
    | Inputs             | 31                                             |
    | Outputs            | 25                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <cal1_cnt_cpt_r[3]_GND_104_o_sub_538_OUT> created at line 1152.
    Found 5-bit subtractor for signal <idelay_tap_cnt_slice_r[4]_GND_104_o_sub_1238_OUT> created at line 2563.
    Found 7-bit subtractor for signal <n4563> created at line 3115.
    Found 6-bit subtractor for signal <tap_cnt_cpt_r[5]_GND_104_o_sub_1429_OUT> created at line 3122.
    Found 6-bit subtractor for signal <n4566> created at line 3126.
    Found 9-bit adder for signal <n4887> created at line 643.
    Found 9-bit adder for signal <n4260> created at line 643.
    Found 7-bit adder for signal <n4314> created at line 712.
    Found 7-bit adder for signal <n4315> created at line 712.
    Found 7-bit adder for signal <n4316> created at line 712.
    Found 7-bit adder for signal <n4317> created at line 712.
    Found 7-bit adder for signal <n4318> created at line 712.
    Found 7-bit adder for signal <n4319> created at line 712.
    Found 7-bit adder for signal <n4320> created at line 712.
    Found 3-bit adder for signal <stable_idel_cnt[2]_GND_104_o_add_313_OUT> created at line 780.
    Found 2-bit adder for signal <regl_rank_cnt[1]_GND_104_o_add_412_OUT> created at line 1053.
    Found 4-bit adder for signal <regl_dqs_cnt[3]_GND_104_o_add_427_OUT> created at line 1069.
    Found 5-bit adder for signal <cal1_cnt_cpt_r[3]_GND_104_o_add_470_OUT> created at line 1149.
    Found 5-bit adder for signal <cal1_wait_cnt_r[4]_GND_104_o_add_609_OUT> created at line 1200.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_104_o_add_982_OUT> created at line 1969.
    Found 12-bit adder for signal <samp_edge_cnt0_r[11]_GND_104_o_add_1143_OUT> created at line 2353.
    Found 12-bit adder for signal <samp_edge_cnt1_r[11]_GND_104_o_add_1151_OUT> created at line 2377.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[0][4]_GND_104_o_add_1167_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[1][4]_GND_104_o_add_1170_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[2][4]_GND_104_o_add_1173_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[3][4]_GND_104_o_add_1176_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[4][4]_GND_104_o_add_1179_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[5][4]_GND_104_o_add_1182_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[6][4]_GND_104_o_add_1185_OUT> created at line 2454.
    Found 5-bit adder for signal <pb_cnt_eye_size_r[7][4]_GND_104_o_add_1188_OUT> created at line 2454.
    Found 5-bit adder for signal <idelay_tap_cnt_slice_r[4]_GND_104_o_add_1210_OUT> created at line 2561.
    Found 6-bit adder for signal <tap_cnt_cpt_r[5]_GND_104_o_add_1291_OUT> created at line 2584.
    Found 5-bit adder for signal <GND_104_o_idel_tap_cnt_dq_pb_r[4]_mux_1340_OUT> created at line 2639.
    Found 31-bit adder for signal <n4564> created at line 3115.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_104_o_add_1464_OUT> created at line 3221.
    Found 4-bit adder for signal <cal1_cnt_cpt_r[3]_GND_104_o_add_1471_OUT> created at line 3230.
    Found 4-bit subtractor for signal <GND_104_o_GND_104_o_sub_348_OUT<3:0>> created at line 913.
    Found 6-bit subtractor for signal <GND_104_o_GND_104_o_sub_354_OUT<5:0>> created at line 923.
    Found 4-bit subtractor for signal <GND_104_o_GND_104_o_sub_377_OUT<3:0>> created at line 997.
    Found 6-bit subtractor for signal <GND_104_o_GND_104_o_sub_1294_OUT<5:0>> created at line 2586.
    Found 6-bit subtractor for signal <GND_104_o_GND_104_o_sub_1379_OUT<5:0>> created at line 2869.
    Found 5-bit subtractor for signal <GND_104_o_GND_104_o_sub_1399_OUT<4:0>> created at line 2961.
    Found 5x3-bit multiplier for signal <rnk_cnt_r[1]_PWR_113_o_MuLt_82_OUT> created at line 644.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_153_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_154_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_155_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_156_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise2[63]_Mux_157_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall2[63]_Mux_158_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise3[63]_Mux_159_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall3[63]_Mux_160_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_163_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_165_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_167_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_169_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_171_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_173_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_175_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_177_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_180_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_182_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_184_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_186_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_188_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_190_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_192_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_194_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_197_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_199_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_201_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_203_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_205_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_207_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_209_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_211_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_214_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_216_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_218_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_220_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_222_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_224_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_226_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_228_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_231_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_233_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_235_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_237_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_239_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_241_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_243_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_245_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_248_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_250_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_252_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_254_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_256_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_258_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_260_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_262_o> created at line 726.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_265_o> created at line 712.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_267_o> created at line 714.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_269_o> created at line 716.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_271_o> created at line 718.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_273_o> created at line 720.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_275_o> created at line 722.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_277_o> created at line 724.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_279_o> created at line 726.
    Found 5-bit 8-to-1 multiplexer for signal <cal1_cnt_cpt_timing[2]_rnk_cnt_r[0]_wide_mux_301_OUT> created at line 768.
    Found 6-bit 8-to-1 multiplexer for signal <regl_dqs_cnt[2]_rnk_cnt_r[0]_wide_mux_400_OUT> created at line 1031.
    Found 5-bit 16-to-1 multiplexer for signal <n4910> created at line 1152.
    Found 1-bit comparator equal for signal <n0329> created at line 759
    Found 1-bit comparator equal for signal <n0332> created at line 760
    Found 1-bit comparator equal for signal <n0335> created at line 761
    Found 1-bit comparator equal for signal <n0338> created at line 762
    Found 1-bit comparator equal for signal <n0341> created at line 763
    Found 1-bit comparator equal for signal <n0344> created at line 764
    Found 1-bit comparator equal for signal <n0347> created at line 765
    Found 1-bit comparator equal for signal <n0350> created at line 766
    Found 3-bit comparator greater for signal <stable_idel_cnt[2]_GND_104_o_LessThan_313_o> created at line 779
    Found 5-bit comparator greater for signal <GND_104_o_cal1_cnt_cpt_timing[2]_LessThan_330_o> created at line 794
    Found 4-bit comparator greater for signal <GND_104_o_wait_cnt_r[3]_LessThan_347_o> created at line 912
    Found 6-bit comparator greater for signal <GND_104_o_pi_rdval_cnt[5]_LessThan_353_o> created at line 921
    Found 4-bit comparator lessequal for signal <n0494> created at line 1028
    Found 2-bit comparator lessequal for signal <n0641> created at line 1151
    Found 1-bit comparator equal for signal <sr_rise0_r[0][0]_old_sr_rise0_r[0][0]_equal_1003_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[0][0]_old_sr_fall0_r[0][0]_equal_1004_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[0][0]_old_sr_rise1_r[0][0]_equal_1005_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[0][0]_old_sr_fall1_r[0][0]_equal_1006_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[0][0]_old_sr_rise2_r[0][0]_equal_1007_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[0][0]_old_sr_fall2_r[0][0]_equal_1008_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[0][0]_old_sr_rise3_r[0][0]_equal_1009_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[0][0]_old_sr_fall3_r[0][0]_equal_1010_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[0][0]_prev_sr_rise0_r[0][0]_equal_1011_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[0][0]_prev_sr_fall0_r[0][0]_equal_1012_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[0][0]_prev_sr_rise1_r[0][0]_equal_1013_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[0][0]_prev_sr_fall1_r[0][0]_equal_1014_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[0][0]_prev_sr_rise2_r[0][0]_equal_1015_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[0][0]_prev_sr_fall2_r[0][0]_equal_1016_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[0][0]_prev_sr_rise3_r[0][0]_equal_1017_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[0][0]_prev_sr_fall3_r[0][0]_equal_1018_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[1][0]_old_sr_rise0_r[1][0]_equal_1020_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[1][0]_old_sr_fall0_r[1][0]_equal_1021_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[1][0]_old_sr_rise1_r[1][0]_equal_1022_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[1][0]_old_sr_fall1_r[1][0]_equal_1023_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[1][0]_old_sr_rise2_r[1][0]_equal_1024_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[1][0]_old_sr_fall2_r[1][0]_equal_1025_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[1][0]_old_sr_rise3_r[1][0]_equal_1026_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[1][0]_old_sr_fall3_r[1][0]_equal_1027_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[1][0]_prev_sr_rise0_r[1][0]_equal_1028_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[1][0]_prev_sr_fall0_r[1][0]_equal_1029_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[1][0]_prev_sr_rise1_r[1][0]_equal_1030_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[1][0]_prev_sr_fall1_r[1][0]_equal_1031_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[1][0]_prev_sr_rise2_r[1][0]_equal_1032_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[1][0]_prev_sr_fall2_r[1][0]_equal_1033_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[1][0]_prev_sr_rise3_r[1][0]_equal_1034_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[1][0]_prev_sr_fall3_r[1][0]_equal_1035_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[2][0]_old_sr_rise0_r[2][0]_equal_1037_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[2][0]_old_sr_fall0_r[2][0]_equal_1038_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[2][0]_old_sr_rise1_r[2][0]_equal_1039_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[2][0]_old_sr_fall1_r[2][0]_equal_1040_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[2][0]_old_sr_rise2_r[2][0]_equal_1041_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[2][0]_old_sr_fall2_r[2][0]_equal_1042_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[2][0]_old_sr_rise3_r[2][0]_equal_1043_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[2][0]_old_sr_fall3_r[2][0]_equal_1044_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[2][0]_prev_sr_rise0_r[2][0]_equal_1045_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[2][0]_prev_sr_fall0_r[2][0]_equal_1046_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[2][0]_prev_sr_rise1_r[2][0]_equal_1047_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[2][0]_prev_sr_fall1_r[2][0]_equal_1048_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[2][0]_prev_sr_rise2_r[2][0]_equal_1049_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[2][0]_prev_sr_fall2_r[2][0]_equal_1050_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[2][0]_prev_sr_rise3_r[2][0]_equal_1051_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[2][0]_prev_sr_fall3_r[2][0]_equal_1052_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[3][0]_old_sr_rise0_r[3][0]_equal_1054_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[3][0]_old_sr_fall0_r[3][0]_equal_1055_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[3][0]_old_sr_rise1_r[3][0]_equal_1056_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[3][0]_old_sr_fall1_r[3][0]_equal_1057_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[3][0]_old_sr_rise2_r[3][0]_equal_1058_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[3][0]_old_sr_fall2_r[3][0]_equal_1059_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[3][0]_old_sr_rise3_r[3][0]_equal_1060_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[3][0]_old_sr_fall3_r[3][0]_equal_1061_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[3][0]_prev_sr_rise0_r[3][0]_equal_1062_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[3][0]_prev_sr_fall0_r[3][0]_equal_1063_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[3][0]_prev_sr_rise1_r[3][0]_equal_1064_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[3][0]_prev_sr_fall1_r[3][0]_equal_1065_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[3][0]_prev_sr_rise2_r[3][0]_equal_1066_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[3][0]_prev_sr_fall2_r[3][0]_equal_1067_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[3][0]_prev_sr_rise3_r[3][0]_equal_1068_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[3][0]_prev_sr_fall3_r[3][0]_equal_1069_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[4][0]_old_sr_rise0_r[4][0]_equal_1071_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[4][0]_old_sr_fall0_r[4][0]_equal_1072_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[4][0]_old_sr_rise1_r[4][0]_equal_1073_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[4][0]_old_sr_fall1_r[4][0]_equal_1074_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[4][0]_old_sr_rise2_r[4][0]_equal_1075_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[4][0]_old_sr_fall2_r[4][0]_equal_1076_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[4][0]_old_sr_rise3_r[4][0]_equal_1077_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[4][0]_old_sr_fall3_r[4][0]_equal_1078_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[4][0]_prev_sr_rise0_r[4][0]_equal_1079_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[4][0]_prev_sr_fall0_r[4][0]_equal_1080_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[4][0]_prev_sr_rise1_r[4][0]_equal_1081_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[4][0]_prev_sr_fall1_r[4][0]_equal_1082_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[4][0]_prev_sr_rise2_r[4][0]_equal_1083_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[4][0]_prev_sr_fall2_r[4][0]_equal_1084_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[4][0]_prev_sr_rise3_r[4][0]_equal_1085_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[4][0]_prev_sr_fall3_r[4][0]_equal_1086_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[5][0]_old_sr_rise0_r[5][0]_equal_1088_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[5][0]_old_sr_fall0_r[5][0]_equal_1089_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[5][0]_old_sr_rise1_r[5][0]_equal_1090_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[5][0]_old_sr_fall1_r[5][0]_equal_1091_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[5][0]_old_sr_rise2_r[5][0]_equal_1092_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[5][0]_old_sr_fall2_r[5][0]_equal_1093_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[5][0]_old_sr_rise3_r[5][0]_equal_1094_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[5][0]_old_sr_fall3_r[5][0]_equal_1095_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[5][0]_prev_sr_rise0_r[5][0]_equal_1096_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[5][0]_prev_sr_fall0_r[5][0]_equal_1097_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[5][0]_prev_sr_rise1_r[5][0]_equal_1098_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[5][0]_prev_sr_fall1_r[5][0]_equal_1099_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[5][0]_prev_sr_rise2_r[5][0]_equal_1100_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[5][0]_prev_sr_fall2_r[5][0]_equal_1101_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[5][0]_prev_sr_rise3_r[5][0]_equal_1102_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[5][0]_prev_sr_fall3_r[5][0]_equal_1103_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[6][0]_old_sr_rise0_r[6][0]_equal_1105_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[6][0]_old_sr_fall0_r[6][0]_equal_1106_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[6][0]_old_sr_rise1_r[6][0]_equal_1107_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[6][0]_old_sr_fall1_r[6][0]_equal_1108_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[6][0]_old_sr_rise2_r[6][0]_equal_1109_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[6][0]_old_sr_fall2_r[6][0]_equal_1110_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[6][0]_old_sr_rise3_r[6][0]_equal_1111_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[6][0]_old_sr_fall3_r[6][0]_equal_1112_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[6][0]_prev_sr_rise0_r[6][0]_equal_1113_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[6][0]_prev_sr_fall0_r[6][0]_equal_1114_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[6][0]_prev_sr_rise1_r[6][0]_equal_1115_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[6][0]_prev_sr_fall1_r[6][0]_equal_1116_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[6][0]_prev_sr_rise2_r[6][0]_equal_1117_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[6][0]_prev_sr_fall2_r[6][0]_equal_1118_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[6][0]_prev_sr_rise3_r[6][0]_equal_1119_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[6][0]_prev_sr_fall3_r[6][0]_equal_1120_o> created at line 2191
    Found 1-bit comparator equal for signal <sr_rise0_r[7][0]_old_sr_rise0_r[7][0]_equal_1122_o> created at line 2086
    Found 1-bit comparator equal for signal <sr_fall0_r[7][0]_old_sr_fall0_r[7][0]_equal_1123_o> created at line 2093
    Found 1-bit comparator equal for signal <sr_rise1_r[7][0]_old_sr_rise1_r[7][0]_equal_1124_o> created at line 2100
    Found 1-bit comparator equal for signal <sr_fall1_r[7][0]_old_sr_fall1_r[7][0]_equal_1125_o> created at line 2107
    Found 1-bit comparator equal for signal <sr_rise2_r[7][0]_old_sr_rise2_r[7][0]_equal_1126_o> created at line 2114
    Found 1-bit comparator equal for signal <sr_fall2_r[7][0]_old_sr_fall2_r[7][0]_equal_1127_o> created at line 2121
    Found 1-bit comparator equal for signal <sr_rise3_r[7][0]_old_sr_rise3_r[7][0]_equal_1128_o> created at line 2128
    Found 1-bit comparator equal for signal <sr_fall3_r[7][0]_old_sr_fall3_r[7][0]_equal_1129_o> created at line 2135
    Found 1-bit comparator equal for signal <sr_rise0_r[7][0]_prev_sr_rise0_r[7][0]_equal_1130_o> created at line 2142
    Found 1-bit comparator equal for signal <sr_fall0_r[7][0]_prev_sr_fall0_r[7][0]_equal_1131_o> created at line 2149
    Found 1-bit comparator equal for signal <sr_rise1_r[7][0]_prev_sr_rise1_r[7][0]_equal_1132_o> created at line 2156
    Found 1-bit comparator equal for signal <sr_fall1_r[7][0]_prev_sr_fall1_r[7][0]_equal_1133_o> created at line 2163
    Found 1-bit comparator equal for signal <sr_rise2_r[7][0]_prev_sr_rise2_r[7][0]_equal_1134_o> created at line 2170
    Found 1-bit comparator equal for signal <sr_fall2_r[7][0]_prev_sr_fall2_r[7][0]_equal_1135_o> created at line 2177
    Found 1-bit comparator equal for signal <sr_rise3_r[7][0]_prev_sr_rise3_r[7][0]_equal_1136_o> created at line 2184
    Found 1-bit comparator equal for signal <sr_fall3_r[7][0]_prev_sr_fall3_r[7][0]_equal_1137_o> created at line 2191
    Found 6-bit comparator lessequal for signal <n3758> created at line 2563
    Found 4-bit comparator lessequal for signal <n3794> created at line 2565
    Found 4-bit comparator lessequal for signal <n3842> created at line 2622
    Found 5-bit comparator greater for signal <GND_104_o_idel_dec_cnt[4]_LessThan_1401_o> created at line 2970
    Found 4-bit comparator greater for signal <n4003> created at line 3181
    Summary:
	inferred   1 Multiplier(s).
	inferred  42 Adder/Subtractor(s).
	inferred 1688 D-type flip-flop(s).
	inferred 147 Comparator(s).
	inferred 515 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_rdlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 4
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        RANKS = 1
        SIM_CAL_OPTION = "NONE"
        PRBS_WIDTH = 8
WARNING:Xst:653 - Signal <pi_stg2_prbs_rdlvl_cnt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <prbs_dqs_cnt_timing_r> equivalent to <rd_mux_sel_r> has been removed
    Found 1-bit register for signal <mux_rd_rise0_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r1<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r1<7>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<0>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<1>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<2>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<3>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<4>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<5>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<6>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise2_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall2_r2<7>>.
    Found 1-bit register for signal <mux_rd_rise3_r2<7>>.
    Found 1-bit register for signal <mux_rd_fall3_r2<7>>.
    Found 1-bit register for signal <mux_rd_valid_r>.
    Found 1-bit register for signal <rd_valid_r1>.
    Found 12-bit register for signal <samples_cnt_r>.
    Found 1-bit register for signal <samples_cnt1_en_r>.
    Found 1-bit register for signal <samples_cnt2_en_r>.
    Found 1-bit register for signal <num_samples_done_r>.
    Found 1-bit register for signal <compare_err>.
    Found 1-bit register for signal <compare_err_r0>.
    Found 1-bit register for signal <compare_err_f0>.
    Found 1-bit register for signal <compare_err_r1>.
    Found 1-bit register for signal <compare_err_f1>.
    Found 1-bit register for signal <compare_err_r2>.
    Found 1-bit register for signal <compare_err_f2>.
    Found 1-bit register for signal <compare_err_r3>.
    Found 1-bit register for signal <compare_err_f3>.
    Found 1-bit register for signal <pi_en_stg2_f_timing>.
    Found 1-bit register for signal <pi_stg2_f_incdec_timing>.
    Found 1-bit register for signal <pi_en_stg2_f>.
    Found 1-bit register for signal <pi_stg2_f_incdec>.
    Found 1-bit register for signal <prbs_rdlvl_prech_req>.
    Found 6-bit register for signal <prbs_dqs_tap_cnt_r>.
    Found 6-bit register for signal <rdlvl_cpt_tap_cnt>.
    Found 6-bit register for signal <prbs_dec_tap_calc_plus_3>.
    Found 6-bit register for signal <prbs_dec_tap_calc_minus_3>.
    Found 1-bit register for signal <prbs_dqs_tap_limit_r>.
    Found 1-bit register for signal <prbs_rdlvl_start_r>.
    Found 1-bit register for signal <wait_state_cnt_en_r>.
    Found 4-bit register for signal <wait_state_cnt_r>.
    Found 1-bit register for signal <cnt_wait_state>.
    Found 4-bit register for signal <prbs_dqs_cnt_r>.
    Found 1-bit register for signal <prbs_tap_en_r>.
    Found 1-bit register for signal <prbs_tap_inc_r>.
    Found 1-bit register for signal <prbs_prech_req_r>.
    Found 6-bit register for signal <prbs_state_r>.
    Found 1-bit register for signal <prbs_found_1st_edge_r>.
    Found 1-bit register for signal <prbs_found_2nd_edge_r>.
    Found 6-bit register for signal <prbs_1st_edge_taps_r>.
    Found 6-bit register for signal <prbs_inc_tap_cnt>.
    Found 6-bit register for signal <prbs_dec_tap_cnt>.
    Found 1-bit register for signal <new_cnt_dqs_r>.
    Found 1-bit register for signal <prbs_rdlvl_done>.
    Found 6-bit register for signal <prbs_2nd_edge_taps_r>.
    Found 1-bit register for signal <prbs_last_byte_done>.
    Found 2-bit register for signal <rnk_cnt_r>.
    Found 8-bit register for signal <prbs_tap_mod>.
    Found 4-bit register for signal <rd_mux_sel_r>.
    Found finite state machine <FSM_7> for signal <prbs_state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 40                                             |
    | Inputs             | 14                                             |
    | Outputs            | 17                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_106_o_GND_106_o_sub_237_OUT> created at line 563.
    Found 6-bit subtractor for signal <rdlvl_cpt_tap_cnt[5]_prbs_dqs_tap_cnt_r[5]_sub_329_OUT> created at line 748.
    Found 7-bit subtractor for signal <n0744> created at line 797.
    Found 6-bit subtractor for signal <n0746> created at line 802.
    Found 7-bit adder for signal <n0689> created at line 317.
    Found 7-bit adder for signal <n0690> created at line 317.
    Found 7-bit adder for signal <n0691> created at line 317.
    Found 7-bit adder for signal <n0692> created at line 317.
    Found 7-bit adder for signal <n0693> created at line 317.
    Found 7-bit adder for signal <n0694> created at line 317.
    Found 7-bit adder for signal <n0695> created at line 317.
    Found 12-bit adder for signal <samples_cnt_r[11]_GND_106_o_add_189_OUT> created at line 388.
    Found 6-bit adder for signal <prbs_dqs_tap_cnt_r[5]_GND_106_o_add_223_OUT> created at line 550.
    Found 32-bit adder for signal <n0710> created at line 563.
    Found 4-bit adder for signal <wait_state_cnt_r[3]_GND_106_o_add_317_OUT> created at line 624.
    Found 31-bit adder for signal <n0745> created at line 797.
    Found 2-bit adder for signal <rnk_cnt_r[1]_GND_106_o_add_378_OUT> created at line 878.
    Found 4-bit adder for signal <prbs_dqs_cnt_r[3]_GND_106_o_add_382_OUT> created at line 886.
    Found 6-bit subtractor for signal <GND_106_o_GND_106_o_sub_226_OUT<5:0>> created at line 552.
    Found 6-bit subtractor for signal <GND_106_o_GND_106_o_sub_240_OUT<5:0>> created at line 564.
    Found 6-bit subtractor for signal <GND_106_o_GND_106_o_sub_348_OUT<5:0>> created at line 766.
    Found 6-bit subtractor for signal <GND_106_o_GND_106_o_sub_369_OUT<5:0>> created at line 835.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_43_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_44_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_45_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_46_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise2[63]_Mux_47_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall2[63]_Mux_48_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise3[63]_Mux_49_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall3[63]_Mux_50_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_53_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_55_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_57_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_59_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_61_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_63_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_65_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_67_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_70_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_72_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_74_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_76_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_78_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_80_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_82_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_84_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_87_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_89_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_91_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_93_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_95_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_97_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_99_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_101_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_104_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_106_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_108_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_110_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_112_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_114_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_116_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_118_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_121_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_123_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_125_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_127_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_129_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_131_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_133_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_135_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_138_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_140_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_142_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_144_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_146_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_148_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_150_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_152_o> created at line 324.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise0[63]_Mux_155_o> created at line 317.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall0[63]_Mux_157_o> created at line 318.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise1[63]_Mux_159_o> created at line 319.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall1[63]_Mux_161_o> created at line 320.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise2[63]_Mux_163_o> created at line 321.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall2[63]_Mux_165_o> created at line 322.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_rise3[63]_Mux_167_o> created at line 323.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[3]_rd_data_fall3[63]_Mux_169_o> created at line 324.
    Found 12-bit comparator greater for signal <samples_cnt_r[11]_PWR_116_o_LessThan_187_o> created at line 385
    Found 8-bit comparator not equal for signal <n0358> created at line 456
    Found 8-bit comparator not equal for signal <n0360> created at line 457
    Found 8-bit comparator not equal for signal <n0362> created at line 458
    Found 8-bit comparator not equal for signal <n0364> created at line 459
    Found 8-bit comparator not equal for signal <n0366> created at line 460
    Found 8-bit comparator not equal for signal <n0368> created at line 461
    Found 8-bit comparator not equal for signal <n0370> created at line 462
    Found 8-bit comparator not equal for signal <n0372> created at line 463
    Found 4-bit comparator greater for signal <wait_state_cnt_r[3]_PWR_116_o_LessThan_317_o> created at line 623
    Found 6-bit comparator greater for signal <prbs_dec_tap_cnt[5]_prbs_dec_tap_calc_minus_3[5]_LessThan_358_o> created at line 814
    Found 6-bit comparator lessequal for signal <prbs_dec_tap_calc_plus_3[5]_prbs_dec_tap_cnt[5]_LessThan_361_o> created at line 817
    Found 6-bit comparator lessequal for signal <n0510> created at line 818
    Found 4-bit comparator greater for signal <n0540> created at line 864
    WARNING:Xst:2404 -  FFs/Latches <prbs_dqs_cnt_timing_r<5:4>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
    Summary:
	inferred  21 Adder/Subtractor(s).
	inferred 241 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  98 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_phy_tempmon>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_phy_tempmon.v".
        TCQ = 100
        BAND1_TEMP_MIN = 0
        BAND2_TEMP_MIN = 12
        BAND3_TEMP_MIN = 46
        BAND4_TEMP_MIN = 82
        TEMP_HYST = 5
    Found 12-bit register for signal <previous_temp>.
    Found 1-bit register for signal <device_temp_lt_previous_temp>.
    Found 1-bit register for signal <device_temp_gt_previous_temp>.
    Found 1-bit register for signal <device_temp_lt_band1>.
    Found 1-bit register for signal <device_temp_lt_band2>.
    Found 1-bit register for signal <device_temp_lt_band3>.
    Found 1-bit register for signal <device_temp_lt_band4>.
    Found 1-bit register for signal <device_temp_lt_band0_dec>.
    Found 1-bit register for signal <device_temp_lt_band1_dec>.
    Found 1-bit register for signal <device_temp_lt_band2_dec>.
    Found 1-bit register for signal <device_temp_lt_band3_dec>.
    Found 1-bit register for signal <device_temp_gt_band1_inc>.
    Found 1-bit register for signal <device_temp_gt_band2_inc>.
    Found 1-bit register for signal <device_temp_gt_band3_inc>.
    Found 1-bit register for signal <device_temp_gt_band4_inc>.
    Found 1-bit register for signal <target_band_gt_1>.
    Found 1-bit register for signal <target_band_gt_2>.
    Found 1-bit register for signal <target_band_gt_3>.
    Found 1-bit register for signal <target_band_lt_1>.
    Found 1-bit register for signal <target_band_lt_2>.
    Found 1-bit register for signal <target_band_lt_3>.
    Found 3-bit register for signal <target_band>.
    Found 1-bit register for signal <current_band_lt_target_band>.
    Found 1-bit register for signal <current_band_gt_target_band>.
    Found 3-bit register for signal <current_band>.
    Found 1-bit register for signal <pi_f_inc>.
    Found 1-bit register for signal <pi_f_dec>.
    Found 1-bit register for signal <sel_pi_incdec>.
    Found 3-bit register for signal <tempmon_state>.
    Found finite state machine <FSM_8> for signal <tempmon_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <current_band[2]_GND_107_o_add_66_OUT> created at line 326.
    Found 3-bit subtractor for signal <GND_107_o_GND_107_o_sub_68_OUT<2:0>> created at line 328.
    Found 12-bit comparator greater for signal <device_temp[11]_previous_temp[11]_LessThan_19_o> created at line 219
    Found 12-bit comparator greater for signal <previous_temp[11]_device_temp[11]_LessThan_20_o> created at line 220
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_21_o> created at line 222
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_22_o> created at line 223
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_23_o> created at line 224
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_24_o> created at line 225
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_25_o> created at line 227
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_26_o> created at line 228
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_27_o> created at line 229
    Found 12-bit comparator greater for signal <device_temp[11]_PWR_118_o_LessThan_28_o> created at line 230
    Found 12-bit comparator greater for signal <PWR_118_o_device_temp[11]_LessThan_29_o> created at line 232
    Found 12-bit comparator greater for signal <PWR_118_o_device_temp[11]_LessThan_30_o> created at line 233
    Found 12-bit comparator greater for signal <PWR_118_o_device_temp[11]_LessThan_31_o> created at line 234
    Found 12-bit comparator greater for signal <PWR_118_o_device_temp[11]_LessThan_32_o> created at line 235
    Found 3-bit comparator greater for signal <GND_107_o_target_band[2]_LessThan_33_o> created at line 237
    Found 3-bit comparator greater for signal <GND_107_o_target_band[2]_LessThan_34_o> created at line 238
    Found 3-bit comparator greater for signal <GND_107_o_target_band[2]_LessThan_35_o> created at line 239
    Found 3-bit comparator greater for signal <target_band[2]_GND_107_o_LessThan_36_o> created at line 241
    Found 3-bit comparator greater for signal <target_band[2]_GND_107_o_LessThan_37_o> created at line 242
    Found 3-bit comparator greater for signal <target_band[2]_GND_107_o_LessThan_38_o> created at line 243
    Found 3-bit comparator greater for signal <current_band[2]_target_band[2]_LessThan_59_o> created at line 305
    Found 3-bit comparator greater for signal <target_band[2]_current_band[2]_LessThan_60_o> created at line 306
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_ddr_phy_tempmon> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_top>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_top.v".
        TCQ = 100
        APP_DATA_WIDTH = 512
        APP_MASK_WIDTH = 64
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "NORM"
        nCK_PER_CLK = 4
        RANKS = 1
        REG_CTRL = "ON"
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
WARNING:Xst:647 - Input <wr_data_addr<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecc_multiple<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ui_top> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_cmd>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_cmd.v".
        TCQ = 100
        ADDR_WIDTH = 28
        BANK_WIDTH = 3
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 5
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        RANKS = 1
        MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
    Set property "syn_maxfan = 10" for signal <app_rdy_r>.
    Set property "KEEP = TRUE" for signal <app_rdy_r>.
    Set property "MAX_FANOUT = 10" for signal <app_rdy_r>.
    Found 28-bit register for signal <app_addr_r1>.
    Found 28-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_ui_cmd> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_wr_data>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_wr_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 512
        APP_MASK_WIDTH = 64
        ECC = "OFF"
        nCK_PER_CLK = 4
        ECC_TEST = "OFF"
        CWL = 6
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 576-bit register for signal <wr_buf_out_data>.
    Found 512-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_110_o_sub_39_OUT> created at line 381.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_110_o_add_6_OUT> created at line 235.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_110_o_add_12_OUT> created at line 255.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_110_o_add_18_OUT> created at line 287.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_110_o_add_39_OUT> created at line 382.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 1197 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mig_7series_v1_9_ui_wr_data> synthesized.

Synthesizing Unit <mig_7series_v1_9_ui_rd_data>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ui_rd_data.v".
        TCQ = 100
        APP_DATA_WIDTH = 512
        DATA_BUF_ADDR_WIDTH = 5
        ECC = "OFF"
        nCK_PER_CLK = 4
        ORDERING = "NORM"
    Set property "syn_keep = 1" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Set property "syn_maxfan = 10" for signal <ram_init_done_r_lcl>.
    Set property "KEEP = TRUE" for signal <ram_init_done_r_lcl>.
    Set property "MAX_FANOUT = 10" for signal <ram_init_done_r_lcl>.
    Set property "syn_maxfan = 10" for signal <app_rd_data_valid>.
    Set property "KEEP = TRUE" for signal <app_rd_data_valid>.
    Set property "MAX_FANOUT = 10" for signal <app_rd_data_valid>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.rd_buf_we>.
    Set property "MAX_FANOUT = 10" for signal <not_strict_mode.rd_buf_we>.
    Set property "syn_maxfan = 10" for signal <not_strict_mode.rd_buf_we>.
    Set property "KEEP = TRUE" for signal <not_strict_mode.bypass>.
    Set property "MAX_FANOUT = 10" for signal <not_strict_mode.bypass>.
    Set property "syn_maxfan = 10" for signal <not_strict_mode.bypass>.
    Set property "equivalent_register_removal = no" for signal <not_strict_mode.app_rd_data_valid_copy>.
WARNING:Xst:647 - Input <ecc_multiple> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'mig_7series_v1_9_ui_rd_data', is tied to its initial value (00000000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 5-bit register for signal <not_strict_mode.status_ram.status_ram_wr_addr_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.wr_status_r1>.
    Found 2-bit register for signal <not_strict_mode.status_ram.status_ram_wr_data_r>.
    Found 1-bit register for signal <not_strict_mode.status_ram.rd_buf_we_r1>.
    Found 5-bit register for signal <not_strict_mode.rd_buf.rd_buf_indx_copy_r>.
    Found 1-bit register for signal <app_rd_data_valid>.
    Found 1-bit register for signal <app_rd_data_end>.
    Found 512-bit register for signal <app_rd_data>.
    Found 1-bit register for signal <not_strict_mode.app_rd_data_valid_copy>.
    Found 6-bit register for signal <not_strict_mode.occ_cnt_r>.
    Found 5-bit register for signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_111_o_add_2_OUT> created at line 186.
    Found 6-bit adder for signal <not_strict_mode.occ_plus_one> created at line 386.
    Found 5-bit adder for signal <not_strict_mode.rd_data_buf_addr_r_lcl[4]_GND_111_o_add_39_OUT> created at line 422.
    Found 6-bit subtractor for signal <not_strict_mode.occ_minus_one> created at line 385.
    Found 1-bit comparator equal for signal <not_strict_mode.rd_data_rdy> created at line 350
    Found 5-bit comparator equal for signal <not_strict_mode.rd_buf_wr_addr[4]_rd_buf_indx_r[4]_equal_23_o> created at line 351
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal not_strict_mode.rd_buf_we may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 547 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <mig_7series_v1_9_ui_rd_data> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v".
        C_FAMILY = "virtex7"
        C_S_AXI_ID_WIDTH = 2
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_DATA_WIDTH = 512
        C_MC_ADDR_WIDTH = 28
        C_MC_DATA_WIDTH = 512
        C_MC_BURST_MODE = "8"
        C_MC_nCK_PER_CLK = 4
        C_S_AXI_SUPPORTS_NARROW_BURST = 0
        C_S_AXI_REG_EN0 = 20'b00000000000000000000
        C_S_AXI_REG_EN1 = 20'b00000001000000000000
        C_RD_WR_ARB_ALGORITHM = "RD_PRI_REG"
        C_ECC = "OFF"
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_WID> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 464: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <S_AXI_BUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <S_AXI_RUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_AWSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_AWREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_AWUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_WID> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_WUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_ARSIZE> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_ARREGION> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_ARUSER> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 738: Output port <M_AXI_WLAST> of the instance <axi_register_slice_d3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc.v" line 862: Output port <b_awlen> of the instance <axi_mc_aw_channel_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mc_init_complete_r>.
    Found 1-bit register for signal <areset_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mig_7series_v1_9_axi_mc> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axi_register_slice_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 0
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 0
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_axi_register_slice_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 64
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 579
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 4
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 517
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axi_register_slice_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axi_register_slice.v".
        C_FAMILY = "virtex7"
        C_AXI_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_AXI_DATA_WIDTH = 512
        C_AXI_SUPPORTS_USER_SIGNALS = 0
        C_AXI_AWUSER_WIDTH = 1
        C_AXI_ARUSER_WIDTH = 1
        C_AXI_WUSER_WIDTH = 1
        C_AXI_RUSER_WIDTH = 1
        C_AXI_BUSER_WIDTH = 1
        C_REG_CONFIG_AW = 1
        C_REG_CONFIG_W = 0
        C_REG_CONFIG_B = 0
        C_REG_CONFIG_AR = 1
        C_REG_CONFIG_R = 0
    Set property "shift_extract = no" for signal <reset>.
    Set property "IOB = FALSE" for signal <reset>.
    Set property "equivalent_register_removal = no" for signal <reset>.
WARNING:Xst:647 - Input <S_AXI_AWUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_BUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXI_RUSER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig_7series_v1_9_ddr_axi_register_slice_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_5>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 64
        C_REG_CONFIG = 1
    Set property "syn_maxfan = 30" for signal <state>.
    Set property "KEEP = TRUE" for signal <state>.
    Set property "MAX_FANOUT = 30" for signal <state>.
    Found 64-bit register for signal <storage_data1>.
    Found 64-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_axic_register_slice_5> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_6>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 579
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_6> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_7>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 4
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_7> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_8>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 64
        C_REG_CONFIG = 1
    Set property "syn_maxfan = 30" for signal <state>.
    Set property "KEEP = TRUE" for signal <state>.
    Set property "MAX_FANOUT = 30" for signal <state>.
    Found 64-bit register for signal <storage_data1>.
    Found 64-bit register for signal <storage_data2>.
    Found 1-bit register for signal <s_ready_i>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <areset_d>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <mig_7series_v1_9_ddr_axic_register_slice_8> synthesized.

Synthesizing Unit <mig_7series_v1_9_ddr_axic_register_slice_9>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_ddr_axic_register_slice.v".
        C_FAMILY = "virtex7"
        C_DATA_WIDTH = 517
        C_REG_CONFIG = 0
WARNING:Xst:647 - Input <ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mig_7series_v1_9_ddr_axic_register_slice_9> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_aw_channel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_aw_channel.v".
        C_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 28
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_MC_nCK_PER_CLK = 4
        C_AXSIZE = 6
        C_ECC = "OFF"
WARNING:Xst:647 - Input <awlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <awqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_aw_channel.v" line 198: Output port <w_push> of the instance <aw_cmd_fsm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_aw_channel.v" line 198: Output port <r_push> of the instance <aw_cmd_fsm_0> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <awlen_r>.
    Found 2-bit register for signal <awid_r>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mig_7series_v1_9_axi_mc_aw_channel> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_cmd_translator>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_translator.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 28
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_MC_nCK_PER_CLK = 4
        C_AXSIZE = 6
    Found 2-bit register for signal <ax_burst_r>.
    Found 1-bit register for signal <axburst_eq1>.
    Found 1-bit register for signal <axburst_eq0>.
    Found 1-bit register for signal <sel_first>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_cmd_translator> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_incr_cmd>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_incr_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 28
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_AXSIZE = 6
WARNING:Xst:647 - Input <axsize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 32-bit register for signal <axaddr_incr>.
    Found 10-bit subtractor for signal <GND_126_o_GND_126_o_sub_24_OUT> created at line 205.
    Found 32-bit adder for signal <axaddr[31]_GND_126_o_add_3_OUT> created at line 151.
    Found 32-bit adder for signal <axaddr_incr[31]_GND_126_o_add_5_OUT> created at line 153.
    Found 8-bit comparator lessequal for signal <n0014> created at line 201
    Found 9-bit comparator greater for signal <GND_126_o_axlen_cnt[8]_LessThan_23_o> created at line 204
    Found 32-bit comparator lessequal for signal <n0018> created at line 205
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_incr_cmd> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_wrap_cmd>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wrap_cmd.v".
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 28
        C_MC_BURST_LEN = 1
        C_DATA_WIDTH = 512
        C_AXSIZE = 6
WARNING:Xst:647 - Input <axlen<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <axaddr_offset_r>.
    Found 4-bit register for signal <wrap_first_len_r>.
    Found 4-bit register for signal <wrap_second_len_r>.
    Found 32-bit register for signal <axaddr_wrap>.
    Found 5-bit register for signal <axlen_cnt>.
    Found 1-bit register for signal <next_pending_r>.
    Found 1-bit register for signal <sel_first>.
    Found 32-bit register for signal <wrap_boundary_axaddr_r>.
    Found 4-bit register for signal <wrap_cnt_r[3:0]>.
    Found 4-bit subtractor for signal <axlen_i[3]_axaddr_offset[3]_sub_11_OUT> created at line 210.
    Found 5-bit subtractor for signal <GND_127_o_GND_127_o_sub_13_OUT> created at line 213.
    Found 6-bit subtractor for signal <GND_127_o_GND_127_o_sub_63_OUT> created at line 300.
    Found 4-bit adder for signal <wrap_cnt<3:0>> created at line 254.
    Found 32-bit adder for signal <axaddr_wrap[31]_GND_127_o_add_35_OUT> created at line 265.
    Found 5-bit adder for signal <BUS_0005_GND_127_o_add_44_OUT> created at line 279.
    Found 5-bit adder for signal <n0132> created at line 296.
    Found 7-bit adder for signal <n0121> created at line 296.
    Found 32-bit shifter logical left for signal <GND_127_o_axsize[2]_shift_left_3_OUT> created at line 191
    Found 60-bit shifter logical right for signal <n0083> created at line 199
    Found 5-bit comparator equal for signal <axlen_cnt[4]_wrap_cnt_r[4]_equal_34_o> created at line 261
    Found 7-bit comparator lessequal for signal <n0045> created at line 296
    Found 5-bit comparator greater for signal <GND_127_o_axlen_cnt[4]_LessThan_62_o> created at line 299
    Found 32-bit comparator lessequal for signal <n0049> created at line 300
    WARNING:Xst:2404 -  FFs/Latches <wrap_cnt_r<4:4>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_axi_mc_wrap_cmd>.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <mig_7series_v1_9_axi_mc_wrap_cmd> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_wr_cmd_fsm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v".
        C_MC_BURST_LEN = 1
        C_MC_RD_INST = 0
    Found 1-bit register for signal <init_complete_r1>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <state_r1>.
    Found 1-bit register for signal <init_complete_r>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_init_complete_r1_OR_1618_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_axi_mc_wr_cmd_fsm> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_w_channel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_w_channel.v".
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_AXI_ADDR_WIDTH = 32
WARNING:Xst:647 - Input <wwlen> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_ignore_begin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_ignore_end> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_incr_burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_w_channel.v" line 450: Output port <full> of the instance <wr_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_w_channel.v" line 450: Output port <a_empty> of the instance <wr_data_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <mc_init_complete_r1>.
    Found 5-bit register for signal <gen_bc1.w_cnt_r>.
    Found 1-bit register for signal <gen_bc1.w_cmd_pend_r>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 576-bit register for signal <fifo_in>.
    Found 1-bit register for signal <mc_init_complete_r>.
    Found 5-bit adder for signal <gen_bc1.w_cnt_r[4]_GND_129_o_add_8_OUT> created at line 194.
    Found 5-bit subtractor for signal <GND_129_o_GND_129_o_sub_6_OUT<4:0>> created at line 183.
    Found 5-bit comparator greater for signal <GND_129_o_gen_bc1.w_cnt_r[4]_LessThan_15_o> created at line 203
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 585 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_w_channel> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_simple_fifo_1>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_simple_fifo.v".
        C_WIDTH = 576
        C_AWIDTH = 3
        C_DEPTH = 8
    Found 3-bit register for signal <cnt_read>.
    Found 4608-bit register for signal <n0023[4607:0]>.
    Found 3-bit subtractor for signal <cnt_read[2]_GND_130_o_sub_6_OUT> created at line 126.
    Found 3-bit adder for signal <cnt_read[2]_GND_130_o_add_4_OUT> created at line 125.
    Found 576-bit 8-to-1 multiplexer for signal <dout> created at line 140.
    Found 3-bit comparator lessequal for signal <n0013> created at line 137
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 4611 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_simple_fifo_1> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_b_channel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_b_channel.v".
        C_ID_WIDTH = 2
WARNING:Xst:647 - Input <b_resp_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_b_channel.v" line 164: Output port <a_full> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_b_channel.v" line 164: Output port <a_empty> of the instance <bid_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <bhandshake_r>.
    Found 1-bit register for signal <bvalid_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mig_7series_v1_9_axi_mc_b_channel> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_simple_fifo_2>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_simple_fifo.v".
        C_WIDTH = 2
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 2-bit register for signal <cnt_read>.
    Found 8-bit register for signal <n0023[7:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_132_o_sub_6_OUT> created at line 126.
    Found 2-bit adder for signal <cnt_read[1]_GND_132_o_add_4_OUT> created at line 125.
    Found 2-bit 4-to-1 multiplexer for signal <dout> created at line 140.
    Found 2-bit comparator lessequal for signal <n0013> created at line 137
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_simple_fifo_2> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_ar_channel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v".
        C_ID_WIDTH = 2
        C_AXI_ADDR_WIDTH = 32
        C_MC_ADDR_WIDTH = 28
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_MC_nCK_PER_CLK = 4
        C_AXSIZE = 6
WARNING:Xst:647 - Input <arlock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arcache> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arprot> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arqos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v" line 181: Output port <b_push> of the instance <ar_cmd_fsm_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_ar_channel.v" line 181: Output port <w_push> of the instance <ar_cmd_fsm_0> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <arid_r>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mig_7series_v1_9_axi_mc_ar_channel> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_cmd_fsm>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_fsm.v".
        C_MC_BURST_LEN = 1
        C_MC_RD_INST = 1
WARNING:Xst:647 - Input <b_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <init_complete_r1>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <state_r1>.
    Found 8-bit register for signal <axlen_r>.
    Found 1-bit register for signal <init_complete_r>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_init_complete_r1_OR_1631_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <mig_7series_v1_9_axi_mc_cmd_fsm> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_r_channel>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v".
        C_ID_WIDTH = 2
        C_DATA_WIDTH = 512
        C_MC_BURST_LEN = 1
        C_AXI_ADDR_WIDTH = 32
        C_MC_nCK_PER_CLK = 2
        C_MC_BURST_MODE = "8"
WARNING:Xst:647 - Input <mc_app_rd_last> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" line 262: Output port <full> of the instance <rd_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" line 262: Output port <a_empty> of the instance <rd_data_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" line 285: Output port <full> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_r_channel.v" line 285: Output port <a_empty> of the instance <transaction_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <r_rlast_r>.
    Found 1-bit register for signal <r_ignore_begin_r>.
    Found 1-bit register for signal <r_ignore_end_r>.
    Found 1-bit register for signal <r_push_r>.
    Found 5-bit register for signal <trans_buf_out_r>.
    Found 5-bit register for signal <trans_buf_out_r1>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <r_arid_r>.
    Found 2-bit 4-to-1 multiplexer for signal <state[1]_state[1]_wide_mux_29_OUT> created at line 347.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_r_channel> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_simple_fifo_3>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_simple_fifo.v".
        C_WIDTH = 513
        C_AWIDTH = 5
        C_DEPTH = 32
    Found 5-bit register for signal <cnt_read>.
    Found 16416-bit register for signal <n0023[16415:0]>.
    Found 5-bit subtractor for signal <cnt_read[4]_GND_136_o_sub_6_OUT> created at line 126.
    Found 5-bit adder for signal <cnt_read[4]_GND_136_o_add_4_OUT> created at line 125.
    Found 513-bit 32-to-1 multiplexer for signal <dout> created at line 140.
    Found 5-bit comparator lessequal for signal <n0013> created at line 137
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 16421 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_simple_fifo_3> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_simple_fifo_4>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_simple_fifo.v".
        C_WIDTH = 5
        C_AWIDTH = 5
        C_DEPTH = 32
    Found 5-bit register for signal <cnt_read>.
    Found 160-bit register for signal <n0023[159:0]>.
    Found 5-bit subtractor for signal <cnt_read[4]_GND_137_o_sub_6_OUT> created at line 126.
    Found 5-bit adder for signal <cnt_read[4]_GND_137_o_add_4_OUT> created at line 125.
    Found 5-bit 32-to-1 multiplexer for signal <dout> created at line 140.
    Found 5-bit comparator lessequal for signal <n0013> created at line 137
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_simple_fifo_4> synthesized.

Synthesizing Unit <mig_7series_v1_9_axi_mc_cmd_arbiter>.
    Related source file is "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_7series_ddrx_v1_08_a/hdl/verilog/mig_7series_v1_9_axi_mc_cmd_arbiter.v".
        C_MC_ADDR_WIDTH = 28
        C_MC_BURST_LEN = 1
        C_AXI_WR_STARVE_LIMIT = 256
        C_AXI_STARVE_CNT_WIDTH = 8
        C_RD_WR_ARB_ALGORITHM = "RD_PRI_REG"
WARNING:Xst:647 - Input <wr_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RD_PRI_REG.wr_next_trans_pend>.
    Found 5-bit register for signal <RD_PRI_REG.rd_wait_limit>.
    Found 10-bit register for signal <RD_PRI_REG.rd_starve_cnt>.
    Found 5-bit register for signal <RD_PRI_REG.wr_wait_limit>.
    Found 10-bit register for signal <RD_PRI_REG.wr_starve_cnt>.
    Found 1-bit register for signal <RD_PRI_REG.rd_cmd_hold>.
    Found 1-bit register for signal <RD_PRI_REG.wr_cmd_hold>.
    Found 1-bit register for signal <RD_PRI_REG.rnw_i>.
    Found 1-bit register for signal <RD_PRI_REG.rd_next_trans_pend>.
    Found 5-bit adder for signal <RD_PRI_REG.rd_wait_limit[4]_GND_138_o_add_7_OUT> created at line 195.
    Found 10-bit adder for signal <RD_PRI_REG.rd_starve_cnt[9]_GND_138_o_add_9_OUT> created at line 200.
    Found 5-bit adder for signal <RD_PRI_REG.wr_wait_limit[4]_GND_138_o_add_19_OUT> created at line 212.
    Found 10-bit adder for signal <RD_PRI_REG.wr_starve_cnt[9]_GND_138_o_add_21_OUT> created at line 217.
    Found 3-bit comparator equal for signal <mc_app_cmd[2]_rd_cmd_instr[2]_equal_33_o> created at line 236
    Found 3-bit comparator equal for signal <mc_app_cmd[2]_wr_cmd_instr[2]_equal_34_o> created at line 238
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <mig_7series_v1_9_axi_mc_cmd_arbiter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 4x3-bit single-port Read Only RAM                     : 1
 4x80-bit dual-port RAM                                : 8
 8x32-bit dual-port RAM                                : 1
 9x80-bit dual-port RAM                                : 11
# Multipliers                                          : 2
 3x2-bit multiplier                                    : 1
 5x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 638
 1-bit adder                                           : 12
 10-bit adder                                          : 8
 10-bit subtractor                                     : 2
 12-bit adder                                          : 3
 14-bit adder                                          : 1
 2-bit adder                                           : 51
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 36
 20-bit subtractor                                     : 1
 3-bit adder                                           : 12
 3-bit addsub                                          : 2
 3-bit subtractor                                      : 4
 31-bit adder                                          : 18
 32-bit adder                                          : 5
 4-bit adder                                           : 24
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 12
 5-bit adder                                           : 133
 5-bit addsub                                          : 14
 5-bit subtractor                                      : 8
 6-bit adder                                           : 54
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 29
 7-bit adder                                           : 81
 7-bit subtractor                                      : 9
 8-bit adder                                           : 47
 8-bit subtractor                                      : 18
 9-bit adder                                           : 47
 9-bit subtractor                                      : 2
# Registers                                            : 2635
 1-bit register                                        : 2084
 10-bit register                                       : 7
 12-bit register                                       : 17
 14-bit register                                       : 6
 15-bit register                                       : 4
 16-bit register                                       : 3
 160-bit register                                      : 1
 16416-bit register                                    : 1
 2-bit register                                        : 75
 20-bit register                                       : 1
 24-bit register                                       : 7
 28-bit register                                       : 2
 3-bit register                                        : 47
 31-bit register                                       : 3
 32-bit register                                       : 8
 320-bit register                                      : 1
 4-bit register                                        : 115
 40-bit register                                       : 1
 4608-bit register                                     : 1
 48-bit register                                       : 10
 5-bit register                                        : 66
 512-bit register                                      : 3
 56-bit register                                       : 1
 576-bit register                                      : 2
 6-bit register                                        : 81
 64-bit register                                       : 6
 7-bit register                                        : 2
 8-bit register                                        : 64
 80-bit register                                       : 8
 9-bit register                                        : 8
# Comparators                                          : 526
 1-bit comparator equal                                : 190
 12-bit comparator greater                             : 15
 12-bit comparator not equal                           : 1
 14-bit comparator equal                               : 4
 2-bit comparator equal                                : 16
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 4
 3-bit comparator equal                                : 8
 3-bit comparator greater                              : 12
 3-bit comparator lessequal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 4-bit comparator equal                                : 22
 4-bit comparator greater                              : 13
 4-bit comparator lessequal                            : 7
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 5
 5-bit comparator lessequal                            : 57
 6-bit comparator greater                              : 40
 6-bit comparator lessequal                            : 29
 6-bit comparator not equal                            : 8
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 24
 8-bit comparator lessequal                            : 24
 8-bit comparator not equal                            : 8
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 2935
 1-bit 2-to-1 multiplexer                              : 1776
 1-bit 4-to-1 multiplexer                              : 24
 1-bit 64-to-1 multiplexer                             : 256
 1-bit 8-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 6
 14-bit 2-to-1 multiplexer                             : 15
 14-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 112
 2-bit 4-to-1 multiplexer                              : 2
 21-bit 2-to-1 multiplexer                             : 22
 24-bit 2-to-1 multiplexer                             : 7
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 79
 3-bit 8-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 51
 4-bit 2-to-1 multiplexer                              : 101
 40-bit 2-to-1 multiplexer                             : 3
 48-bit 2-to-1 multiplexer                             : 5
 5-bit 16-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 96
 5-bit 32-to-1 multiplexer                             : 1
 5-bit 8-to-1 multiplexer                              : 1
 513-bit 32-to-1 multiplexer                           : 1
 56-bit 2-to-1 multiplexer                             : 1
 576-bit 8-to-1 multiplexer                            : 1
 6-bit 2-to-1 multiplexer                              : 310
 6-bit 4-to-1 multiplexer                              : 5
 6-bit 8-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 4
 80-bit 2-to-1 multiplexer                             : 19
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 19
 1-bit shifter logical left                            : 9
 14-bit shifter logical right                          : 1
 285-bit shifter logical right                         : 1
 286-bit shifter logical right                         : 1
 32-bit shifter logical left                           : 2
 6-bit shifter logical right                           : 3
 60-bit shifter logical right                          : 2
# FSMs                                                 : 11
# Xors                                                 : 4
 1-bit xor2                                            : 3
 1-bit xor4                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<2> and po_sel_stg2stg3<2>1 po_sel_stg2stg3<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<2> and po_sel_stg2stg3<1> po_sel_stg2stg3<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_sel_stg2stg3<2> and po_sel_stg2stg3<0> po_sel_stg2stg3<0> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<2> and po_stg2_f_incdec<2>1 po_stg2_f_incdec<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<2> and po_stg2_f_incdec<1> po_stg2_f_incdec<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_f_incdec<2> and po_stg2_f_incdec<0> po_stg2_f_incdec<0> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<2> and po_en_stg2_f<2>1 po_en_stg2_f<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<2> and po_en_stg2_f<1> po_en_stg2_f<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_f<2> and po_en_stg2_f<0> po_en_stg2_f<0> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<2> and po_stg2_c_incdec<2>1 po_stg2_c_incdec<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<1> and po_stg2_c_incdec<1>1 po_stg2_c_incdec<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_stg2_c_incdec<0> and po_stg2_c_incdec<0>1 po_stg2_c_incdec<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<2> and po_en_stg2_c<2>1 po_en_stg2_c<2>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<1> and po_en_stg2_c<1>1 po_en_stg2_c<1>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_calib_top Conflict on KEEP property on signal po_en_stg2_c<0> and po_en_stg2_c<0>1 po_en_stg2_c<0>1 signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<3> phy_ctl_full<3> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<2> phy_ctl_full<2> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal input_sink and phy_ctl_full<1> phy_ctl_full<1> signal will be lost.
WARNING:Xst:638 - in unit mig_7series_v1_9_ddr_mc_phy Conflict on KEEP property on signal phy_ctl_full<0> and phy_ctl_full<0>1 phy_ctl_full<0>1 signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt_r<3:1>> (without init value) have a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>.

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_cmd_arbiter>.
The following registers are absorbed into counter <RD_PRI_REG.rd_wait_limit>: 1 register on signal <RD_PRI_REG.rd_wait_limit>.
The following registers are absorbed into counter <RD_PRI_REG.wr_wait_limit>: 1 register on signal <RD_PRI_REG.wr_wait_limit>.
Unit <mig_7series_v1_9_axi_mc_cmd_arbiter> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_1>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_2>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_3>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_4>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_w_channel>.
The following registers are absorbed into accumulator <gen_bc1.w_cnt_r>: 1 register on signal <gen_bc1.w_cnt_r>.
Unit <mig_7series_v1_9_axi_mc_w_channel> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_common>.
The following registers are absorbed into counter <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>: 1 register on signal <rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0230> in block <mig_7series_v1_9_bank_common>, 	<Madd_n0236_Madd> in block <mig_7series_v1_9_bank_common>, 	<Madd_n0242_Madd> in block <mig_7series_v1_9_bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <mig_7series_v1_9_bank_common>.
Unit <mig_7series_v1_9_bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_1>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_2>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_3>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_bank_state_4>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
Unit <mig_7series_v1_9_bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <mig_7series_v1_9_col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_if_post_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 80-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 80-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_if_post_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_mc_phy>.
Unit <mig_7series_v1_9_ddr_mc_phy> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_of_pre_fifo_1>.
The following registers are absorbed into counter <entry_cnt>: 1 register on signal <entry_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_of_pre_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_of_pre_fifo_3>.
The following registers are absorbed into counter <entry_cnt>: 1 register on signal <entry_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 80-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <d_in>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 80-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_of_pre_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay>.
The following registers are absorbed into counter <delaydec_cnt_r>: 1 register on signal <delaydec_cnt_r>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <delay_cnt_r>: 1 register on signal <delay_cnt_r>.
The following registers are absorbed into counter <ctl_lane_cnt>: 1 register on signal <ctl_lane_cnt>.
Unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal>.
The following registers are absorbed into counter <final_do_index_0>: 1 register on signal <final_do_index_0>.
The following registers are absorbed into counter <detect_rd_cnt>: 1 register on signal <detect_rd_cnt>.
The following registers are absorbed into counter <init_dec_cnt>: 1 register on signal <init_dec_cnt>.
The following registers are absorbed into counter <ctl_lane_cnt>: 1 register on signal <ctl_lane_cnt>.
The following registers are absorbed into counter <inc_cnt>: 1 register on signal <inc_cnt>.
The following registers are absorbed into counter <stable_pass_cnt>: 1 register on signal <stable_pass_cnt>.
The following registers are absorbed into counter <rnk_cnt_r>: 1 register on signal <rnk_cnt_r>.
The following registers are absorbed into counter <retry_cnt<9:0>>: 1 register on signal <retry_cnt<9:0>>.
The following registers are absorbed into counter <retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>>: 1 register on signal <retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>>.
The following registers are absorbed into counter <retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>>: 1 register on signal <retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>>.
Unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_wait>: 1 register on signal <cnt_wait>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <oclk_wr_cnt>: 1 register on signal <oclk_wr_cnt>.
The following registers are absorbed into counter <wrcal_wr_cnt>: 1 register on signal <wrcal_wr_cnt>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <num_refresh>: 1 register on signal <num_refresh>.
The following registers are absorbed into counter <pi_phaselock_timer>: 1 register on signal <pi_phaselock_timer>.
The following registers are absorbed into counter <num_reads>: 1 register on signal <num_reads>.
The following registers are absorbed into counter <wrcal_reads>: 1 register on signal <wrcal_reads>.
The following registers are absorbed into counter <calib_seq>: 1 register on signal <calib_seq>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_97_o_wide_mux_604_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mig_7series_v1_9_ddr_phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <delay_cnt_r>: 1 register on signal <delay_cnt_r>.
The following registers are absorbed into counter <stable_rise_stg3_cnt>: 1 register on signal <stable_rise_stg3_cnt>.
The following registers are absorbed into counter <stable_fall_stg3_cnt>: 1 register on signal <stable_fall_stg3_cnt>.
The following registers are absorbed into counter <cnt_dqs_r>: 1 register on signal <cnt_dqs_r>.
The following registers are absorbed into counter <stg2_inc2_cnt>: 1 register on signal <stg2_inc2_cnt>.
The following registers are absorbed into counter <stg2_dec2_cnt>: 1 register on signal <stg2_dec2_cnt>.
The following registers are absorbed into counter <ocal_dec_cnt>: 1 register on signal <ocal_dec_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl>.
The following registers are absorbed into counter <wait_state_cnt_r>: 1 register on signal <wait_state_cnt_r>.
The following registers are absorbed into counter <samples_cnt_r>: 1 register on signal <samples_cnt_r>.
The following registers are absorbed into counter <prbs_dqs_cnt_r>: 1 register on signal <prbs_dqs_cnt_r>.
The following registers are absorbed into counter <rnk_cnt_r>: 1 register on signal <rnk_cnt_r>.
Unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_rdlvl>.
The following registers are absorbed into counter <tap_cnt_cpt_r>: 1 register on signal <tap_cnt_cpt_r>.
The following registers are absorbed into counter <pi_rdval_cnt>: 1 register on signal <pi_rdval_cnt>.
The following registers are absorbed into counter <cal1_wait_cnt_r>: 1 register on signal <cal1_wait_cnt_r>.
The following registers are absorbed into counter <wait_cnt_r>: 1 register on signal <wait_cnt_r>.
The following registers are absorbed into counter <stable_idel_cnt>: 1 register on signal <stable_idel_cnt>.
The following registers are absorbed into counter <regl_rank_cnt>: 1 register on signal <regl_rank_cnt>.
The following registers are absorbed into counter <done_cnt>: 1 register on signal <done_cnt>.
The following registers are absorbed into counter <regl_dqs_cnt>: 1 register on signal <regl_dqs_cnt>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <samp_edge_cnt0_r>: 1 register on signal <samp_edge_cnt0_r>.
The following registers are absorbed into counter <samp_edge_cnt1_r>: 1 register on signal <samp_edge_cnt1_r>.
The following registers are absorbed into counter <idel_tap_cnt_dq_pb_r>: 1 register on signal <idel_tap_cnt_dq_pb_r>.
	Multiplier <Mmult_rnk_cnt_r[1]_PWR_113_o_MuLt_82_OUT> in block <mig_7series_v1_9_ddr_phy_rdlvl> and adder/subtractor <Madd_n4260_Madd> in block <mig_7series_v1_9_ddr_phy_rdlvl> are combined into a MAC<Maddsub_rnk_cnt_r[1]_PWR_113_o_MuLt_82_OUT>.
Unit <mig_7series_v1_9_ddr_phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_tempmon>.
The following registers are absorbed into counter <current_band>: 1 register on signal <current_band>.
Unit <mig_7series_v1_9_ddr_phy_tempmon> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_wrcal>.
The following registers are absorbed into counter <tap_inc_wait_cnt>: 1 register on signal <tap_inc_wait_cnt>.
The following registers are absorbed into counter <not_empty_wait_cnt>: 1 register on signal <not_empty_wait_cnt>.
Unit <mig_7series_v1_9_ddr_phy_wrcal> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_phy_wrlvl>.
The following registers are absorbed into counter <po_rdval_cnt>: 1 register on signal <po_rdval_cnt>.
The following registers are absorbed into counter <incdec_wait_cnt>: 1 register on signal <incdec_wait_cnt>.
The following registers are absorbed into counter <wait_cnt>: 1 register on signal <wait_cnt>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wrlvl_redo_corse_inc>: 1 register on signal <wrlvl_redo_corse_inc>.
Unit <mig_7series_v1_9_ddr_phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ddr_prbs_gen>.
The following registers are absorbed into counter <sample_cnt_r>: 1 register on signal <sample_cnt_r>.
Unit <mig_7series_v1_9_ddr_prbs_gen> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_rank_cntrl>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r_0>: 1 register on signal <refresh_generation.refresh_bank_r_0>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_cntr1_r>: 1 register on signal <periodic_rd_generation.periodic_rd_cntr1_r>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
Unit <mig_7series_v1_9_rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_rank_common>.
The following registers are absorbed into counter <sr_cntrl.ckesr_timer.ckesr_timer_r_0>: 1 register on signal <sr_cntrl.ckesr_timer.ckesr_timer_r_0>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <mig_7series_v1_9_rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_tempmon>.
The following registers are absorbed into counter <sync_cntr>: 1 register on signal <sync_cntr>.
The following registers are absorbed into counter <xadc_supplied_temperature.sample_timer>: 1 register on signal <xadc_supplied_temperature.sample_timer>.
Unit <mig_7series_v1_9_tempmon> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ui_rd_data>.
The following registers are absorbed into counter <not_strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <not_strict_mode.rd_data_buf_addr_r_lcl>.
Unit <mig_7series_v1_9_ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_ui_wr_data>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
Unit <mig_7series_v1_9_ui_wr_data> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_1>.
	Found 8-bit dynamic shift register for signal <dout<0>>.
	Found 8-bit dynamic shift register for signal <dout<1>>.
	Found 8-bit dynamic shift register for signal <dout<2>>.
	Found 8-bit dynamic shift register for signal <dout<3>>.
	Found 8-bit dynamic shift register for signal <dout<4>>.
	Found 8-bit dynamic shift register for signal <dout<5>>.
	Found 8-bit dynamic shift register for signal <dout<6>>.
	Found 8-bit dynamic shift register for signal <dout<7>>.
	Found 8-bit dynamic shift register for signal <dout<8>>.
	Found 8-bit dynamic shift register for signal <dout<9>>.
	Found 8-bit dynamic shift register for signal <dout<10>>.
	Found 8-bit dynamic shift register for signal <dout<11>>.
	Found 8-bit dynamic shift register for signal <dout<12>>.
	Found 8-bit dynamic shift register for signal <dout<13>>.
	Found 8-bit dynamic shift register for signal <dout<14>>.
	Found 8-bit dynamic shift register for signal <dout<15>>.
	Found 8-bit dynamic shift register for signal <dout<16>>.
	Found 8-bit dynamic shift register for signal <dout<17>>.
	Found 8-bit dynamic shift register for signal <dout<18>>.
	Found 8-bit dynamic shift register for signal <dout<19>>.
	Found 8-bit dynamic shift register for signal <dout<20>>.
	Found 8-bit dynamic shift register for signal <dout<21>>.
	Found 8-bit dynamic shift register for signal <dout<22>>.
	Found 8-bit dynamic shift register for signal <dout<23>>.
	Found 8-bit dynamic shift register for signal <dout<24>>.
	Found 8-bit dynamic shift register for signal <dout<25>>.
	Found 8-bit dynamic shift register for signal <dout<26>>.
	Found 8-bit dynamic shift register for signal <dout<27>>.
	Found 8-bit dynamic shift register for signal <dout<28>>.
	Found 8-bit dynamic shift register for signal <dout<29>>.
	Found 8-bit dynamic shift register for signal <dout<30>>.
	Found 8-bit dynamic shift register for signal <dout<31>>.
	Found 8-bit dynamic shift register for signal <dout<32>>.
	Found 8-bit dynamic shift register for signal <dout<33>>.
	Found 8-bit dynamic shift register for signal <dout<34>>.
	Found 8-bit dynamic shift register for signal <dout<35>>.
	Found 8-bit dynamic shift register for signal <dout<36>>.
	Found 8-bit dynamic shift register for signal <dout<37>>.
	Found 8-bit dynamic shift register for signal <dout<38>>.
	Found 8-bit dynamic shift register for signal <dout<39>>.
	Found 8-bit dynamic shift register for signal <dout<40>>.
	Found 8-bit dynamic shift register for signal <dout<41>>.
	Found 8-bit dynamic shift register for signal <dout<42>>.
	Found 8-bit dynamic shift register for signal <dout<43>>.
	Found 8-bit dynamic shift register for signal <dout<44>>.
	Found 8-bit dynamic shift register for signal <dout<45>>.
	Found 8-bit dynamic shift register for signal <dout<46>>.
	Found 8-bit dynamic shift register for signal <dout<47>>.
	Found 8-bit dynamic shift register for signal <dout<48>>.
	Found 8-bit dynamic shift register for signal <dout<49>>.
	Found 8-bit dynamic shift register for signal <dout<50>>.
	Found 8-bit dynamic shift register for signal <dout<51>>.
	Found 8-bit dynamic shift register for signal <dout<52>>.
	Found 8-bit dynamic shift register for signal <dout<53>>.
	Found 8-bit dynamic shift register for signal <dout<54>>.
	Found 8-bit dynamic shift register for signal <dout<55>>.
	Found 8-bit dynamic shift register for signal <dout<56>>.
	Found 8-bit dynamic shift register for signal <dout<57>>.
	Found 8-bit dynamic shift register for signal <dout<58>>.
	Found 8-bit dynamic shift register for signal <dout<59>>.
	Found 8-bit dynamic shift register for signal <dout<60>>.
	Found 8-bit dynamic shift register for signal <dout<61>>.
	Found 8-bit dynamic shift register for signal <dout<62>>.
	Found 8-bit dynamic shift register for signal <dout<63>>.
	Found 8-bit dynamic shift register for signal <dout<64>>.
	Found 8-bit dynamic shift register for signal <dout<65>>.
	Found 8-bit dynamic shift register for signal <dout<66>>.
	Found 8-bit dynamic shift register for signal <dout<67>>.
	Found 8-bit dynamic shift register for signal <dout<68>>.
	Found 8-bit dynamic shift register for signal <dout<69>>.
	Found 8-bit dynamic shift register for signal <dout<70>>.
	Found 8-bit dynamic shift register for signal <dout<71>>.
	Found 8-bit dynamic shift register for signal <dout<72>>.
	Found 8-bit dynamic shift register for signal <dout<73>>.
	Found 8-bit dynamic shift register for signal <dout<74>>.
	Found 8-bit dynamic shift register for signal <dout<75>>.
	Found 8-bit dynamic shift register for signal <dout<76>>.
	Found 8-bit dynamic shift register for signal <dout<77>>.
	Found 8-bit dynamic shift register for signal <dout<78>>.
	Found 8-bit dynamic shift register for signal <dout<79>>.
	Found 8-bit dynamic shift register for signal <dout<80>>.
	Found 8-bit dynamic shift register for signal <dout<81>>.
	Found 8-bit dynamic shift register for signal <dout<82>>.
	Found 8-bit dynamic shift register for signal <dout<83>>.
	Found 8-bit dynamic shift register for signal <dout<84>>.
	Found 8-bit dynamic shift register for signal <dout<85>>.
	Found 8-bit dynamic shift register for signal <dout<86>>.
	Found 8-bit dynamic shift register for signal <dout<87>>.
	Found 8-bit dynamic shift register for signal <dout<88>>.
	Found 8-bit dynamic shift register for signal <dout<89>>.
	Found 8-bit dynamic shift register for signal <dout<90>>.
	Found 8-bit dynamic shift register for signal <dout<91>>.
	Found 8-bit dynamic shift register for signal <dout<92>>.
	Found 8-bit dynamic shift register for signal <dout<93>>.
	Found 8-bit dynamic shift register for signal <dout<94>>.
	Found 8-bit dynamic shift register for signal <dout<95>>.
	Found 8-bit dynamic shift register for signal <dout<96>>.
	Found 8-bit dynamic shift register for signal <dout<97>>.
	Found 8-bit dynamic shift register for signal <dout<98>>.
	Found 8-bit dynamic shift register for signal <dout<99>>.
	Found 8-bit dynamic shift register for signal <dout<100>>.
	Found 8-bit dynamic shift register for signal <dout<101>>.
	Found 8-bit dynamic shift register for signal <dout<102>>.
	Found 8-bit dynamic shift register for signal <dout<103>>.
	Found 8-bit dynamic shift register for signal <dout<104>>.
	Found 8-bit dynamic shift register for signal <dout<105>>.
	Found 8-bit dynamic shift register for signal <dout<106>>.
	Found 8-bit dynamic shift register for signal <dout<107>>.
	Found 8-bit dynamic shift register for signal <dout<108>>.
	Found 8-bit dynamic shift register for signal <dout<109>>.
	Found 8-bit dynamic shift register for signal <dout<110>>.
	Found 8-bit dynamic shift register for signal <dout<111>>.
	Found 8-bit dynamic shift register for signal <dout<112>>.
	Found 8-bit dynamic shift register for signal <dout<113>>.
	Found 8-bit dynamic shift register for signal <dout<114>>.
	Found 8-bit dynamic shift register for signal <dout<115>>.
	Found 8-bit dynamic shift register for signal <dout<116>>.
	Found 8-bit dynamic shift register for signal <dout<117>>.
	Found 8-bit dynamic shift register for signal <dout<118>>.
	Found 8-bit dynamic shift register for signal <dout<119>>.
	Found 8-bit dynamic shift register for signal <dout<120>>.
	Found 8-bit dynamic shift register for signal <dout<121>>.
	Found 8-bit dynamic shift register for signal <dout<122>>.
	Found 8-bit dynamic shift register for signal <dout<123>>.
	Found 8-bit dynamic shift register for signal <dout<124>>.
	Found 8-bit dynamic shift register for signal <dout<125>>.
	Found 8-bit dynamic shift register for signal <dout<126>>.
	Found 8-bit dynamic shift register for signal <dout<127>>.
	Found 8-bit dynamic shift register for signal <dout<128>>.
	Found 8-bit dynamic shift register for signal <dout<129>>.
	Found 8-bit dynamic shift register for signal <dout<130>>.
	Found 8-bit dynamic shift register for signal <dout<131>>.
	Found 8-bit dynamic shift register for signal <dout<132>>.
	Found 8-bit dynamic shift register for signal <dout<133>>.
	Found 8-bit dynamic shift register for signal <dout<134>>.
	Found 8-bit dynamic shift register for signal <dout<135>>.
	Found 8-bit dynamic shift register for signal <dout<136>>.
	Found 8-bit dynamic shift register for signal <dout<137>>.
	Found 8-bit dynamic shift register for signal <dout<138>>.
	Found 8-bit dynamic shift register for signal <dout<139>>.
	Found 8-bit dynamic shift register for signal <dout<140>>.
	Found 8-bit dynamic shift register for signal <dout<141>>.
	Found 8-bit dynamic shift register for signal <dout<142>>.
	Found 8-bit dynamic shift register for signal <dout<143>>.
	Found 8-bit dynamic shift register for signal <dout<144>>.
	Found 8-bit dynamic shift register for signal <dout<145>>.
	Found 8-bit dynamic shift register for signal <dout<146>>.
	Found 8-bit dynamic shift register for signal <dout<147>>.
	Found 8-bit dynamic shift register for signal <dout<148>>.
	Found 8-bit dynamic shift register for signal <dout<149>>.
	Found 8-bit dynamic shift register for signal <dout<150>>.
	Found 8-bit dynamic shift register for signal <dout<151>>.
	Found 8-bit dynamic shift register for signal <dout<152>>.
	Found 8-bit dynamic shift register for signal <dout<153>>.
	Found 8-bit dynamic shift register for signal <dout<154>>.
	Found 8-bit dynamic shift register for signal <dout<155>>.
	Found 8-bit dynamic shift register for signal <dout<156>>.
	Found 8-bit dynamic shift register for signal <dout<157>>.
	Found 8-bit dynamic shift register for signal <dout<158>>.
	Found 8-bit dynamic shift register for signal <dout<159>>.
	Found 8-bit dynamic shift register for signal <dout<160>>.
	Found 8-bit dynamic shift register for signal <dout<161>>.
	Found 8-bit dynamic shift register for signal <dout<162>>.
	Found 8-bit dynamic shift register for signal <dout<163>>.
	Found 8-bit dynamic shift register for signal <dout<164>>.
	Found 8-bit dynamic shift register for signal <dout<165>>.
	Found 8-bit dynamic shift register for signal <dout<166>>.
	Found 8-bit dynamic shift register for signal <dout<167>>.
	Found 8-bit dynamic shift register for signal <dout<168>>.
	Found 8-bit dynamic shift register for signal <dout<169>>.
	Found 8-bit dynamic shift register for signal <dout<170>>.
	Found 8-bit dynamic shift register for signal <dout<171>>.
	Found 8-bit dynamic shift register for signal <dout<172>>.
	Found 8-bit dynamic shift register for signal <dout<173>>.
	Found 8-bit dynamic shift register for signal <dout<174>>.
	Found 8-bit dynamic shift register for signal <dout<175>>.
	Found 8-bit dynamic shift register for signal <dout<176>>.
	Found 8-bit dynamic shift register for signal <dout<177>>.
	Found 8-bit dynamic shift register for signal <dout<178>>.
	Found 8-bit dynamic shift register for signal <dout<179>>.
	Found 8-bit dynamic shift register for signal <dout<180>>.
	Found 8-bit dynamic shift register for signal <dout<181>>.
	Found 8-bit dynamic shift register for signal <dout<182>>.
	Found 8-bit dynamic shift register for signal <dout<183>>.
	Found 8-bit dynamic shift register for signal <dout<184>>.
	Found 8-bit dynamic shift register for signal <dout<185>>.
	Found 8-bit dynamic shift register for signal <dout<186>>.
	Found 8-bit dynamic shift register for signal <dout<187>>.
	Found 8-bit dynamic shift register for signal <dout<188>>.
	Found 8-bit dynamic shift register for signal <dout<189>>.
	Found 8-bit dynamic shift register for signal <dout<190>>.
	Found 8-bit dynamic shift register for signal <dout<191>>.
	Found 8-bit dynamic shift register for signal <dout<192>>.
	Found 8-bit dynamic shift register for signal <dout<193>>.
	Found 8-bit dynamic shift register for signal <dout<194>>.
	Found 8-bit dynamic shift register for signal <dout<195>>.
	Found 8-bit dynamic shift register for signal <dout<196>>.
	Found 8-bit dynamic shift register for signal <dout<197>>.
	Found 8-bit dynamic shift register for signal <dout<198>>.
	Found 8-bit dynamic shift register for signal <dout<199>>.
	Found 8-bit dynamic shift register for signal <dout<200>>.
	Found 8-bit dynamic shift register for signal <dout<201>>.
	Found 8-bit dynamic shift register for signal <dout<202>>.
	Found 8-bit dynamic shift register for signal <dout<203>>.
	Found 8-bit dynamic shift register for signal <dout<204>>.
	Found 8-bit dynamic shift register for signal <dout<205>>.
	Found 8-bit dynamic shift register for signal <dout<206>>.
	Found 8-bit dynamic shift register for signal <dout<207>>.
	Found 8-bit dynamic shift register for signal <dout<208>>.
	Found 8-bit dynamic shift register for signal <dout<209>>.
	Found 8-bit dynamic shift register for signal <dout<210>>.
	Found 8-bit dynamic shift register for signal <dout<211>>.
	Found 8-bit dynamic shift register for signal <dout<212>>.
	Found 8-bit dynamic shift register for signal <dout<213>>.
	Found 8-bit dynamic shift register for signal <dout<214>>.
	Found 8-bit dynamic shift register for signal <dout<215>>.
	Found 8-bit dynamic shift register for signal <dout<216>>.
	Found 8-bit dynamic shift register for signal <dout<217>>.
	Found 8-bit dynamic shift register for signal <dout<218>>.
	Found 8-bit dynamic shift register for signal <dout<219>>.
	Found 8-bit dynamic shift register for signal <dout<220>>.
	Found 8-bit dynamic shift register for signal <dout<221>>.
	Found 8-bit dynamic shift register for signal <dout<222>>.
	Found 8-bit dynamic shift register for signal <dout<223>>.
	Found 8-bit dynamic shift register for signal <dout<224>>.
	Found 8-bit dynamic shift register for signal <dout<225>>.
	Found 8-bit dynamic shift register for signal <dout<226>>.
	Found 8-bit dynamic shift register for signal <dout<227>>.
	Found 8-bit dynamic shift register for signal <dout<228>>.
	Found 8-bit dynamic shift register for signal <dout<229>>.
	Found 8-bit dynamic shift register for signal <dout<230>>.
	Found 8-bit dynamic shift register for signal <dout<231>>.
	Found 8-bit dynamic shift register for signal <dout<232>>.
	Found 8-bit dynamic shift register for signal <dout<233>>.
	Found 8-bit dynamic shift register for signal <dout<234>>.
	Found 8-bit dynamic shift register for signal <dout<235>>.
	Found 8-bit dynamic shift register for signal <dout<236>>.
	Found 8-bit dynamic shift register for signal <dout<237>>.
	Found 8-bit dynamic shift register for signal <dout<238>>.
	Found 8-bit dynamic shift register for signal <dout<239>>.
	Found 8-bit dynamic shift register for signal <dout<240>>.
	Found 8-bit dynamic shift register for signal <dout<241>>.
	Found 8-bit dynamic shift register for signal <dout<242>>.
	Found 8-bit dynamic shift register for signal <dout<243>>.
	Found 8-bit dynamic shift register for signal <dout<244>>.
	Found 8-bit dynamic shift register for signal <dout<245>>.
	Found 8-bit dynamic shift register for signal <dout<246>>.
	Found 8-bit dynamic shift register for signal <dout<247>>.
	Found 8-bit dynamic shift register for signal <dout<248>>.
	Found 8-bit dynamic shift register for signal <dout<249>>.
	Found 8-bit dynamic shift register for signal <dout<250>>.
	Found 8-bit dynamic shift register for signal <dout<251>>.
	Found 8-bit dynamic shift register for signal <dout<252>>.
	Found 8-bit dynamic shift register for signal <dout<253>>.
	Found 8-bit dynamic shift register for signal <dout<254>>.
	Found 8-bit dynamic shift register for signal <dout<255>>.
	Found 8-bit dynamic shift register for signal <dout<256>>.
	Found 8-bit dynamic shift register for signal <dout<257>>.
	Found 8-bit dynamic shift register for signal <dout<258>>.
	Found 8-bit dynamic shift register for signal <dout<259>>.
	Found 8-bit dynamic shift register for signal <dout<260>>.
	Found 8-bit dynamic shift register for signal <dout<261>>.
	Found 8-bit dynamic shift register for signal <dout<262>>.
	Found 8-bit dynamic shift register for signal <dout<263>>.
	Found 8-bit dynamic shift register for signal <dout<264>>.
	Found 8-bit dynamic shift register for signal <dout<265>>.
	Found 8-bit dynamic shift register for signal <dout<266>>.
	Found 8-bit dynamic shift register for signal <dout<267>>.
	Found 8-bit dynamic shift register for signal <dout<268>>.
	Found 8-bit dynamic shift register for signal <dout<269>>.
	Found 8-bit dynamic shift register for signal <dout<270>>.
	Found 8-bit dynamic shift register for signal <dout<271>>.
	Found 8-bit dynamic shift register for signal <dout<272>>.
	Found 8-bit dynamic shift register for signal <dout<273>>.
	Found 8-bit dynamic shift register for signal <dout<274>>.
	Found 8-bit dynamic shift register for signal <dout<275>>.
	Found 8-bit dynamic shift register for signal <dout<276>>.
	Found 8-bit dynamic shift register for signal <dout<277>>.
	Found 8-bit dynamic shift register for signal <dout<278>>.
	Found 8-bit dynamic shift register for signal <dout<279>>.
	Found 8-bit dynamic shift register for signal <dout<280>>.
	Found 8-bit dynamic shift register for signal <dout<281>>.
	Found 8-bit dynamic shift register for signal <dout<282>>.
	Found 8-bit dynamic shift register for signal <dout<283>>.
	Found 8-bit dynamic shift register for signal <dout<284>>.
	Found 8-bit dynamic shift register for signal <dout<285>>.
	Found 8-bit dynamic shift register for signal <dout<286>>.
	Found 8-bit dynamic shift register for signal <dout<287>>.
	Found 8-bit dynamic shift register for signal <dout<288>>.
	Found 8-bit dynamic shift register for signal <dout<289>>.
	Found 8-bit dynamic shift register for signal <dout<290>>.
	Found 8-bit dynamic shift register for signal <dout<291>>.
	Found 8-bit dynamic shift register for signal <dout<292>>.
	Found 8-bit dynamic shift register for signal <dout<293>>.
	Found 8-bit dynamic shift register for signal <dout<294>>.
	Found 8-bit dynamic shift register for signal <dout<295>>.
	Found 8-bit dynamic shift register for signal <dout<296>>.
	Found 8-bit dynamic shift register for signal <dout<297>>.
	Found 8-bit dynamic shift register for signal <dout<298>>.
	Found 8-bit dynamic shift register for signal <dout<299>>.
	Found 8-bit dynamic shift register for signal <dout<300>>.
	Found 8-bit dynamic shift register for signal <dout<301>>.
	Found 8-bit dynamic shift register for signal <dout<302>>.
	Found 8-bit dynamic shift register for signal <dout<303>>.
	Found 8-bit dynamic shift register for signal <dout<304>>.
	Found 8-bit dynamic shift register for signal <dout<305>>.
	Found 8-bit dynamic shift register for signal <dout<306>>.
	Found 8-bit dynamic shift register for signal <dout<307>>.
	Found 8-bit dynamic shift register for signal <dout<308>>.
	Found 8-bit dynamic shift register for signal <dout<309>>.
	Found 8-bit dynamic shift register for signal <dout<310>>.
	Found 8-bit dynamic shift register for signal <dout<311>>.
	Found 8-bit dynamic shift register for signal <dout<312>>.
	Found 8-bit dynamic shift register for signal <dout<313>>.
	Found 8-bit dynamic shift register for signal <dout<314>>.
	Found 8-bit dynamic shift register for signal <dout<315>>.
	Found 8-bit dynamic shift register for signal <dout<316>>.
	Found 8-bit dynamic shift register for signal <dout<317>>.
	Found 8-bit dynamic shift register for signal <dout<318>>.
	Found 8-bit dynamic shift register for signal <dout<319>>.
	Found 8-bit dynamic shift register for signal <dout<320>>.
	Found 8-bit dynamic shift register for signal <dout<321>>.
	Found 8-bit dynamic shift register for signal <dout<322>>.
	Found 8-bit dynamic shift register for signal <dout<323>>.
	Found 8-bit dynamic shift register for signal <dout<324>>.
	Found 8-bit dynamic shift register for signal <dout<325>>.
	Found 8-bit dynamic shift register for signal <dout<326>>.
	Found 8-bit dynamic shift register for signal <dout<327>>.
	Found 8-bit dynamic shift register for signal <dout<328>>.
	Found 8-bit dynamic shift register for signal <dout<329>>.
	Found 8-bit dynamic shift register for signal <dout<330>>.
	Found 8-bit dynamic shift register for signal <dout<331>>.
	Found 8-bit dynamic shift register for signal <dout<332>>.
	Found 8-bit dynamic shift register for signal <dout<333>>.
	Found 8-bit dynamic shift register for signal <dout<334>>.
	Found 8-bit dynamic shift register for signal <dout<335>>.
	Found 8-bit dynamic shift register for signal <dout<336>>.
	Found 8-bit dynamic shift register for signal <dout<337>>.
	Found 8-bit dynamic shift register for signal <dout<338>>.
	Found 8-bit dynamic shift register for signal <dout<339>>.
	Found 8-bit dynamic shift register for signal <dout<340>>.
	Found 8-bit dynamic shift register for signal <dout<341>>.
	Found 8-bit dynamic shift register for signal <dout<342>>.
	Found 8-bit dynamic shift register for signal <dout<343>>.
	Found 8-bit dynamic shift register for signal <dout<344>>.
	Found 8-bit dynamic shift register for signal <dout<345>>.
	Found 8-bit dynamic shift register for signal <dout<346>>.
	Found 8-bit dynamic shift register for signal <dout<347>>.
	Found 8-bit dynamic shift register for signal <dout<348>>.
	Found 8-bit dynamic shift register for signal <dout<349>>.
	Found 8-bit dynamic shift register for signal <dout<350>>.
	Found 8-bit dynamic shift register for signal <dout<351>>.
	Found 8-bit dynamic shift register for signal <dout<352>>.
	Found 8-bit dynamic shift register for signal <dout<353>>.
	Found 8-bit dynamic shift register for signal <dout<354>>.
	Found 8-bit dynamic shift register for signal <dout<355>>.
	Found 8-bit dynamic shift register for signal <dout<356>>.
	Found 8-bit dynamic shift register for signal <dout<357>>.
	Found 8-bit dynamic shift register for signal <dout<358>>.
	Found 8-bit dynamic shift register for signal <dout<359>>.
	Found 8-bit dynamic shift register for signal <dout<360>>.
	Found 8-bit dynamic shift register for signal <dout<361>>.
	Found 8-bit dynamic shift register for signal <dout<362>>.
	Found 8-bit dynamic shift register for signal <dout<363>>.
	Found 8-bit dynamic shift register for signal <dout<364>>.
	Found 8-bit dynamic shift register for signal <dout<365>>.
	Found 8-bit dynamic shift register for signal <dout<366>>.
	Found 8-bit dynamic shift register for signal <dout<367>>.
	Found 8-bit dynamic shift register for signal <dout<368>>.
	Found 8-bit dynamic shift register for signal <dout<369>>.
	Found 8-bit dynamic shift register for signal <dout<370>>.
	Found 8-bit dynamic shift register for signal <dout<371>>.
	Found 8-bit dynamic shift register for signal <dout<372>>.
	Found 8-bit dynamic shift register for signal <dout<373>>.
	Found 8-bit dynamic shift register for signal <dout<374>>.
	Found 8-bit dynamic shift register for signal <dout<375>>.
	Found 8-bit dynamic shift register for signal <dout<376>>.
	Found 8-bit dynamic shift register for signal <dout<377>>.
	Found 8-bit dynamic shift register for signal <dout<378>>.
	Found 8-bit dynamic shift register for signal <dout<379>>.
	Found 8-bit dynamic shift register for signal <dout<380>>.
	Found 8-bit dynamic shift register for signal <dout<381>>.
	Found 8-bit dynamic shift register for signal <dout<382>>.
	Found 8-bit dynamic shift register for signal <dout<383>>.
	Found 8-bit dynamic shift register for signal <dout<384>>.
	Found 8-bit dynamic shift register for signal <dout<385>>.
	Found 8-bit dynamic shift register for signal <dout<386>>.
	Found 8-bit dynamic shift register for signal <dout<387>>.
	Found 8-bit dynamic shift register for signal <dout<388>>.
	Found 8-bit dynamic shift register for signal <dout<389>>.
	Found 8-bit dynamic shift register for signal <dout<390>>.
	Found 8-bit dynamic shift register for signal <dout<391>>.
	Found 8-bit dynamic shift register for signal <dout<392>>.
	Found 8-bit dynamic shift register for signal <dout<393>>.
	Found 8-bit dynamic shift register for signal <dout<394>>.
	Found 8-bit dynamic shift register for signal <dout<395>>.
	Found 8-bit dynamic shift register for signal <dout<396>>.
	Found 8-bit dynamic shift register for signal <dout<397>>.
	Found 8-bit dynamic shift register for signal <dout<398>>.
	Found 8-bit dynamic shift register for signal <dout<399>>.
	Found 8-bit dynamic shift register for signal <dout<400>>.
	Found 8-bit dynamic shift register for signal <dout<401>>.
	Found 8-bit dynamic shift register for signal <dout<402>>.
	Found 8-bit dynamic shift register for signal <dout<403>>.
	Found 8-bit dynamic shift register for signal <dout<404>>.
	Found 8-bit dynamic shift register for signal <dout<405>>.
	Found 8-bit dynamic shift register for signal <dout<406>>.
	Found 8-bit dynamic shift register for signal <dout<407>>.
	Found 8-bit dynamic shift register for signal <dout<408>>.
	Found 8-bit dynamic shift register for signal <dout<409>>.
	Found 8-bit dynamic shift register for signal <dout<410>>.
	Found 8-bit dynamic shift register for signal <dout<411>>.
	Found 8-bit dynamic shift register for signal <dout<412>>.
	Found 8-bit dynamic shift register for signal <dout<413>>.
	Found 8-bit dynamic shift register for signal <dout<414>>.
	Found 8-bit dynamic shift register for signal <dout<415>>.
	Found 8-bit dynamic shift register for signal <dout<416>>.
	Found 8-bit dynamic shift register for signal <dout<417>>.
	Found 8-bit dynamic shift register for signal <dout<418>>.
	Found 8-bit dynamic shift register for signal <dout<419>>.
	Found 8-bit dynamic shift register for signal <dout<420>>.
	Found 8-bit dynamic shift register for signal <dout<421>>.
	Found 8-bit dynamic shift register for signal <dout<422>>.
	Found 8-bit dynamic shift register for signal <dout<423>>.
	Found 8-bit dynamic shift register for signal <dout<424>>.
	Found 8-bit dynamic shift register for signal <dout<425>>.
	Found 8-bit dynamic shift register for signal <dout<426>>.
	Found 8-bit dynamic shift register for signal <dout<427>>.
	Found 8-bit dynamic shift register for signal <dout<428>>.
	Found 8-bit dynamic shift register for signal <dout<429>>.
	Found 8-bit dynamic shift register for signal <dout<430>>.
	Found 8-bit dynamic shift register for signal <dout<431>>.
	Found 8-bit dynamic shift register for signal <dout<432>>.
	Found 8-bit dynamic shift register for signal <dout<433>>.
	Found 8-bit dynamic shift register for signal <dout<434>>.
	Found 8-bit dynamic shift register for signal <dout<435>>.
	Found 8-bit dynamic shift register for signal <dout<436>>.
	Found 8-bit dynamic shift register for signal <dout<437>>.
	Found 8-bit dynamic shift register for signal <dout<438>>.
	Found 8-bit dynamic shift register for signal <dout<439>>.
	Found 8-bit dynamic shift register for signal <dout<440>>.
	Found 8-bit dynamic shift register for signal <dout<441>>.
	Found 8-bit dynamic shift register for signal <dout<442>>.
	Found 8-bit dynamic shift register for signal <dout<443>>.
	Found 8-bit dynamic shift register for signal <dout<444>>.
	Found 8-bit dynamic shift register for signal <dout<445>>.
	Found 8-bit dynamic shift register for signal <dout<446>>.
	Found 8-bit dynamic shift register for signal <dout<447>>.
	Found 8-bit dynamic shift register for signal <dout<448>>.
	Found 8-bit dynamic shift register for signal <dout<449>>.
	Found 8-bit dynamic shift register for signal <dout<450>>.
	Found 8-bit dynamic shift register for signal <dout<451>>.
	Found 8-bit dynamic shift register for signal <dout<452>>.
	Found 8-bit dynamic shift register for signal <dout<453>>.
	Found 8-bit dynamic shift register for signal <dout<454>>.
	Found 8-bit dynamic shift register for signal <dout<455>>.
	Found 8-bit dynamic shift register for signal <dout<456>>.
	Found 8-bit dynamic shift register for signal <dout<457>>.
	Found 8-bit dynamic shift register for signal <dout<458>>.
	Found 8-bit dynamic shift register for signal <dout<459>>.
	Found 8-bit dynamic shift register for signal <dout<460>>.
	Found 8-bit dynamic shift register for signal <dout<461>>.
	Found 8-bit dynamic shift register for signal <dout<462>>.
	Found 8-bit dynamic shift register for signal <dout<463>>.
	Found 8-bit dynamic shift register for signal <dout<464>>.
	Found 8-bit dynamic shift register for signal <dout<465>>.
	Found 8-bit dynamic shift register for signal <dout<466>>.
	Found 8-bit dynamic shift register for signal <dout<467>>.
	Found 8-bit dynamic shift register for signal <dout<468>>.
	Found 8-bit dynamic shift register for signal <dout<469>>.
	Found 8-bit dynamic shift register for signal <dout<470>>.
	Found 8-bit dynamic shift register for signal <dout<471>>.
	Found 8-bit dynamic shift register for signal <dout<472>>.
	Found 8-bit dynamic shift register for signal <dout<473>>.
	Found 8-bit dynamic shift register for signal <dout<474>>.
	Found 8-bit dynamic shift register for signal <dout<475>>.
	Found 8-bit dynamic shift register for signal <dout<476>>.
	Found 8-bit dynamic shift register for signal <dout<477>>.
	Found 8-bit dynamic shift register for signal <dout<478>>.
	Found 8-bit dynamic shift register for signal <dout<479>>.
	Found 8-bit dynamic shift register for signal <dout<480>>.
	Found 8-bit dynamic shift register for signal <dout<481>>.
	Found 8-bit dynamic shift register for signal <dout<482>>.
	Found 8-bit dynamic shift register for signal <dout<483>>.
	Found 8-bit dynamic shift register for signal <dout<484>>.
	Found 8-bit dynamic shift register for signal <dout<485>>.
	Found 8-bit dynamic shift register for signal <dout<486>>.
	Found 8-bit dynamic shift register for signal <dout<487>>.
	Found 8-bit dynamic shift register for signal <dout<488>>.
	Found 8-bit dynamic shift register for signal <dout<489>>.
	Found 8-bit dynamic shift register for signal <dout<490>>.
	Found 8-bit dynamic shift register for signal <dout<491>>.
	Found 8-bit dynamic shift register for signal <dout<492>>.
	Found 8-bit dynamic shift register for signal <dout<493>>.
	Found 8-bit dynamic shift register for signal <dout<494>>.
	Found 8-bit dynamic shift register for signal <dout<495>>.
	Found 8-bit dynamic shift register for signal <dout<496>>.
	Found 8-bit dynamic shift register for signal <dout<497>>.
	Found 8-bit dynamic shift register for signal <dout<498>>.
	Found 8-bit dynamic shift register for signal <dout<499>>.
	Found 8-bit dynamic shift register for signal <dout<500>>.
	Found 8-bit dynamic shift register for signal <dout<501>>.
	Found 8-bit dynamic shift register for signal <dout<502>>.
	Found 8-bit dynamic shift register for signal <dout<503>>.
	Found 8-bit dynamic shift register for signal <dout<504>>.
	Found 8-bit dynamic shift register for signal <dout<505>>.
	Found 8-bit dynamic shift register for signal <dout<506>>.
	Found 8-bit dynamic shift register for signal <dout<507>>.
	Found 8-bit dynamic shift register for signal <dout<508>>.
	Found 8-bit dynamic shift register for signal <dout<509>>.
	Found 8-bit dynamic shift register for signal <dout<510>>.
	Found 8-bit dynamic shift register for signal <dout<511>>.
	Found 8-bit dynamic shift register for signal <dout<512>>.
	Found 8-bit dynamic shift register for signal <dout<513>>.
	Found 8-bit dynamic shift register for signal <dout<514>>.
	Found 8-bit dynamic shift register for signal <dout<515>>.
	Found 8-bit dynamic shift register for signal <dout<516>>.
	Found 8-bit dynamic shift register for signal <dout<517>>.
	Found 8-bit dynamic shift register for signal <dout<518>>.
	Found 8-bit dynamic shift register for signal <dout<519>>.
	Found 8-bit dynamic shift register for signal <dout<520>>.
	Found 8-bit dynamic shift register for signal <dout<521>>.
	Found 8-bit dynamic shift register for signal <dout<522>>.
	Found 8-bit dynamic shift register for signal <dout<523>>.
	Found 8-bit dynamic shift register for signal <dout<524>>.
	Found 8-bit dynamic shift register for signal <dout<525>>.
	Found 8-bit dynamic shift register for signal <dout<526>>.
	Found 8-bit dynamic shift register for signal <dout<527>>.
	Found 8-bit dynamic shift register for signal <dout<528>>.
	Found 8-bit dynamic shift register for signal <dout<529>>.
	Found 8-bit dynamic shift register for signal <dout<530>>.
	Found 8-bit dynamic shift register for signal <dout<531>>.
	Found 8-bit dynamic shift register for signal <dout<532>>.
	Found 8-bit dynamic shift register for signal <dout<533>>.
	Found 8-bit dynamic shift register for signal <dout<534>>.
	Found 8-bit dynamic shift register for signal <dout<535>>.
	Found 8-bit dynamic shift register for signal <dout<536>>.
	Found 8-bit dynamic shift register for signal <dout<537>>.
	Found 8-bit dynamic shift register for signal <dout<538>>.
	Found 8-bit dynamic shift register for signal <dout<539>>.
	Found 8-bit dynamic shift register for signal <dout<540>>.
	Found 8-bit dynamic shift register for signal <dout<541>>.
	Found 8-bit dynamic shift register for signal <dout<542>>.
	Found 8-bit dynamic shift register for signal <dout<543>>.
	Found 8-bit dynamic shift register for signal <dout<544>>.
	Found 8-bit dynamic shift register for signal <dout<545>>.
	Found 8-bit dynamic shift register for signal <dout<546>>.
	Found 8-bit dynamic shift register for signal <dout<547>>.
	Found 8-bit dynamic shift register for signal <dout<548>>.
	Found 8-bit dynamic shift register for signal <dout<549>>.
	Found 8-bit dynamic shift register for signal <dout<550>>.
	Found 8-bit dynamic shift register for signal <dout<551>>.
	Found 8-bit dynamic shift register for signal <dout<552>>.
	Found 8-bit dynamic shift register for signal <dout<553>>.
	Found 8-bit dynamic shift register for signal <dout<554>>.
	Found 8-bit dynamic shift register for signal <dout<555>>.
	Found 8-bit dynamic shift register for signal <dout<556>>.
	Found 8-bit dynamic shift register for signal <dout<557>>.
	Found 8-bit dynamic shift register for signal <dout<558>>.
	Found 8-bit dynamic shift register for signal <dout<559>>.
	Found 8-bit dynamic shift register for signal <dout<560>>.
	Found 8-bit dynamic shift register for signal <dout<561>>.
	Found 8-bit dynamic shift register for signal <dout<562>>.
	Found 8-bit dynamic shift register for signal <dout<563>>.
	Found 8-bit dynamic shift register for signal <dout<564>>.
	Found 8-bit dynamic shift register for signal <dout<565>>.
	Found 8-bit dynamic shift register for signal <dout<566>>.
	Found 8-bit dynamic shift register for signal <dout<567>>.
	Found 8-bit dynamic shift register for signal <dout<568>>.
	Found 8-bit dynamic shift register for signal <dout<569>>.
	Found 8-bit dynamic shift register for signal <dout<570>>.
	Found 8-bit dynamic shift register for signal <dout<571>>.
	Found 8-bit dynamic shift register for signal <dout<572>>.
	Found 8-bit dynamic shift register for signal <dout<573>>.
	Found 8-bit dynamic shift register for signal <dout<574>>.
	Found 8-bit dynamic shift register for signal <dout<575>>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_2>.
	Found 4-bit dynamic shift register for signal <dout<0>>.
	Found 4-bit dynamic shift register for signal <dout<1>>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_3>.
	Found 32-bit dynamic shift register for signal <dout<0>>.
	Found 32-bit dynamic shift register for signal <dout<1>>.
	Found 32-bit dynamic shift register for signal <dout<2>>.
	Found 32-bit dynamic shift register for signal <dout<3>>.
	Found 32-bit dynamic shift register for signal <dout<4>>.
	Found 32-bit dynamic shift register for signal <dout<5>>.
	Found 32-bit dynamic shift register for signal <dout<6>>.
	Found 32-bit dynamic shift register for signal <dout<7>>.
	Found 32-bit dynamic shift register for signal <dout<8>>.
	Found 32-bit dynamic shift register for signal <dout<9>>.
	Found 32-bit dynamic shift register for signal <dout<10>>.
	Found 32-bit dynamic shift register for signal <dout<11>>.
	Found 32-bit dynamic shift register for signal <dout<12>>.
	Found 32-bit dynamic shift register for signal <dout<13>>.
	Found 32-bit dynamic shift register for signal <dout<14>>.
	Found 32-bit dynamic shift register for signal <dout<15>>.
	Found 32-bit dynamic shift register for signal <dout<16>>.
	Found 32-bit dynamic shift register for signal <dout<17>>.
	Found 32-bit dynamic shift register for signal <dout<18>>.
	Found 32-bit dynamic shift register for signal <dout<19>>.
	Found 32-bit dynamic shift register for signal <dout<20>>.
	Found 32-bit dynamic shift register for signal <dout<21>>.
	Found 32-bit dynamic shift register for signal <dout<22>>.
	Found 32-bit dynamic shift register for signal <dout<23>>.
	Found 32-bit dynamic shift register for signal <dout<24>>.
	Found 32-bit dynamic shift register for signal <dout<25>>.
	Found 32-bit dynamic shift register for signal <dout<26>>.
	Found 32-bit dynamic shift register for signal <dout<27>>.
	Found 32-bit dynamic shift register for signal <dout<28>>.
	Found 32-bit dynamic shift register for signal <dout<29>>.
	Found 32-bit dynamic shift register for signal <dout<30>>.
	Found 32-bit dynamic shift register for signal <dout<31>>.
	Found 32-bit dynamic shift register for signal <dout<32>>.
	Found 32-bit dynamic shift register for signal <dout<33>>.
	Found 32-bit dynamic shift register for signal <dout<34>>.
	Found 32-bit dynamic shift register for signal <dout<35>>.
	Found 32-bit dynamic shift register for signal <dout<36>>.
	Found 32-bit dynamic shift register for signal <dout<37>>.
	Found 32-bit dynamic shift register for signal <dout<38>>.
	Found 32-bit dynamic shift register for signal <dout<39>>.
	Found 32-bit dynamic shift register for signal <dout<40>>.
	Found 32-bit dynamic shift register for signal <dout<41>>.
	Found 32-bit dynamic shift register for signal <dout<42>>.
	Found 32-bit dynamic shift register for signal <dout<43>>.
	Found 32-bit dynamic shift register for signal <dout<44>>.
	Found 32-bit dynamic shift register for signal <dout<45>>.
	Found 32-bit dynamic shift register for signal <dout<46>>.
	Found 32-bit dynamic shift register for signal <dout<47>>.
	Found 32-bit dynamic shift register for signal <dout<48>>.
	Found 32-bit dynamic shift register for signal <dout<49>>.
	Found 32-bit dynamic shift register for signal <dout<50>>.
	Found 32-bit dynamic shift register for signal <dout<51>>.
	Found 32-bit dynamic shift register for signal <dout<52>>.
	Found 32-bit dynamic shift register for signal <dout<53>>.
	Found 32-bit dynamic shift register for signal <dout<54>>.
	Found 32-bit dynamic shift register for signal <dout<55>>.
	Found 32-bit dynamic shift register for signal <dout<56>>.
	Found 32-bit dynamic shift register for signal <dout<57>>.
	Found 32-bit dynamic shift register for signal <dout<58>>.
	Found 32-bit dynamic shift register for signal <dout<59>>.
	Found 32-bit dynamic shift register for signal <dout<60>>.
	Found 32-bit dynamic shift register for signal <dout<61>>.
	Found 32-bit dynamic shift register for signal <dout<62>>.
	Found 32-bit dynamic shift register for signal <dout<63>>.
	Found 32-bit dynamic shift register for signal <dout<64>>.
	Found 32-bit dynamic shift register for signal <dout<65>>.
	Found 32-bit dynamic shift register for signal <dout<66>>.
	Found 32-bit dynamic shift register for signal <dout<67>>.
	Found 32-bit dynamic shift register for signal <dout<68>>.
	Found 32-bit dynamic shift register for signal <dout<69>>.
	Found 32-bit dynamic shift register for signal <dout<70>>.
	Found 32-bit dynamic shift register for signal <dout<71>>.
	Found 32-bit dynamic shift register for signal <dout<72>>.
	Found 32-bit dynamic shift register for signal <dout<73>>.
	Found 32-bit dynamic shift register for signal <dout<74>>.
	Found 32-bit dynamic shift register for signal <dout<75>>.
	Found 32-bit dynamic shift register for signal <dout<76>>.
	Found 32-bit dynamic shift register for signal <dout<77>>.
	Found 32-bit dynamic shift register for signal <dout<78>>.
	Found 32-bit dynamic shift register for signal <dout<79>>.
	Found 32-bit dynamic shift register for signal <dout<80>>.
	Found 32-bit dynamic shift register for signal <dout<81>>.
	Found 32-bit dynamic shift register for signal <dout<82>>.
	Found 32-bit dynamic shift register for signal <dout<83>>.
	Found 32-bit dynamic shift register for signal <dout<84>>.
	Found 32-bit dynamic shift register for signal <dout<85>>.
	Found 32-bit dynamic shift register for signal <dout<86>>.
	Found 32-bit dynamic shift register for signal <dout<87>>.
	Found 32-bit dynamic shift register for signal <dout<88>>.
	Found 32-bit dynamic shift register for signal <dout<89>>.
	Found 32-bit dynamic shift register for signal <dout<90>>.
	Found 32-bit dynamic shift register for signal <dout<91>>.
	Found 32-bit dynamic shift register for signal <dout<92>>.
	Found 32-bit dynamic shift register for signal <dout<93>>.
	Found 32-bit dynamic shift register for signal <dout<94>>.
	Found 32-bit dynamic shift register for signal <dout<95>>.
	Found 32-bit dynamic shift register for signal <dout<96>>.
	Found 32-bit dynamic shift register for signal <dout<97>>.
	Found 32-bit dynamic shift register for signal <dout<98>>.
	Found 32-bit dynamic shift register for signal <dout<99>>.
	Found 32-bit dynamic shift register for signal <dout<100>>.
	Found 32-bit dynamic shift register for signal <dout<101>>.
	Found 32-bit dynamic shift register for signal <dout<102>>.
	Found 32-bit dynamic shift register for signal <dout<103>>.
	Found 32-bit dynamic shift register for signal <dout<104>>.
	Found 32-bit dynamic shift register for signal <dout<105>>.
	Found 32-bit dynamic shift register for signal <dout<106>>.
	Found 32-bit dynamic shift register for signal <dout<107>>.
	Found 32-bit dynamic shift register for signal <dout<108>>.
	Found 32-bit dynamic shift register for signal <dout<109>>.
	Found 32-bit dynamic shift register for signal <dout<110>>.
	Found 32-bit dynamic shift register for signal <dout<111>>.
	Found 32-bit dynamic shift register for signal <dout<112>>.
	Found 32-bit dynamic shift register for signal <dout<113>>.
	Found 32-bit dynamic shift register for signal <dout<114>>.
	Found 32-bit dynamic shift register for signal <dout<115>>.
	Found 32-bit dynamic shift register for signal <dout<116>>.
	Found 32-bit dynamic shift register for signal <dout<117>>.
	Found 32-bit dynamic shift register for signal <dout<118>>.
	Found 32-bit dynamic shift register for signal <dout<119>>.
	Found 32-bit dynamic shift register for signal <dout<120>>.
	Found 32-bit dynamic shift register for signal <dout<121>>.
	Found 32-bit dynamic shift register for signal <dout<122>>.
	Found 32-bit dynamic shift register for signal <dout<123>>.
	Found 32-bit dynamic shift register for signal <dout<124>>.
	Found 32-bit dynamic shift register for signal <dout<125>>.
	Found 32-bit dynamic shift register for signal <dout<126>>.
	Found 32-bit dynamic shift register for signal <dout<127>>.
	Found 32-bit dynamic shift register for signal <dout<128>>.
	Found 32-bit dynamic shift register for signal <dout<129>>.
	Found 32-bit dynamic shift register for signal <dout<130>>.
	Found 32-bit dynamic shift register for signal <dout<131>>.
	Found 32-bit dynamic shift register for signal <dout<132>>.
	Found 32-bit dynamic shift register for signal <dout<133>>.
	Found 32-bit dynamic shift register for signal <dout<134>>.
	Found 32-bit dynamic shift register for signal <dout<135>>.
	Found 32-bit dynamic shift register for signal <dout<136>>.
	Found 32-bit dynamic shift register for signal <dout<137>>.
	Found 32-bit dynamic shift register for signal <dout<138>>.
	Found 32-bit dynamic shift register for signal <dout<139>>.
	Found 32-bit dynamic shift register for signal <dout<140>>.
	Found 32-bit dynamic shift register for signal <dout<141>>.
	Found 32-bit dynamic shift register for signal <dout<142>>.
	Found 32-bit dynamic shift register for signal <dout<143>>.
	Found 32-bit dynamic shift register for signal <dout<144>>.
	Found 32-bit dynamic shift register for signal <dout<145>>.
	Found 32-bit dynamic shift register for signal <dout<146>>.
	Found 32-bit dynamic shift register for signal <dout<147>>.
	Found 32-bit dynamic shift register for signal <dout<148>>.
	Found 32-bit dynamic shift register for signal <dout<149>>.
	Found 32-bit dynamic shift register for signal <dout<150>>.
	Found 32-bit dynamic shift register for signal <dout<151>>.
	Found 32-bit dynamic shift register for signal <dout<152>>.
	Found 32-bit dynamic shift register for signal <dout<153>>.
	Found 32-bit dynamic shift register for signal <dout<154>>.
	Found 32-bit dynamic shift register for signal <dout<155>>.
	Found 32-bit dynamic shift register for signal <dout<156>>.
	Found 32-bit dynamic shift register for signal <dout<157>>.
	Found 32-bit dynamic shift register for signal <dout<158>>.
	Found 32-bit dynamic shift register for signal <dout<159>>.
	Found 32-bit dynamic shift register for signal <dout<160>>.
	Found 32-bit dynamic shift register for signal <dout<161>>.
	Found 32-bit dynamic shift register for signal <dout<162>>.
	Found 32-bit dynamic shift register for signal <dout<163>>.
	Found 32-bit dynamic shift register for signal <dout<164>>.
	Found 32-bit dynamic shift register for signal <dout<165>>.
	Found 32-bit dynamic shift register for signal <dout<166>>.
	Found 32-bit dynamic shift register for signal <dout<167>>.
	Found 32-bit dynamic shift register for signal <dout<168>>.
	Found 32-bit dynamic shift register for signal <dout<169>>.
	Found 32-bit dynamic shift register for signal <dout<170>>.
	Found 32-bit dynamic shift register for signal <dout<171>>.
	Found 32-bit dynamic shift register for signal <dout<172>>.
	Found 32-bit dynamic shift register for signal <dout<173>>.
	Found 32-bit dynamic shift register for signal <dout<174>>.
	Found 32-bit dynamic shift register for signal <dout<175>>.
	Found 32-bit dynamic shift register for signal <dout<176>>.
	Found 32-bit dynamic shift register for signal <dout<177>>.
	Found 32-bit dynamic shift register for signal <dout<178>>.
	Found 32-bit dynamic shift register for signal <dout<179>>.
	Found 32-bit dynamic shift register for signal <dout<180>>.
	Found 32-bit dynamic shift register for signal <dout<181>>.
	Found 32-bit dynamic shift register for signal <dout<182>>.
	Found 32-bit dynamic shift register for signal <dout<183>>.
	Found 32-bit dynamic shift register for signal <dout<184>>.
	Found 32-bit dynamic shift register for signal <dout<185>>.
	Found 32-bit dynamic shift register for signal <dout<186>>.
	Found 32-bit dynamic shift register for signal <dout<187>>.
	Found 32-bit dynamic shift register for signal <dout<188>>.
	Found 32-bit dynamic shift register for signal <dout<189>>.
	Found 32-bit dynamic shift register for signal <dout<190>>.
	Found 32-bit dynamic shift register for signal <dout<191>>.
	Found 32-bit dynamic shift register for signal <dout<192>>.
	Found 32-bit dynamic shift register for signal <dout<193>>.
	Found 32-bit dynamic shift register for signal <dout<194>>.
	Found 32-bit dynamic shift register for signal <dout<195>>.
	Found 32-bit dynamic shift register for signal <dout<196>>.
	Found 32-bit dynamic shift register for signal <dout<197>>.
	Found 32-bit dynamic shift register for signal <dout<198>>.
	Found 32-bit dynamic shift register for signal <dout<199>>.
	Found 32-bit dynamic shift register for signal <dout<200>>.
	Found 32-bit dynamic shift register for signal <dout<201>>.
	Found 32-bit dynamic shift register for signal <dout<202>>.
	Found 32-bit dynamic shift register for signal <dout<203>>.
	Found 32-bit dynamic shift register for signal <dout<204>>.
	Found 32-bit dynamic shift register for signal <dout<205>>.
	Found 32-bit dynamic shift register for signal <dout<206>>.
	Found 32-bit dynamic shift register for signal <dout<207>>.
	Found 32-bit dynamic shift register for signal <dout<208>>.
	Found 32-bit dynamic shift register for signal <dout<209>>.
	Found 32-bit dynamic shift register for signal <dout<210>>.
	Found 32-bit dynamic shift register for signal <dout<211>>.
	Found 32-bit dynamic shift register for signal <dout<212>>.
	Found 32-bit dynamic shift register for signal <dout<213>>.
	Found 32-bit dynamic shift register for signal <dout<214>>.
	Found 32-bit dynamic shift register for signal <dout<215>>.
	Found 32-bit dynamic shift register for signal <dout<216>>.
	Found 32-bit dynamic shift register for signal <dout<217>>.
	Found 32-bit dynamic shift register for signal <dout<218>>.
	Found 32-bit dynamic shift register for signal <dout<219>>.
	Found 32-bit dynamic shift register for signal <dout<220>>.
	Found 32-bit dynamic shift register for signal <dout<221>>.
	Found 32-bit dynamic shift register for signal <dout<222>>.
	Found 32-bit dynamic shift register for signal <dout<223>>.
	Found 32-bit dynamic shift register for signal <dout<224>>.
	Found 32-bit dynamic shift register for signal <dout<225>>.
	Found 32-bit dynamic shift register for signal <dout<226>>.
	Found 32-bit dynamic shift register for signal <dout<227>>.
	Found 32-bit dynamic shift register for signal <dout<228>>.
	Found 32-bit dynamic shift register for signal <dout<229>>.
	Found 32-bit dynamic shift register for signal <dout<230>>.
	Found 32-bit dynamic shift register for signal <dout<231>>.
	Found 32-bit dynamic shift register for signal <dout<232>>.
	Found 32-bit dynamic shift register for signal <dout<233>>.
	Found 32-bit dynamic shift register for signal <dout<234>>.
	Found 32-bit dynamic shift register for signal <dout<235>>.
	Found 32-bit dynamic shift register for signal <dout<236>>.
	Found 32-bit dynamic shift register for signal <dout<237>>.
	Found 32-bit dynamic shift register for signal <dout<238>>.
	Found 32-bit dynamic shift register for signal <dout<239>>.
	Found 32-bit dynamic shift register for signal <dout<240>>.
	Found 32-bit dynamic shift register for signal <dout<241>>.
	Found 32-bit dynamic shift register for signal <dout<242>>.
	Found 32-bit dynamic shift register for signal <dout<243>>.
	Found 32-bit dynamic shift register for signal <dout<244>>.
	Found 32-bit dynamic shift register for signal <dout<245>>.
	Found 32-bit dynamic shift register for signal <dout<246>>.
	Found 32-bit dynamic shift register for signal <dout<247>>.
	Found 32-bit dynamic shift register for signal <dout<248>>.
	Found 32-bit dynamic shift register for signal <dout<249>>.
	Found 32-bit dynamic shift register for signal <dout<250>>.
	Found 32-bit dynamic shift register for signal <dout<251>>.
	Found 32-bit dynamic shift register for signal <dout<252>>.
	Found 32-bit dynamic shift register for signal <dout<253>>.
	Found 32-bit dynamic shift register for signal <dout<254>>.
	Found 32-bit dynamic shift register for signal <dout<255>>.
	Found 32-bit dynamic shift register for signal <dout<256>>.
	Found 32-bit dynamic shift register for signal <dout<257>>.
	Found 32-bit dynamic shift register for signal <dout<258>>.
	Found 32-bit dynamic shift register for signal <dout<259>>.
	Found 32-bit dynamic shift register for signal <dout<260>>.
	Found 32-bit dynamic shift register for signal <dout<261>>.
	Found 32-bit dynamic shift register for signal <dout<262>>.
	Found 32-bit dynamic shift register for signal <dout<263>>.
	Found 32-bit dynamic shift register for signal <dout<264>>.
	Found 32-bit dynamic shift register for signal <dout<265>>.
	Found 32-bit dynamic shift register for signal <dout<266>>.
	Found 32-bit dynamic shift register for signal <dout<267>>.
	Found 32-bit dynamic shift register for signal <dout<268>>.
	Found 32-bit dynamic shift register for signal <dout<269>>.
	Found 32-bit dynamic shift register for signal <dout<270>>.
	Found 32-bit dynamic shift register for signal <dout<271>>.
	Found 32-bit dynamic shift register for signal <dout<272>>.
	Found 32-bit dynamic shift register for signal <dout<273>>.
	Found 32-bit dynamic shift register for signal <dout<274>>.
	Found 32-bit dynamic shift register for signal <dout<275>>.
	Found 32-bit dynamic shift register for signal <dout<276>>.
	Found 32-bit dynamic shift register for signal <dout<277>>.
	Found 32-bit dynamic shift register for signal <dout<278>>.
	Found 32-bit dynamic shift register for signal <dout<279>>.
	Found 32-bit dynamic shift register for signal <dout<280>>.
	Found 32-bit dynamic shift register for signal <dout<281>>.
	Found 32-bit dynamic shift register for signal <dout<282>>.
	Found 32-bit dynamic shift register for signal <dout<283>>.
	Found 32-bit dynamic shift register for signal <dout<284>>.
	Found 32-bit dynamic shift register for signal <dout<285>>.
	Found 32-bit dynamic shift register for signal <dout<286>>.
	Found 32-bit dynamic shift register for signal <dout<287>>.
	Found 32-bit dynamic shift register for signal <dout<288>>.
	Found 32-bit dynamic shift register for signal <dout<289>>.
	Found 32-bit dynamic shift register for signal <dout<290>>.
	Found 32-bit dynamic shift register for signal <dout<291>>.
	Found 32-bit dynamic shift register for signal <dout<292>>.
	Found 32-bit dynamic shift register for signal <dout<293>>.
	Found 32-bit dynamic shift register for signal <dout<294>>.
	Found 32-bit dynamic shift register for signal <dout<295>>.
	Found 32-bit dynamic shift register for signal <dout<296>>.
	Found 32-bit dynamic shift register for signal <dout<297>>.
	Found 32-bit dynamic shift register for signal <dout<298>>.
	Found 32-bit dynamic shift register for signal <dout<299>>.
	Found 32-bit dynamic shift register for signal <dout<300>>.
	Found 32-bit dynamic shift register for signal <dout<301>>.
	Found 32-bit dynamic shift register for signal <dout<302>>.
	Found 32-bit dynamic shift register for signal <dout<303>>.
	Found 32-bit dynamic shift register for signal <dout<304>>.
	Found 32-bit dynamic shift register for signal <dout<305>>.
	Found 32-bit dynamic shift register for signal <dout<306>>.
	Found 32-bit dynamic shift register for signal <dout<307>>.
	Found 32-bit dynamic shift register for signal <dout<308>>.
	Found 32-bit dynamic shift register for signal <dout<309>>.
	Found 32-bit dynamic shift register for signal <dout<310>>.
	Found 32-bit dynamic shift register for signal <dout<311>>.
	Found 32-bit dynamic shift register for signal <dout<312>>.
	Found 32-bit dynamic shift register for signal <dout<313>>.
	Found 32-bit dynamic shift register for signal <dout<314>>.
	Found 32-bit dynamic shift register for signal <dout<315>>.
	Found 32-bit dynamic shift register for signal <dout<316>>.
	Found 32-bit dynamic shift register for signal <dout<317>>.
	Found 32-bit dynamic shift register for signal <dout<318>>.
	Found 32-bit dynamic shift register for signal <dout<319>>.
	Found 32-bit dynamic shift register for signal <dout<320>>.
	Found 32-bit dynamic shift register for signal <dout<321>>.
	Found 32-bit dynamic shift register for signal <dout<322>>.
	Found 32-bit dynamic shift register for signal <dout<323>>.
	Found 32-bit dynamic shift register for signal <dout<324>>.
	Found 32-bit dynamic shift register for signal <dout<325>>.
	Found 32-bit dynamic shift register for signal <dout<326>>.
	Found 32-bit dynamic shift register for signal <dout<327>>.
	Found 32-bit dynamic shift register for signal <dout<328>>.
	Found 32-bit dynamic shift register for signal <dout<329>>.
	Found 32-bit dynamic shift register for signal <dout<330>>.
	Found 32-bit dynamic shift register for signal <dout<331>>.
	Found 32-bit dynamic shift register for signal <dout<332>>.
	Found 32-bit dynamic shift register for signal <dout<333>>.
	Found 32-bit dynamic shift register for signal <dout<334>>.
	Found 32-bit dynamic shift register for signal <dout<335>>.
	Found 32-bit dynamic shift register for signal <dout<336>>.
	Found 32-bit dynamic shift register for signal <dout<337>>.
	Found 32-bit dynamic shift register for signal <dout<338>>.
	Found 32-bit dynamic shift register for signal <dout<339>>.
	Found 32-bit dynamic shift register for signal <dout<340>>.
	Found 32-bit dynamic shift register for signal <dout<341>>.
	Found 32-bit dynamic shift register for signal <dout<342>>.
	Found 32-bit dynamic shift register for signal <dout<343>>.
	Found 32-bit dynamic shift register for signal <dout<344>>.
	Found 32-bit dynamic shift register for signal <dout<345>>.
	Found 32-bit dynamic shift register for signal <dout<346>>.
	Found 32-bit dynamic shift register for signal <dout<347>>.
	Found 32-bit dynamic shift register for signal <dout<348>>.
	Found 32-bit dynamic shift register for signal <dout<349>>.
	Found 32-bit dynamic shift register for signal <dout<350>>.
	Found 32-bit dynamic shift register for signal <dout<351>>.
	Found 32-bit dynamic shift register for signal <dout<352>>.
	Found 32-bit dynamic shift register for signal <dout<353>>.
	Found 32-bit dynamic shift register for signal <dout<354>>.
	Found 32-bit dynamic shift register for signal <dout<355>>.
	Found 32-bit dynamic shift register for signal <dout<356>>.
	Found 32-bit dynamic shift register for signal <dout<357>>.
	Found 32-bit dynamic shift register for signal <dout<358>>.
	Found 32-bit dynamic shift register for signal <dout<359>>.
	Found 32-bit dynamic shift register for signal <dout<360>>.
	Found 32-bit dynamic shift register for signal <dout<361>>.
	Found 32-bit dynamic shift register for signal <dout<362>>.
	Found 32-bit dynamic shift register for signal <dout<363>>.
	Found 32-bit dynamic shift register for signal <dout<364>>.
	Found 32-bit dynamic shift register for signal <dout<365>>.
	Found 32-bit dynamic shift register for signal <dout<366>>.
	Found 32-bit dynamic shift register for signal <dout<367>>.
	Found 32-bit dynamic shift register for signal <dout<368>>.
	Found 32-bit dynamic shift register for signal <dout<369>>.
	Found 32-bit dynamic shift register for signal <dout<370>>.
	Found 32-bit dynamic shift register for signal <dout<371>>.
	Found 32-bit dynamic shift register for signal <dout<372>>.
	Found 32-bit dynamic shift register for signal <dout<373>>.
	Found 32-bit dynamic shift register for signal <dout<374>>.
	Found 32-bit dynamic shift register for signal <dout<375>>.
	Found 32-bit dynamic shift register for signal <dout<376>>.
	Found 32-bit dynamic shift register for signal <dout<377>>.
	Found 32-bit dynamic shift register for signal <dout<378>>.
	Found 32-bit dynamic shift register for signal <dout<379>>.
	Found 32-bit dynamic shift register for signal <dout<380>>.
	Found 32-bit dynamic shift register for signal <dout<381>>.
	Found 32-bit dynamic shift register for signal <dout<382>>.
	Found 32-bit dynamic shift register for signal <dout<383>>.
	Found 32-bit dynamic shift register for signal <dout<384>>.
	Found 32-bit dynamic shift register for signal <dout<385>>.
	Found 32-bit dynamic shift register for signal <dout<386>>.
	Found 32-bit dynamic shift register for signal <dout<387>>.
	Found 32-bit dynamic shift register for signal <dout<388>>.
	Found 32-bit dynamic shift register for signal <dout<389>>.
	Found 32-bit dynamic shift register for signal <dout<390>>.
	Found 32-bit dynamic shift register for signal <dout<391>>.
	Found 32-bit dynamic shift register for signal <dout<392>>.
	Found 32-bit dynamic shift register for signal <dout<393>>.
	Found 32-bit dynamic shift register for signal <dout<394>>.
	Found 32-bit dynamic shift register for signal <dout<395>>.
	Found 32-bit dynamic shift register for signal <dout<396>>.
	Found 32-bit dynamic shift register for signal <dout<397>>.
	Found 32-bit dynamic shift register for signal <dout<398>>.
	Found 32-bit dynamic shift register for signal <dout<399>>.
	Found 32-bit dynamic shift register for signal <dout<400>>.
	Found 32-bit dynamic shift register for signal <dout<401>>.
	Found 32-bit dynamic shift register for signal <dout<402>>.
	Found 32-bit dynamic shift register for signal <dout<403>>.
	Found 32-bit dynamic shift register for signal <dout<404>>.
	Found 32-bit dynamic shift register for signal <dout<405>>.
	Found 32-bit dynamic shift register for signal <dout<406>>.
	Found 32-bit dynamic shift register for signal <dout<407>>.
	Found 32-bit dynamic shift register for signal <dout<408>>.
	Found 32-bit dynamic shift register for signal <dout<409>>.
	Found 32-bit dynamic shift register for signal <dout<410>>.
	Found 32-bit dynamic shift register for signal <dout<411>>.
	Found 32-bit dynamic shift register for signal <dout<412>>.
	Found 32-bit dynamic shift register for signal <dout<413>>.
	Found 32-bit dynamic shift register for signal <dout<414>>.
	Found 32-bit dynamic shift register for signal <dout<415>>.
	Found 32-bit dynamic shift register for signal <dout<416>>.
	Found 32-bit dynamic shift register for signal <dout<417>>.
	Found 32-bit dynamic shift register for signal <dout<418>>.
	Found 32-bit dynamic shift register for signal <dout<419>>.
	Found 32-bit dynamic shift register for signal <dout<420>>.
	Found 32-bit dynamic shift register for signal <dout<421>>.
	Found 32-bit dynamic shift register for signal <dout<422>>.
	Found 32-bit dynamic shift register for signal <dout<423>>.
	Found 32-bit dynamic shift register for signal <dout<424>>.
	Found 32-bit dynamic shift register for signal <dout<425>>.
	Found 32-bit dynamic shift register for signal <dout<426>>.
	Found 32-bit dynamic shift register for signal <dout<427>>.
	Found 32-bit dynamic shift register for signal <dout<428>>.
	Found 32-bit dynamic shift register for signal <dout<429>>.
	Found 32-bit dynamic shift register for signal <dout<430>>.
	Found 32-bit dynamic shift register for signal <dout<431>>.
	Found 32-bit dynamic shift register for signal <dout<432>>.
	Found 32-bit dynamic shift register for signal <dout<433>>.
	Found 32-bit dynamic shift register for signal <dout<434>>.
	Found 32-bit dynamic shift register for signal <dout<435>>.
	Found 32-bit dynamic shift register for signal <dout<436>>.
	Found 32-bit dynamic shift register for signal <dout<437>>.
	Found 32-bit dynamic shift register for signal <dout<438>>.
	Found 32-bit dynamic shift register for signal <dout<439>>.
	Found 32-bit dynamic shift register for signal <dout<440>>.
	Found 32-bit dynamic shift register for signal <dout<441>>.
	Found 32-bit dynamic shift register for signal <dout<442>>.
	Found 32-bit dynamic shift register for signal <dout<443>>.
	Found 32-bit dynamic shift register for signal <dout<444>>.
	Found 32-bit dynamic shift register for signal <dout<445>>.
	Found 32-bit dynamic shift register for signal <dout<446>>.
	Found 32-bit dynamic shift register for signal <dout<447>>.
	Found 32-bit dynamic shift register for signal <dout<448>>.
	Found 32-bit dynamic shift register for signal <dout<449>>.
	Found 32-bit dynamic shift register for signal <dout<450>>.
	Found 32-bit dynamic shift register for signal <dout<451>>.
	Found 32-bit dynamic shift register for signal <dout<452>>.
	Found 32-bit dynamic shift register for signal <dout<453>>.
	Found 32-bit dynamic shift register for signal <dout<454>>.
	Found 32-bit dynamic shift register for signal <dout<455>>.
	Found 32-bit dynamic shift register for signal <dout<456>>.
	Found 32-bit dynamic shift register for signal <dout<457>>.
	Found 32-bit dynamic shift register for signal <dout<458>>.
	Found 32-bit dynamic shift register for signal <dout<459>>.
	Found 32-bit dynamic shift register for signal <dout<460>>.
	Found 32-bit dynamic shift register for signal <dout<461>>.
	Found 32-bit dynamic shift register for signal <dout<462>>.
	Found 32-bit dynamic shift register for signal <dout<463>>.
	Found 32-bit dynamic shift register for signal <dout<464>>.
	Found 32-bit dynamic shift register for signal <dout<465>>.
	Found 32-bit dynamic shift register for signal <dout<466>>.
	Found 32-bit dynamic shift register for signal <dout<467>>.
	Found 32-bit dynamic shift register for signal <dout<468>>.
	Found 32-bit dynamic shift register for signal <dout<469>>.
	Found 32-bit dynamic shift register for signal <dout<470>>.
	Found 32-bit dynamic shift register for signal <dout<471>>.
	Found 32-bit dynamic shift register for signal <dout<472>>.
	Found 32-bit dynamic shift register for signal <dout<473>>.
	Found 32-bit dynamic shift register for signal <dout<474>>.
	Found 32-bit dynamic shift register for signal <dout<475>>.
	Found 32-bit dynamic shift register for signal <dout<476>>.
	Found 32-bit dynamic shift register for signal <dout<477>>.
	Found 32-bit dynamic shift register for signal <dout<478>>.
	Found 32-bit dynamic shift register for signal <dout<479>>.
	Found 32-bit dynamic shift register for signal <dout<480>>.
	Found 32-bit dynamic shift register for signal <dout<481>>.
	Found 32-bit dynamic shift register for signal <dout<482>>.
	Found 32-bit dynamic shift register for signal <dout<483>>.
	Found 32-bit dynamic shift register for signal <dout<484>>.
	Found 32-bit dynamic shift register for signal <dout<485>>.
	Found 32-bit dynamic shift register for signal <dout<486>>.
	Found 32-bit dynamic shift register for signal <dout<487>>.
	Found 32-bit dynamic shift register for signal <dout<488>>.
	Found 32-bit dynamic shift register for signal <dout<489>>.
	Found 32-bit dynamic shift register for signal <dout<490>>.
	Found 32-bit dynamic shift register for signal <dout<491>>.
	Found 32-bit dynamic shift register for signal <dout<492>>.
	Found 32-bit dynamic shift register for signal <dout<493>>.
	Found 32-bit dynamic shift register for signal <dout<494>>.
	Found 32-bit dynamic shift register for signal <dout<495>>.
	Found 32-bit dynamic shift register for signal <dout<496>>.
	Found 32-bit dynamic shift register for signal <dout<497>>.
	Found 32-bit dynamic shift register for signal <dout<498>>.
	Found 32-bit dynamic shift register for signal <dout<499>>.
	Found 32-bit dynamic shift register for signal <dout<500>>.
	Found 32-bit dynamic shift register for signal <dout<501>>.
	Found 32-bit dynamic shift register for signal <dout<502>>.
	Found 32-bit dynamic shift register for signal <dout<503>>.
	Found 32-bit dynamic shift register for signal <dout<504>>.
	Found 32-bit dynamic shift register for signal <dout<505>>.
	Found 32-bit dynamic shift register for signal <dout<506>>.
	Found 32-bit dynamic shift register for signal <dout<507>>.
	Found 32-bit dynamic shift register for signal <dout<508>>.
	Found 32-bit dynamic shift register for signal <dout<509>>.
	Found 32-bit dynamic shift register for signal <dout<510>>.
	Found 32-bit dynamic shift register for signal <dout<511>>.
	Found 32-bit dynamic shift register for signal <dout<512>>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <mig_7series_v1_9_axi_mc_simple_fifo_4>.
	Found 32-bit dynamic shift register for signal <dout<0>>.
	Found 32-bit dynamic shift register for signal <dout<1>>.
	Found 32-bit dynamic shift register for signal <dout<2>>.
	Found 32-bit dynamic shift register for signal <dout<3>>.
	Found 32-bit dynamic shift register for signal <dout<4>>.
Unit <mig_7series_v1_9_axi_mc_simple_fifo_4> synthesized (advanced).
WARNING:Xst:2677 - Node <ctl_lane_sel_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_calib_top>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <pb_found_edge_last_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <mux_sel_r_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_9> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_10> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_11> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <wrcal_start_dly_r_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_9> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_10> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_11> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <oclkdelay_start_dly_r_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_1>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_2>.
WARNING:Xst:2677 - Node <rclk_delay_12> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_13> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_14> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_15> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_16> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_17> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_18> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_19> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_20> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_21> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_22> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_23> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_24> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_25> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_26> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_27> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_28> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_29> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <rclk_delay_30> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_4lanes_3>.
WARNING:Xst:2677 - Node <trans_buf_out_r_1> of sequential type is unconnected in block <mig_7series_v1_9_axi_mc_r_channel>.
WARNING:Xst:2677 - Node <app_addr_r1_27> of sequential type is unconnected in block <mig_7series_v1_9_ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_27> of sequential type is unconnected in block <mig_7series_v1_9_ui_cmd>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 4x3-bit single-port distributed Read Only RAM         : 1
 4x80-bit dual-port distributed RAM                    : 8
 8x32-bit dual-port distributed RAM                    : 1
 9x80-bit dual-port distributed RAM                    : 11
# MACs                                                 : 1
 5x3-to-6-bit MAC                                      : 1
# Multipliers                                          : 1
 3x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 385
 1-bit adder                                           : 9
 10-bit adder                                          : 3
 10-bit subtractor                                     : 2
 2-bit adder                                           : 30
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 30
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 4
 4-bit adder                                           : 8
 4-bit adder carry in                                  : 22
 4-bit subtractor                                      : 4
 5-bit adder                                           : 38
 5-bit adder carry in                                  : 110
 5-bit subtractor                                      : 6
 6-bit adder                                           : 56
 6-bit addsub                                          : 2
 6-bit subtractor                                      : 26
 7-bit adder                                           : 7
 7-bit subtractor                                      : 21
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Adder Trees                                          : 1
 2-bit / 5-inputs adder tree                           : 1
# Counters                                             : 112
 1-bit up counter                                      : 3
 10-bit up counter                                     : 5
 12-bit up counter                                     : 3
 14-bit up counter                                     : 1
 2-bit down counter                                    : 6
 2-bit up counter                                      : 12
 2-bit updown counter                                  : 1
 20-bit down counter                                   : 1
 3-bit down counter                                    : 3
 3-bit up counter                                      : 9
 3-bit updown counter                                  : 2
 4-bit down counter                                    : 8
 4-bit up counter                                      : 17
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 13
 6-bit down counter                                    : 7
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 2
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 9-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 5-bit updown accumulator                              : 1
# Registers                                            : 9272
 Flip-Flops                                            : 9272
# Shift Registers                                      : 1096
 32-bit dynamic shift register                         : 518
 4-bit dynamic shift register                          : 2
 8-bit dynamic shift register                          : 576
# Comparators                                          : 526
 1-bit comparator equal                                : 190
 12-bit comparator greater                             : 15
 12-bit comparator not equal                           : 1
 14-bit comparator equal                               : 4
 2-bit comparator equal                                : 16
 2-bit comparator greater                              : 1
 2-bit comparator lessequal                            : 4
 3-bit comparator equal                                : 8
 3-bit comparator greater                              : 12
 3-bit comparator lessequal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 5
 4-bit comparator equal                                : 22
 4-bit comparator greater                              : 13
 4-bit comparator lessequal                            : 7
 5-bit comparator equal                                : 4
 5-bit comparator greater                              : 5
 5-bit comparator lessequal                            : 57
 6-bit comparator greater                              : 40
 6-bit comparator lessequal                            : 29
 6-bit comparator not equal                            : 8
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 24
 8-bit comparator lessequal                            : 24
 8-bit comparator not equal                            : 8
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 22
# Multiplexers                                         : 3629
 1-bit 2-to-1 multiplexer                              : 2640
 1-bit 4-to-1 multiplexer                              : 24
 1-bit 64-to-1 multiplexer                             : 256
 1-bit 8-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 14
 14-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 106
 2-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 22
 24-bit 2-to-1 multiplexer                             : 7
 28-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 64
 3-bit 8-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 45
 4-bit 2-to-1 multiplexer                              : 86
 40-bit 2-to-1 multiplexer                             : 3
 48-bit 2-to-1 multiplexer                             : 5
 5-bit 16-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 89
 5-bit 8-to-1 multiplexer                              : 1
 56-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 194
 6-bit 4-to-1 multiplexer                              : 5
 6-bit 8-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 3
 80-bit 2-to-1 multiplexer                             : 19
 9-bit 2-to-1 multiplexer                              : 5
 9-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 19
 1-bit shifter logical left                            : 9
 14-bit shifter logical right                          : 1
 285-bit shifter logical right                         : 1
 286-bit shifter logical right                         : 1
 32-bit shifter logical left                           : 2
 6-bit shifter logical right                           : 3
 60-bit shifter logical right                          : 2
# FSMs                                                 : 11
# Xors                                                 : 4
 1-bit xor2                                            : 3
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pi_dqs_found_any_bank_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_dqs_found_any_bank_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlyval_dq_reg_r<0><46>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><46>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><46>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><46>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><46>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><47>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><47>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><47>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><47>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><47>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><48>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><48>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><48>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><49>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><48>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><48>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><49>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><49>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><49>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><50>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><49>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><50>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><50>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><50>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><50>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><51>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><51>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><51>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><51>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><51>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><39>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><40>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><40>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><40>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><41>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><40>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><41>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><41>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><41>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><41>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><42>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><42>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><42>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><42>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><43>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><42>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><43>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><43>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><43>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><43>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><44>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><44>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><44>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><44>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><45>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><44>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><45>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><45>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><45>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><45>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><58>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><58>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><58>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><59>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><58>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><58>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><59>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><59>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><59>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><60>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><59>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><60>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><60>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><60>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><60>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><61>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><61>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><61>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><61>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><61>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><62>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><62>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><62>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><62>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><62>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><63>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><63>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><63>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><63>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><63>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><52>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><52>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><52>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><52>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><52>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><53>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><53>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><53>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><54>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><53>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><53>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><54>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><54>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><54>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><55>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><54>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><55>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><55>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><55>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><55>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><56>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><56>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><56>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><56>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><56>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><57>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><57>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><57>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><57>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><57>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><21>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><22>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><22>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><22>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><22>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><23>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><23>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><23>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><23>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><23>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><24>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><24>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><24>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><24>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><24>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><25>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><25>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><25>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><26>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><25>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><25>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><26>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><26>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><26>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><26>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><27>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><27>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><27>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><28>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><27>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><16>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><16>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><16>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><16>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><17>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><16>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><17>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><17>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><17>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><17>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><18>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><18>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><18>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><19>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><18>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><18>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><19>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><19>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><19>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><20>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><19>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><20>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><20>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><20>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><20>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><21>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><21>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><21>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><21>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><22>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><34>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><34>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><34>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><35>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><34>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><34>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><35>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><35>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><35>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><36>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><35>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><36>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><36>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><36>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><36>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><37>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><37>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><37>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><37>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><38>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><37>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><38>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><38>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><38>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><38>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><39>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><39>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><39>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><40>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><39>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><27>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><28>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><28>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><28>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><29>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><28>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><29>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><29>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><29>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><29>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><30>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><30>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><30>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><31>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><30>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><33>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><33>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><33>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><33>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><32>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><32>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><33>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><32>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><32>_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><32>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><31>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><31>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><31>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><31>_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r<0><30>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_244> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_243> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_242> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_241> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_240> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_239> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_238> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_237> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_236> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_235> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_234> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_233> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_232> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_231> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_230> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_245> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_246> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_247> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_248> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_249> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_250> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_251> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_252> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_253> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_254> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_255> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_256> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_257> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_258> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_259> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_200> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_201> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_202> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_203> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_204> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_205> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_206> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_207> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_208> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_209> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_210> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_211> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_212> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_213> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_214> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_215> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_216> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_217> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_218> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_219> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_220> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_221> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_222> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_223> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_224> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_225> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_226> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_227> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_228> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_229> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_290> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_291> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_292> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_293> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_294> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_295> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_296> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_297> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_298> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_299> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_300> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_301> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_302> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_303> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_304> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_305> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_306> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_307> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_308> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_309> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_310> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_311> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_312> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_313> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_314> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_315> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_316> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_317> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_318> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_319> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_260> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_261> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_262> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_263> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_264> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_265> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_266> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_267> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_268> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_269> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_270> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_271> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_272> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_273> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_274> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_275> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_276> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_277> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_278> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_279> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_280> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_281> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_282> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_283> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_284> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_285> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_286> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_287> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_288> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_289> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_110> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_111> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_112> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_113> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_114> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_115> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_116> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_117> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_118> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_119> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_120> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_121> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_122> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_123> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_124> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_125> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_126> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_127> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_128> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_129> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_130> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_131> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_132> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_133> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_134> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_135> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_136> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_137> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_138> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_139> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_80> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_81> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_82> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_83> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_84> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_85> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_86> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_87> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_88> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_89> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_90> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_91> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_92> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_93> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_94> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_95> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_96> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_97> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_98> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_99> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_100> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_101> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_102> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_103> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_104> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_105> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_106> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_107> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_108> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_109> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_170> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_171> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_172> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_173> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_174> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_175> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_176> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_177> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_178> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_179> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_180> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_181> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_182> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_183> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_184> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_185> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_186> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_187> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_188> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_189> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_190> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_191> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_192> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_193> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_194> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_195> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_196> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_197> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_198> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_199> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_140> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_141> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_142> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_143> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_144> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_145> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_146> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_147> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_148> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_149> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_150> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_151> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_152> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_153> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_154> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_155> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_156> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_157> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_158> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_159> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_160> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_161> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_162> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_163> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_164> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_165> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_166> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_167> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_168> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_169> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ocal_final_cnt_r_mux_d_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ocal_final_cnt_r_mux_d_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_oclkdelay_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrcal_act_req> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <temp_wrcal_done> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_wrcal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_odt_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_int_cs_n_3> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_int_cs_n_2> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_int_cs_n_0> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <extend_cal_pat> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_done> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tg_timer_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <temp_wrcal_done_r> is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:1710 - FF/Latch <rst_auxout_r> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_auxout_rr> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rst_auxout> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aux_out_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_1> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_7> <po_fine_tap_cnt_7_13> <po_fine_tap_cnt_7_19> <po_fine_tap_cnt_7_25> <po_fine_tap_cnt_7_31> <po_fine_tap_cnt_7_37> <po_fine_tap_cnt_7_43> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_2> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_8> <po_fine_tap_cnt_7_14> <po_fine_tap_cnt_7_20> <po_fine_tap_cnt_7_26> <po_fine_tap_cnt_7_32> <po_fine_tap_cnt_7_38> <po_fine_tap_cnt_7_44> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_3> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_9> <po_fine_tap_cnt_7_15> <po_fine_tap_cnt_7_21> <po_fine_tap_cnt_7_27> <po_fine_tap_cnt_7_33> <po_fine_tap_cnt_7_39> <po_fine_tap_cnt_7_45> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_7_0> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_coarse_tap_cnt_7_3> <po_coarse_tap_cnt_7_6> <po_coarse_tap_cnt_7_9> <po_coarse_tap_cnt_7_12> <po_coarse_tap_cnt_7_15> <po_coarse_tap_cnt_7_18> <po_coarse_tap_cnt_7_21> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_4> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_10> <po_fine_tap_cnt_7_16> <po_fine_tap_cnt_7_22> <po_fine_tap_cnt_7_28> <po_fine_tap_cnt_7_34> <po_fine_tap_cnt_7_40> <po_fine_tap_cnt_7_46> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_7_1> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_coarse_tap_cnt_7_4> <po_coarse_tap_cnt_7_7> <po_coarse_tap_cnt_7_10> <po_coarse_tap_cnt_7_13> <po_coarse_tap_cnt_7_16> <po_coarse_tap_cnt_7_19> <po_coarse_tap_cnt_7_22> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_5> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_11> <po_fine_tap_cnt_7_17> <po_fine_tap_cnt_7_23> <po_fine_tap_cnt_7_29> <po_fine_tap_cnt_7_35> <po_fine_tap_cnt_7_41> <po_fine_tap_cnt_7_47> 
INFO:Xst:2261 - The FF/Latch <po_coarse_tap_cnt_7_2> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_coarse_tap_cnt_7_5> <po_coarse_tap_cnt_7_8> <po_coarse_tap_cnt_7_11> <po_coarse_tap_cnt_7_14> <po_coarse_tap_cnt_7_17> <po_coarse_tap_cnt_7_20> <po_coarse_tap_cnt_7_23> 
INFO:Xst:2261 - The FF/Latch <po_fine_tap_cnt_7_0> in Unit <mig_7series_v1_9_ddr_phy_wrcal> is equivalent to the following 7 FFs/Latches, which will be removed : <po_fine_tap_cnt_7_6> <po_fine_tap_cnt_7_12> <po_fine_tap_cnt_7_18> <po_fine_tap_cnt_7_24> <po_fine_tap_cnt_7_30> <po_fine_tap_cnt_7_36> <po_fine_tap_cnt_7_42> 
INFO:Xst:2261 - The FF/Latch <calib_cke_0> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 3 FFs/Latches, which will be removed : <calib_cke_1> <calib_cke_2> <calib_cke_3> 
INFO:Xst:2261 - The FF/Latch <phy_ctl_wd_i1_3> in Unit <mig_7series_v1_9_ddr_mc_phy_wrapper> is equivalent to the following 18 FFs/Latches, which will be removed : <phy_ctl_wd_i1_4> <phy_ctl_wd_i1_5> <phy_ctl_wd_i1_6> <phy_ctl_wd_i1_7> <phy_ctl_wd_i1_8> <phy_ctl_wd_i1_9> <phy_ctl_wd_i1_10> <phy_ctl_wd_i1_11> <phy_ctl_wd_i1_12> <phy_ctl_wd_i1_13> <phy_ctl_wd_i1_14> <phy_ctl_wd_i1_15> <phy_ctl_wd_i1_16> <phy_ctl_wd_i1_27> <phy_ctl_wd_i1_28> <phy_ctl_wd_i1_29> <phy_ctl_wd_i1_30> <phy_ctl_wd_i1_31> 
INFO:Xst:2261 - The FF/Latch <ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst> in Unit <mig_7series_v1_9_ddr_phy_4lanes_2> is equivalent to the following 2 FFs/Latches, which will be removed : <ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst> <ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst> 
INFO:Xst:2261 - The FF/Latch <storage_data2_4> in Unit <mig_7series_v1_9_ddr_axic_register_slice_5> is equivalent to the following 7 FFs/Latches, which will be removed : <storage_data2_5> <storage_data2_6> <storage_data2_7> <storage_data2_16> <storage_data2_19> <storage_data2_60> <storage_data2_61> 
INFO:Xst:2261 - The FF/Latch <storage_data2_20> in Unit <mig_7series_v1_9_ddr_axic_register_slice_5> is equivalent to the following FF/Latch, which will be removed : <storage_data2_21> 
INFO:Xst:2261 - The FF/Latch <storage_data2_4> in Unit <mig_7series_v1_9_ddr_axic_register_slice_8> is equivalent to the following 7 FFs/Latches, which will be removed : <storage_data2_5> <storage_data2_6> <storage_data2_7> <storage_data2_16> <storage_data2_19> <storage_data2_60> <storage_data2_61> 
INFO:Xst:2261 - The FF/Latch <storage_data2_20> in Unit <mig_7series_v1_9_ddr_axic_register_slice_8> is equivalent to the following FF/Latch, which will be removed : <storage_data2_21> 
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <mig_7series_v1_9_rank_common>.
WARNING:Xst:1293 - FF/Latch <app_ref_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_ref_ack_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_zq_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <app_zq_ack_r> has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sr_cntrl.sre_request_logic.sre_request_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <phy_wrdata_384> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_392> <phy_wrdata_400> <phy_wrdata_408> <phy_wrdata_416> <phy_wrdata_424> <phy_wrdata_432> <phy_wrdata_440> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_132> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_140> <phy_wrdata_148> <phy_wrdata_156> <phy_wrdata_164> <phy_wrdata_172> <phy_wrdata_180> <phy_wrdata_188> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_261> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_269> <phy_wrdata_277> <phy_wrdata_285> <phy_wrdata_293> <phy_wrdata_301> <phy_wrdata_309> <phy_wrdata_317> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_256> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_264> <phy_wrdata_272> <phy_wrdata_280> <phy_wrdata_288> <phy_wrdata_296> <phy_wrdata_304> <phy_wrdata_312> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_385> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_393> <phy_wrdata_401> <phy_wrdata_409> <phy_wrdata_417> <phy_wrdata_425> <phy_wrdata_433> <phy_wrdata_441> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_390> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_398> <phy_wrdata_406> <phy_wrdata_414> <phy_wrdata_422> <phy_wrdata_430> <phy_wrdata_438> <phy_wrdata_446> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_128> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_136> <phy_wrdata_144> <phy_wrdata_152> <phy_wrdata_160> <phy_wrdata_168> <phy_wrdata_176> <phy_wrdata_184> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_133> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_141> <phy_wrdata_149> <phy_wrdata_157> <phy_wrdata_165> <phy_wrdata_173> <phy_wrdata_181> <phy_wrdata_189> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_257> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_265> <phy_wrdata_273> <phy_wrdata_281> <phy_wrdata_289> <phy_wrdata_297> <phy_wrdata_305> <phy_wrdata_313> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_262> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_270> <phy_wrdata_278> <phy_wrdata_286> <phy_wrdata_294> <phy_wrdata_302> <phy_wrdata_310> <phy_wrdata_318> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_386> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_394> <phy_wrdata_402> <phy_wrdata_410> <phy_wrdata_418> <phy_wrdata_426> <phy_wrdata_434> <phy_wrdata_442> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_391> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_399> <phy_wrdata_407> <phy_wrdata_415> <phy_wrdata_423> <phy_wrdata_431> <phy_wrdata_439> <phy_wrdata_447> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_129> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_137> <phy_wrdata_145> <phy_wrdata_153> <phy_wrdata_161> <phy_wrdata_169> <phy_wrdata_177> <phy_wrdata_185> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_134> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_142> <phy_wrdata_150> <phy_wrdata_158> <phy_wrdata_166> <phy_wrdata_174> <phy_wrdata_182> <phy_wrdata_190> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_258> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_266> <phy_wrdata_274> <phy_wrdata_282> <phy_wrdata_290> <phy_wrdata_298> <phy_wrdata_306> <phy_wrdata_314> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_263> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_271> <phy_wrdata_279> <phy_wrdata_287> <phy_wrdata_295> <phy_wrdata_303> <phy_wrdata_311> <phy_wrdata_319> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_387> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_395> <phy_wrdata_403> <phy_wrdata_411> <phy_wrdata_419> <phy_wrdata_427> <phy_wrdata_435> <phy_wrdata_443> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_135> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_143> <phy_wrdata_151> <phy_wrdata_159> <phy_wrdata_167> <phy_wrdata_175> <phy_wrdata_183> <phy_wrdata_191> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_259> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_267> <phy_wrdata_275> <phy_wrdata_283> <phy_wrdata_291> <phy_wrdata_299> <phy_wrdata_307> <phy_wrdata_315> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_388> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_396> <phy_wrdata_404> <phy_wrdata_412> <phy_wrdata_420> <phy_wrdata_428> <phy_wrdata_436> <phy_wrdata_444> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_320> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_328> <phy_wrdata_336> <phy_wrdata_344> <phy_wrdata_352> <phy_wrdata_360> <phy_wrdata_368> <phy_wrdata_376> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_389> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_397> <phy_wrdata_405> <phy_wrdata_413> <phy_wrdata_421> <phy_wrdata_429> <phy_wrdata_437> <phy_wrdata_445> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_2> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_10> <phy_wrdata_18> <phy_wrdata_26> <phy_wrdata_34> <phy_wrdata_42> <phy_wrdata_50> <phy_wrdata_58> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_321> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_329> <phy_wrdata_337> <phy_wrdata_345> <phy_wrdata_353> <phy_wrdata_361> <phy_wrdata_369> <phy_wrdata_377> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_450> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_458> <phy_wrdata_466> <phy_wrdata_474> <phy_wrdata_482> <phy_wrdata_490> <phy_wrdata_498> <phy_wrdata_506> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_3> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_11> <phy_wrdata_19> <phy_wrdata_27> <phy_wrdata_35> <phy_wrdata_43> <phy_wrdata_51> <phy_wrdata_59> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_322> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_330> <phy_wrdata_338> <phy_wrdata_346> <phy_wrdata_354> <phy_wrdata_362> <phy_wrdata_370> <phy_wrdata_378> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_451> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_459> <phy_wrdata_467> <phy_wrdata_475> <phy_wrdata_483> <phy_wrdata_491> <phy_wrdata_499> <phy_wrdata_507> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_4> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_12> <phy_wrdata_20> <phy_wrdata_28> <phy_wrdata_36> <phy_wrdata_44> <phy_wrdata_52> <phy_wrdata_60> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_323> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_331> <phy_wrdata_339> <phy_wrdata_347> <phy_wrdata_355> <phy_wrdata_363> <phy_wrdata_371> <phy_wrdata_379> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_452> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_460> <phy_wrdata_468> <phy_wrdata_476> <phy_wrdata_484> <phy_wrdata_492> <phy_wrdata_500> <phy_wrdata_508> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_5> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_13> <phy_wrdata_21> <phy_wrdata_29> <phy_wrdata_37> <phy_wrdata_45> <phy_wrdata_53> <phy_wrdata_61> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_324> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_332> <phy_wrdata_340> <phy_wrdata_348> <phy_wrdata_356> <phy_wrdata_364> <phy_wrdata_372> <phy_wrdata_380> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_448> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_456> <phy_wrdata_464> <phy_wrdata_472> <phy_wrdata_480> <phy_wrdata_488> <phy_wrdata_496> <phy_wrdata_504> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_453> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_461> <phy_wrdata_469> <phy_wrdata_477> <phy_wrdata_485> <phy_wrdata_493> <phy_wrdata_501> <phy_wrdata_509> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_6> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_14> <phy_wrdata_22> <phy_wrdata_30> <phy_wrdata_38> <phy_wrdata_46> <phy_wrdata_54> <phy_wrdata_62> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_325> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_333> <phy_wrdata_341> <phy_wrdata_349> <phy_wrdata_357> <phy_wrdata_365> <phy_wrdata_373> <phy_wrdata_381> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_449> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_457> <phy_wrdata_465> <phy_wrdata_473> <phy_wrdata_481> <phy_wrdata_489> <phy_wrdata_497> <phy_wrdata_505> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_454> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_462> <phy_wrdata_470> <phy_wrdata_478> <phy_wrdata_486> <phy_wrdata_494> <phy_wrdata_502> <phy_wrdata_510> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_7> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_15> <phy_wrdata_23> <phy_wrdata_31> <phy_wrdata_39> <phy_wrdata_47> <phy_wrdata_55> <phy_wrdata_63> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_326> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_334> <phy_wrdata_342> <phy_wrdata_350> <phy_wrdata_358> <phy_wrdata_366> <phy_wrdata_374> <phy_wrdata_382> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_455> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_463> <phy_wrdata_471> <phy_wrdata_479> <phy_wrdata_487> <phy_wrdata_495> <phy_wrdata_503> <phy_wrdata_511> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_327> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_335> <phy_wrdata_343> <phy_wrdata_351> <phy_wrdata_359> <phy_wrdata_367> <phy_wrdata_375> <phy_wrdata_383> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_9> <phy_wrdata_17> <phy_wrdata_25> <phy_wrdata_33> <phy_wrdata_41> <phy_wrdata_49> <phy_wrdata_57> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_8> <phy_wrdata_16> <phy_wrdata_24> <phy_wrdata_32> <phy_wrdata_40> <phy_wrdata_48> <phy_wrdata_56> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_68> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_76> <phy_wrdata_84> <phy_wrdata_92> <phy_wrdata_100> <phy_wrdata_108> <phy_wrdata_116> <phy_wrdata_124> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_69> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_77> <phy_wrdata_85> <phy_wrdata_93> <phy_wrdata_101> <phy_wrdata_109> <phy_wrdata_117> <phy_wrdata_125> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_70> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_78> <phy_wrdata_86> <phy_wrdata_94> <phy_wrdata_102> <phy_wrdata_110> <phy_wrdata_118> <phy_wrdata_126> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_71> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_79> <phy_wrdata_87> <phy_wrdata_95> <phy_wrdata_103> <phy_wrdata_111> <phy_wrdata_119> <phy_wrdata_127> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_72> <phy_wrdata_80> <phy_wrdata_88> <phy_wrdata_96> <phy_wrdata_104> <phy_wrdata_112> <phy_wrdata_120> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_73> <phy_wrdata_81> <phy_wrdata_89> <phy_wrdata_97> <phy_wrdata_105> <phy_wrdata_113> <phy_wrdata_121> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_66> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_74> <phy_wrdata_82> <phy_wrdata_90> <phy_wrdata_98> <phy_wrdata_106> <phy_wrdata_114> <phy_wrdata_122> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_67> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_75> <phy_wrdata_83> <phy_wrdata_91> <phy_wrdata_99> <phy_wrdata_107> <phy_wrdata_115> <phy_wrdata_123> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_192> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_200> <phy_wrdata_208> <phy_wrdata_216> <phy_wrdata_224> <phy_wrdata_232> <phy_wrdata_240> <phy_wrdata_248> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_193> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_201> <phy_wrdata_209> <phy_wrdata_217> <phy_wrdata_225> <phy_wrdata_233> <phy_wrdata_241> <phy_wrdata_249> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_194> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_202> <phy_wrdata_210> <phy_wrdata_218> <phy_wrdata_226> <phy_wrdata_234> <phy_wrdata_242> <phy_wrdata_250> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_195> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_203> <phy_wrdata_211> <phy_wrdata_219> <phy_wrdata_227> <phy_wrdata_235> <phy_wrdata_243> <phy_wrdata_251> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_196> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_204> <phy_wrdata_212> <phy_wrdata_220> <phy_wrdata_228> <phy_wrdata_236> <phy_wrdata_244> <phy_wrdata_252> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_197> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_205> <phy_wrdata_213> <phy_wrdata_221> <phy_wrdata_229> <phy_wrdata_237> <phy_wrdata_245> <phy_wrdata_253> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_198> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_206> <phy_wrdata_214> <phy_wrdata_222> <phy_wrdata_230> <phy_wrdata_238> <phy_wrdata_246> <phy_wrdata_254> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_130> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_138> <phy_wrdata_146> <phy_wrdata_154> <phy_wrdata_162> <phy_wrdata_170> <phy_wrdata_178> <phy_wrdata_186> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_199> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_207> <phy_wrdata_215> <phy_wrdata_223> <phy_wrdata_231> <phy_wrdata_239> <phy_wrdata_247> <phy_wrdata_255> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_131> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_139> <phy_wrdata_147> <phy_wrdata_155> <phy_wrdata_163> <phy_wrdata_171> <phy_wrdata_179> <phy_wrdata_187> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_260> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 7 FFs/Latches, which will be removed : <phy_wrdata_268> <phy_wrdata_276> <phy_wrdata_284> <phy_wrdata_292> <phy_wrdata_300> <phy_wrdata_308> <phy_wrdata_316> 
WARNING:Xst:1710 - FF/Latch <phy_ctl_wd_i1_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_30> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_ctl_wd_i2_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_mc_phy_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data2_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data2_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data2_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data2_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/temp_mon_enabled.u_tempmon/FSM_0> on signal <xadc_supplied_temperature.tempmon_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_5> on signal <fine_adj_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | 0011
 0010  | 0010
 0100  | 0100
 0001  | 0001
 1111  | 1111
 1101  | 1101
 0101  | 0101
 0110  | 0110
 1000  | 1000
 0111  | 0111
 1001  | 1001
 1011  | 1011
 1010  | 1010
 1100  | 1100
 1110  | 1110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_6> on signal <cal1_state_r[1:22]> with one-hot encoding.
----------------------------------
 State  | Encoding
----------------------------------
 000000 | 0000000000000000000001
 000001 | 0000000000000000000010
 011101 | 0000000000000000000100
 000010 | 0000000000000000001000
 001100 | 0000000000000000010000
 000011 | 0000000000000000100000
 011100 | 0000000000000001000000
 000100 | 0000000000000010000000
 001000 | 0000000000000100000000
 000101 | 0000000000001000000000
 011111 | 0000000000010000000000
 000111 | 0000000000100000000000
 000110 | 0000000001000000000000
 001001 | 0000000010000000000000
 001011 | 0000000100000000000000
 001010 | 0000001000000000000000
 001101 | 0000010000000000000000
 001110 | 0000100000000000000000
 100000 | 0001000000000000000000
 011011 | 0010000000000000000000
 001111 | 0100000000000000000000
 010001 | unreached
 011001 | unreached
 010010 | unreached
 010100 | unreached
 010011 | unreached
 010101 | unreached
 010110 | unreached
 010111 | unreached
 011000 | unreached
 011010 | unreached
 011110 | 1000000000000000000000
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/FSM_7> on signal <prbs_state_r[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 000000 | 000000000001
 000001 | 000000000010
 000010 | 000000000100
 000011 | 000000001000
 000101 | 000000010000
 000111 | 000000100000
 000100 | 000001000000
 001001 | 000010000000
 000110 | 000100000000
 001000 | 001000000000
 001010 | 010000000000
 001011 | 100000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_3> on signal <wl_state_r[1:27]> with one-hot encoding.
--------------------------------------
 State | Encoding
--------------------------------------
 00000 | 000000000000000000000000001
 00001 | 000000000000000000000000010
 00010 | 000000000000000000000000100
 10000 | 000000000000000000000001000
 01110 | 000000000000000000000010000
 00011 | 000000000000000000000100000
 00100 | 000000000000000000001000000
 00101 | 000000000000000000010000000
 01000 | 000000000000000000100000000
 11001 | 000000000000000001000000000
 10111 | 000000000000000010000000000
 01001 | 000000000000000100000000000
 00111 | 000000000000001000000000000
 01011 | 000000000000010000000000000
 01010 | 000000000000100000000000000
 11010 | 000000000001000000000000000
 01101 | 000000000010000000000000000
 10100 | 000000000100000000000000000
 11011 | 000000001000000000000000000
 11000 | 000000010000000000000000000
 10010 | 000000100000000000000000000
 10011 | 000001000000000000000000000
 10101 | 000010000000000000000000000
 10110 | 000100000000000000000000000
 00110 | 001000000000000000000000000
 01111 | 010000000000000000000000000
 10001 | 100000000000000000000000000
--------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/FSM_4> on signal <ocal_state_r[1:21]> with one-hot encoding.
--------------------------------
 State | Encoding
--------------------------------
 00000 | 000000000000000000001
 00001 | 000000000000000000010
 00111 | 000000000000000000100
 00010 | 000000000000000001000
 00011 | 000000000000000010000
 00100 | 000000000000000100000
 00101 | 000000000000001000000
 01000 | 000000000000010000000
 00110 | 000000000000100000000
 10011 | 000000000001000000000
 10010 | 000000000010000000000
 01010 | 000000000100000000000
 01001 | 000000001000000000000
 10001 | 000000010000000000000
 01011 | 000000100000000000000
 01101 | 000001000000000000000
 01100 | 000010000000000000000
 01111 | 000100000000000000000
 01110 | 001000000000000000000
 10000 | 010000000000000000000
 10100 | 100000000000000000000
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/FSM_2> on signal <cal2_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 0101  | 0101
 0011  | 0011
 0010  | 0010
 0111  | 0111
 0110  | 0110
 0100  | 0100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/FSM_8> on signal <tempmon_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_1> on signal <init_state_r[1:45]> with one-hot encoding.
---------------------------------------------------------
 State  | Encoding
---------------------------------------------------------
 000000 | 000000000000000000000000000000000000000000001
 000001 | 000000000000000000000000000000000000000000010
 000010 | 000000000000000000000000000000000000000000100
 000011 | 000000000000000000000000000000000000000001000
 000100 | 000000000000000000000000000000000000000010000
 010011 | 000000000000000000000000000000000000000100000
 010100 | 000000000000000000000000000000000000001000000
 000101 | 000000000000000000000000000000000000010000000
 001100 | 000000000000000000000000000000000000100000000
 000111 | 000000000000000000000000000000000001000000000
 001000 | 000000000000000000000000000000000010000000000
 001001 | 000000000000000000000000000000000100000000000
 001010 | 000000000000000000000000000000001000000000000
 001011 | 000000000000000000000000000000010000000000000
 000110 | 000000000000000000000000000000100000000000000
 001101 | 000000000000000000000000000001000000000000000
 010000 | 000000000000000000000000000010000000000000000
 001110 | 000000000000000000000000000100000000000000000
 100000 | 000000000000000000000000001000000000000000000
 010001 | 000000000000000000000000010000000000000000000
 100110 | 000000000000000000000000100000000000000000000
 001111 | 000000000000000000000001000000000000000000000
 010010 | 000000000000000000000010000000000000000000000
 010101 | 000000000000000000000100000000000000000000000
 011001 | 000000000000000000001000000000000000000000000
 100100 | 000000000000000000010000000000000000000000000
 011111 | 000000000000000000100000000000000000000000000
 010110 | 000000000000000001000000000000000000000000000
 011000 | unreached
 011010 | 000000000000000010000000000000000000000000000
 101101 | 000000000000000100000000000000000000000000000
 100111 | 000000000000001000000000000000000000000000000
 011100 | unreached
 011011 | unreached
 011110 | unreached
 010111 | unreached
 100001 | 000000000000010000000000000000000000000000000
 100010 | 000000000000100000000000000000000000000000000
 100011 | 000000000001000000000000000000000000000000000
 100101 | 000000000010000000000000000000000000000000000
 101000 | 000000000100000000000000000000000000000000000
 101001 | 000000001000000000000000000000000000000000000
 101010 | 000000010000000000000000000000000000000000000
 101011 | 000000100000000000000000000000000000000000000
 101100 | 000001000000000000000000000000000000000000000
 101110 | 000010000000000000000000000000000000000000000
 101111 | 000100000000000000000000000000000000000000000
 110000 | 001000000000000000000000000000000000000000000
 110001 | 010000000000000000000000000000000000000000000
 110010 | 100000000000000000000000000000000000000000000
---------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/FSM_9> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/FSM_10> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <cal1_dlyce_dq_r> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pb_found_edge_last_r_0> is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <found_edge_all_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <idel_tap_limit_dq_pb_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mig_7series_v1_9_mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dlyval_dq_reg_r_311> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_211> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_111> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_011> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_410> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_310> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_210> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_110> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_010> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_49> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_39> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_19> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_09> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_48> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_38> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_18> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_08> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_47> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_415> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_315> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_215> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_115> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_015> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_414> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_314> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_214> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_114> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_014> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_413> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_313> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_213> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_113> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_013> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_412> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_312> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_212> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_112> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_012> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_411> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_23> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_03> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_22> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_02> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_41> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_21> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_01> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyce_dq_r_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyce_dq_r_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_37> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_17> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_07> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_46> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_36> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_26> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_06> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_45> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_33> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_43> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_04> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_24> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_34> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_44> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_05> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_25> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_reg_r_35> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_59> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_58> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_57> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_56> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_55> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_54> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_53> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_52> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_51> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_50> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_49> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_48> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_47> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_46> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_45> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_44> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_43> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_42> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_41> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_40> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_79> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_78> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_77> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_76> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_75> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_74> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_73> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_72> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_71> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_70> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_69> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_68> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_67> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_66> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_65> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_64> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_63> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_62> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_61> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_19> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_18> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_17> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_15> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_14> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_13> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_12> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_10> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_9> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_8> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_39> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_38> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_37> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_36> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_35> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_34> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_33> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_32> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_31> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_30> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_29> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_28> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_27> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_26> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_25> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_24> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_23> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_22> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_21> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dlyval_dq_20> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <dlyinc_dq_r> is unconnected in block <mig_7series_v1_9_ddr_phy_rdlvl>.
WARNING:Xst:1710 - FF/Latch <tmp_mr2_r_3_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr2_r_3_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_9> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_10> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tmp_mr1_r_3_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr1_r<0>_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r<0>_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mr2_r<0>_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_0> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr2_r_3_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_0> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_1> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_2> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_3> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_4> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_5> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_6> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_7> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:2677 - Node <tmp_mr1_r_3_8> of sequential type is unconnected in block <mig_7series_v1_9_ddr_phy_init>.
WARNING:Xst:1710 - FF/Latch <pi_fine_overflow> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_counter_read_val_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_phase_locked> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pi_dqs_out_of_range> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_4lanes_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <trans_buf_out_r1_1> of sequential type is unconnected in block <mig_7series_v1_9_axi_mc_r_channel>.
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_19> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_21> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_61> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <storage_data1_4> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_6> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_7> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_16> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_19> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_20> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_21> (without init value) has a constant value of 1 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_60> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <storage_data1_61> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_axic_register_slice_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ax_burst_r_0> of sequential type is unconnected in block <mig_7series_v1_9_axi_mc_cmd_translator>.
INFO:Xst:2261 - The FF/Latch <ocal_rise_edge1_found> in Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> is equivalent to the following FF/Latch, which will be removed : <ocal_rise_edge1_found_timing> 
INFO:Xst:2261 - The FF/Latch <ocal_rise_edge2_found> in Unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> is equivalent to the following FF/Latch, which will be removed : <ocal_rise_edge2_found_timing> 
INFO:Xst:2261 - The FF/Latch <lfsr_q_1> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_33> 
INFO:Xst:2261 - The FF/Latch <phy_tmp_odt_r> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following 2 FFs/Latches, which will be removed : <mr1_r<0>_1> <mr1_r<0>_0> 
INFO:Xst:2261 - The FF/Latch <phy_address_13> in Unit <mig_7series_v1_9_ddr_phy_init> is equivalent to the following FF/Latch, which will be removed : <phy_address_11> 

Optimizing unit <system_ddr3_sdram_wrapper> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_7> ...

Optimizing unit <axi_7series_ddrx> ...

Optimizing unit <mig_7series_v1_9_tempmon> ...

Optimizing unit <mig_7series_v1_9_mc> ...

Optimizing unit <mig_7series_v1_9_rank_cntrl> ...

Optimizing unit <mig_7series_v1_9_rank_common> ...

Optimizing unit <mig_7series_v1_9_round_robin_arb_1> ...

Optimizing unit <mig_7series_v1_9_bank_state_1> ...

Optimizing unit <mig_7series_v1_9_bank_queue_1> ...

Optimizing unit <mig_7series_v1_9_bank_state_2> ...

Optimizing unit <mig_7series_v1_9_bank_queue_2> ...

Optimizing unit <mig_7series_v1_9_bank_state_3> ...

Optimizing unit <mig_7series_v1_9_bank_queue_3> ...

Optimizing unit <mig_7series_v1_9_bank_state_4> ...

Optimizing unit <mig_7series_v1_9_bank_queue_4> ...

Optimizing unit <mig_7series_v1_9_arb_select> ...
WARNING:Xst:1710 - FF/Latch <rnk_config_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_arb_row_col> ...

Optimizing unit <mig_7series_v1_9_round_robin_arb_3> ...

Optimizing unit <mig_7series_v1_9_bank_common> ...
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <mig_7series_v1_9_bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_col_mach> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_top> ...

Optimizing unit <mig_7series_v1_9_ddr_calib_top> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_dqs_found_cal> ...
WARNING:Xst:1710 - FF/Latch <rd_byte_data_offset<0>_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_byte_data_offset<0>_17> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_byte_data_offset<0>_11> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <detect_rd_cnt_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <final_data_offset_5> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <final_data_offset_17> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_dqs_found_cal>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_ddr_phy_rdlvl> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_prbs_rdlvl> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_wrlvl> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_oclkdelay_cal> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_wrcal> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_tempmon> ...

Optimizing unit <mig_7series_v1_9_ddr_prbs_gen> ...
INFO:Xst:2261 - The FF/Latch <lfsr_q_2> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_34> 
INFO:Xst:2261 - The FF/Latch <lfsr_q_2> in Unit <mig_7series_v1_9_ddr_prbs_gen> is equivalent to the following FF/Latch, which will be removed : <lfsr_q_34> 

Optimizing unit <mig_7series_v1_9_ddr_phy_init> ...
WARNING:Xst:1710 - FF/Latch <num_reads_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay> ...

Optimizing unit <mig_7series_v1_9_ddr_mc_phy_wrapper> ...

Optimizing unit <mig_7series_v1_9_ddr_of_pre_fifo_1> ...

Optimizing unit <mig_7series_v1_9_ddr_mc_phy> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_4lanes_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_1> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_2> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_2> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_3> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_3> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_4> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_4> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_4lanes_2> ...

Optimizing unit <mig_7series_v1_9_ddr_phy_4lanes_3> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_8> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_8> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_9> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_9> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_10> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_10> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_lane_11> ...

Optimizing unit <mig_7series_v1_9_ddr_byte_group_io_11> ...

Optimizing unit <mig_7series_v1_9_axi_mc> ...

Optimizing unit <mig_7series_v1_9_axi_mc_r_channel> ...

Optimizing unit <mig_7series_v1_9_axi_mc_simple_fifo_3> ...

Optimizing unit <mig_7series_v1_9_axi_mc_simple_fifo_4> ...

Optimizing unit <mig_7series_v1_9_ddr_axic_register_slice_5> ...

Optimizing unit <mig_7series_v1_9_ddr_axic_register_slice_8> ...

Optimizing unit <mig_7series_v1_9_axi_mc_aw_channel> ...

Optimizing unit <mig_7series_v1_9_axi_mc_cmd_translator> ...

Optimizing unit <mig_7series_v1_9_axi_mc_incr_cmd> ...

Optimizing unit <mig_7series_v1_9_axi_mc_wrap_cmd> ...

Optimizing unit <mig_7series_v1_9_axi_mc_wr_cmd_fsm> ...

Optimizing unit <mig_7series_v1_9_axi_mc_w_channel> ...

Optimizing unit <mig_7series_v1_9_axi_mc_simple_fifo_1> ...

Optimizing unit <mig_7series_v1_9_axi_mc_simple_fifo_2> ...

Optimizing unit <mig_7series_v1_9_axi_mc_cmd_fsm> ...

Optimizing unit <mig_7series_v1_9_axi_mc_cmd_arbiter> ...

Optimizing unit <mig_7series_v1_9_ui_rd_data> ...

Optimizing unit <mig_7series_v1_9_ui_wr_data> ...

Optimizing unit <mig_7series_v1_9_ui_cmd> ...

Optimizing unit <axi_7series_ddrx_iodelay_ctrl> ...
WARNING:Xst:1710 - FF/Latch <wrcal_wr_cnt_3> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <num_reads_2> (without init value) has a constant value of 0 in block <mig_7series_v1_9_ddr_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1303 - From in and out of unit u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top, both signals calib_in_common and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/calib_in_common have a KEEP attribute, signal calib_in_common will be lost.
WARNING:Xst:1303 - From in and out of unit u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy, both signals if_empty and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/if_empty have a KEEP attribute, signal if_empty will be lost.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_44> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_43> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_42> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_ras_n_3> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_we_n_3> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cs_n_3> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_n_3> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_bank_11> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_bank_10> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_bank_9> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_sre_r_lcl> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_srx_r_lcl> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_FSM_FFd11> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r1_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_55> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_54> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_53> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_52> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_51> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_50> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_49> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_48> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_47> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_46> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_45> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_srx_r1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_2> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_1> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_addr_r2_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rst_phaser_ref> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/rank_busy_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_rank_cnt> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out0_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out0_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out0_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out0_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out1_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out1_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_aux_out1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/mc_odt_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/app_sr_active_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/last_master_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/config_arb0/grant_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<10>_retry_cnt<11>_retry_cnt<12>_retry_cnt<13>_retry_cnt<14>_retry_cnt<15>_retry_cnt<16>_retry_cnt<17>_retry_cnt<18>_retry_cnt<19>_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<9:0>_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/retry_cnt<20>_retry_cnt<21>_retry_cnt<22>_retry_cnt<23>_retry_cnt<24>_retry_cnt<25>_retry_cnt<26>_retry_cnt<27>_retry_cnt<28>_retry_cnt<29>_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_taps_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/second_fail_detect> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/pi_dqs_found_err> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_47> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_46> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_45> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_44> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_43> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_42> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_41> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_40> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_39> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_38> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_37> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_36> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_29> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_28> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_27> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_26> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_25> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_24> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_23> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_22> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_21> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_20> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_19> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_18> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_16> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_47> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_46> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_45> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_44> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_43> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_42> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_41> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_40> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_39> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_38> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_37> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_36> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_29> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_28> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_27> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_26> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_25> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_24> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_23> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_22> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_21> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_20> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_19> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_18> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_16> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_err> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_tap_mod_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_mux_sel_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_23> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_22> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_21> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_20> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_19> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_18> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_16> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_coarse_cnt_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg3_dec_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_state_r1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_fall0_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/prev_rd_rise0_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/sel_rd_fall0_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_47> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_46> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_45> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_44> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_43> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_42> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_41> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_40> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_39> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_38> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_37> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_36> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_29> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_28> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_27> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_26> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_25> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_24> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_23> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_22> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_21> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_20> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_19> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_18> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_16> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_tap_cnt_r_7_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_err> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_done_r1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_fine_tap_cnt_7_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_7_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_7_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_coarse_tap_cnt_7_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_err> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_start> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/no_rst_tg_mc> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_writes> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/entry_cnt_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem62> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem61> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/Mram_mem1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_dqs_found> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_dqs_out_of_range> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_phase_locked> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_fine_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_fine_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/po_coarse_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_71> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_70> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_69> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_68> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_67> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_66> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem141> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem142> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_79> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_78> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_77> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_76> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_75> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_74> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_73> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_72> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_47> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_46> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_45> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_44> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_43> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_42> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem141> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem142> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_79> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_78> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_77> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_76> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_75> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_74> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_73> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_72> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_53> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_52> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_51> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_50> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_49> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_48> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/pi_dqs_found> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/po_fine_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/po_coarse_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/pi_dqs_found> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/pi_dqs_out_of_range> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/pi_phase_locked> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/pi_fine_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/po_fine_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/po_coarse_overflow> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_71> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_70> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_69> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_68> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_67> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_66> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_53> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_52> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_51> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_50> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_49> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_data_r_48> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_29> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_28> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_27> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_26> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_25> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_24> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/Mram_mem1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_47> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_46> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_45> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_44> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_43> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_42> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/rd_data_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_ignore_begin_r> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/Mshreg_dout_1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_17> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_15> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_14> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_13> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_12> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_11> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_10> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_9> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_8> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/awlen_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axaddr_wrap_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/wrap_boundary_axaddr_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_sz_r2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_sz_r1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/cke_r> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cke_3> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cke_2> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cke_1> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sr_cntrl.ckesr_timer.ckesr_timer_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wait_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_7> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_wrcal_rd> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data1_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/storage_data2_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data1_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_35> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_34> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_33> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_32> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_31> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/storage_data2_30> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cke_0> (without init value) has a constant value of 1 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_inc2_cnt_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_cnt_r_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/cnt_dqs_r_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_6> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_7> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_8> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_9> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_10> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_8> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_8> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/enable_wrlvl_cnt_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_stg3_dec> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_dec2_cnt_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rnk_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_rank_cnt_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/regl_rank_cnt_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc<0>_0> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_do_max_0_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt_5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_11> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_12> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_13> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_14> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_15> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_16> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_17> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_18> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_19> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_20> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_21> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_22> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_dec_7_23> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r_3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rnk_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rnk_cnt_r_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rnk_cnt_r_0> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc<0>_6> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset<0>_6> has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/po_en_stg3> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit DDR3_SDRAM Conflict on KEEP property on signal N0 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<5> u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<5> signal will be lost.
WARNING:Xst:638 - in unit DDR3_SDRAM Conflict on KEEP property on signal N0 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<3> u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<3> signal will be lost.
WARNING:Xst:638 - in unit DDR3_SDRAM Conflict on KEEP property on signal N0 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<0> u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full<0> signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd10> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r6> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r5> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r4> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ck_addr_cmd_delay_done_r1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_2> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_1> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/count_0> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:638 - in unit DDR3_SDRAM Conflict on KEEP property on signal N0 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4 u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd4 signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit DDR3_SDRAM Conflict on KEEP property on signal N0 and u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5 u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd5 signal will be lost.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_26> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/mc_ras_n_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_27> in Unit <DDR3_SDRAM> is equivalent to the following 7 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_25> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_16> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_15> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_address_14> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cmd_2> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cs_n_1> <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_n_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_ras_n_2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cs_n_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_rd_wr_r> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/col_rd_wr_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/was_priority> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_hi_pri_r2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cmd_0> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_end_r1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_wren_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_0> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_5> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_5> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_6> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_6> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_7> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_7> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_8> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_8> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_9> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_9> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/idelay_ld_rst> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/idelay_ld_rst> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/idelay_ld_rst> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/idelay_ld_rst> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r1> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r2> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r3> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/rst_r4> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/periodic_read_request.periodic_rd_r_cnt> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/periodic_rd_cntr_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel_first> <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/sel_first> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/areset_d_0> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/areset_d_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_0> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx_r_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/areset_d_1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/areset_d_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx_r_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx_r_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buf_indx_copy_r_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx_r_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/prbs_rdlvl_done_r1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_10> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_10> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_11> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_11> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_12> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_12> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_13> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_13> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_14> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_14> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_20> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_20> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_15> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_15> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_21> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_21> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_16> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_16> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_22> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_22> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_17> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_17> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_23> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_23> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_18> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_18> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_24> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_24> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_19> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_19> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_30> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_30> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/mc_init_complete_r> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/init_complete_r> <u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_init_complete_r> <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/init_complete_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_25> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_25> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_31> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_31> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_26> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_26> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_32> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_32> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_27> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_27> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_33> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_33> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_28> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_28> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_34> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_34> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_29> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_29> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_40> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_40> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_35> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_35> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_41> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_41> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_36> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_36> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_42> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_42> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_37> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_37> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_43> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_43> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_38> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_38> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_44> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_44> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_39> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_39> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_45> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_45> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/init_complete_r1> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/mc_init_complete_r1> <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/init_complete_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_46> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_46> 
INFO:Xst:2261 - The FF/Latch <temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/largest_7_47> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest_7_47> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r> <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_tmp_odt_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_data_match_valid_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_zq_r_lcl> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/phy_if_empty_r> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_0> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_2> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel_first> <u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/sel_first> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/rdlvl_stg1_done_r1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy3> of sequential type is unconnected in block <DDR3_SDRAM>.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_ddr3_sdram_wrapper, actual ratio is 2.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_in_common has been replicated 16 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_0 has been replicated 20 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_1 has been replicated 20 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_5 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_0 has been replicated 7 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_zero_inputs_2 has been replicated 7 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/idelay_inc_r2 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete has been replicated 146 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_po_dec_done has been replicated 8 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wr_level_done has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/ocal_done_r has been replicated 8 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_done has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_empty_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_empty_8 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_empty_r_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_empty_r_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_4 has been replicated 42 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_0 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_ptr_1 has been replicated 3 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0 has been replicated 26 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_4 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3 has been replicated 4 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_3 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/rd_wr_r_lcl has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr_0 has been replicated 9 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr_1 has been replicated 9 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr_2 has been replicated 9 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_addr_3 has been replicated 9 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_offset_0 has been replicated 9 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/reset has been replicated 10 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_FSM_FFd2 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wr_data_fifo_0/cnt_read_2 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/state_0 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/ar_pipe/state_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/state_0 has been replicated 2 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_axi_mc/axi_register_slice_d3/aw_pipe/state_1 has been replicated 1 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r has been replicated 10 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid has been replicated 51 time(s)
FlipFlop DDR3_SDRAM/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/ram_init_done_r_lcl has been replicated 3 time(s)
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <DDR3_SDRAM> :
	Found 9-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rst_dqs_find_r2>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/sr_valid_r2>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_fine_dly_dec_done>.
	Found 5-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5>.
	Found 4-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/delay_done_r4>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/rd_active_r3>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise2_r_4>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise2_r_0>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise3_r_7>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/pat_match_rise3_r_3>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<7>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<6>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<5>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<4>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<3>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<2>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise2_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<1>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall3_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise3_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall1_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall2_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise1_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_fall0_r<0>_0>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/sr_rise0_r<0>_0>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume>.
	Found 6-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_5>.
	Found 6-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7>.
	Found 16-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done>.
	Found 15-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_14>.
	Found 6-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_5>.
	Found 3-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r3>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wr_i2>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_24>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_wd_i2_23>.
	Found 12-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_11>.
	Found 4-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4>.
	Found 12-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_11>.
	Found 12-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_11>.
	Found 4-bit shift register for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/u_axi_mc/mc_init_complete_r>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_arid_r_1>.
	Found 2-bit shift register for signal <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_arid_r_0>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_15> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <DDR3_SDRAM> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8775
 Flip-Flops                                            : 8775
# Shift Registers                                      : 90
 12-bit shift register                                 : 3
 15-bit shift register                                 : 1
 16-bit shift register                                 : 1
 2-bit shift register                                  : 70
 3-bit shift register                                  : 7
 4-bit shift register                                  : 3
 5-bit shift register                                  : 1
 6-bit shift register                                  : 3
 9-bit shift register                                  : 1

=========================================================================
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_4> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_2> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/phy_ctl_pre_fifo_0/my_full_1> (without init value) has a constant value of 0 in block <DDR3_SDRAM>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_ddr3_sdram_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10691
#      GND                         : 1
#      INV                         : 345
#      LUT1                        : 161
#      LUT2                        : 840
#      LUT3                        : 2378
#      LUT4                        : 1070
#      LUT5                        : 2414
#      LUT6                        : 2353
#      MUXCY                       : 398
#      MUXF7                       : 317
#      VCC                         : 1
#      XORCY                       : 413
# FlipFlops/Latches                : 8881
#      FD                          : 4381
#      FDC                         : 17
#      FDCE                        : 8
#      FDE                         : 1130
#      FDP                         : 15
#      FDR                         : 756
#      FDRE                        : 1582
#      FDS                         : 547
#      FDSE                        : 428
#      ODDR                        : 17
# RAMS                             : 455
#      RAM32M                      : 421
#      RAM32X1D                    : 34
# Shift Registers                  : 1186
#      SRLC16E                     : 668
#      SRLC32E                     : 518
# IO Buffers                       : 105
#      IOBUF_DCIEN                 : 64
#      IOBUFDS_DCIEN               : 8
#      OBUF                        : 24
#      OBUFDS                      : 1
#      OBUFT                       : 8
# Others                           : 280
#      BUFIO                       : 3
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 64
#      IN_FIFO                     : 8
#      ISERDESE2                   : 64
#      OSERDESE2                   : 103
#      OUT_FIFO                    : 11
#      PHASER_IN_PHY               : 8
#      PHASER_OUT_PHY              : 11
#      PHASER_REF                  : 3
#      PHY_CONTROL                 : 3
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            8881  out of  607200     1%  
 Number of Slice LUTs:                12499  out of  303600     4%  
    Number used as Logic:              9561  out of  303600     3%  
    Number used as Memory:             2938  out of  130800     2%  
       Number used as RAM:             1752
       Number used as SRL:             1186

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17198
   Number with an unused Flip Flop:    8317  out of  17198    48%  
   Number with an unused LUT:          4699  out of  17198    27%  
   Number of fully used LUT-FF pairs:  4182  out of  17198    24%  
   Number of unique control sets:       649

IO Utilization: 
 Number of IOs:                        1518
 Number of bonded IOBs:                 114  out of    700    16%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                | Clock buffer(FF name)                                                                                                                                                                              | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                                                                                                         | NONE(DDR3_SDRAM/mig_rst)                                                                                                                                                                           | 10487 |
clk_ref                                                                                                                                                                     | NONE(DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0)                                                                                                                                        | 18    |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk        | NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck)| 1     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed| NONE(DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts)| 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.350ns (Maximum Frequency: 298.512MHz)
   Minimum input arrival time before clock: 1.436ns
   Maximum output required time after clock: 2.101ns
   Maximum combinational path delay: 1.058ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.350ns (frequency: 298.512MHz)
  Total number of paths / destination ports: 199525 / 25060
-------------------------------------------------------------------------
Delay:               3.350ns (Levels of Logic = 6)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_7_11 (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_7_11 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.236   0.618  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_7_11 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/corse_inc_7_11)
     LUT6:I0->O            1   0.043   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/mux32_3 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/mux32_3)
     MUXF7:I1->O           2   0.178   0.500  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/mux32_2_f7 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_w[2]_corse_inc[7][2]_wide_mux_634_OUT<2>)
     LUT3:I0->O            5   0.043   0.373  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/out131 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[2]_reduce_or_658_o)
     LUT5:I4->O            3   0.043   0.362  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd27-In21 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r_FSM_FFd27-In2)
     LUT6:I5->O            1   0.043   0.350  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r__n2829_inv1 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r__n2829_inv)
     LUT6:I5->O            4   0.043   0.356  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_state_r__n2829_inv3 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/_n2829_inv)
     FDRE:CE                   0.161          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r_0
    ----------------------------------------
    Total                      3.350ns (0.790ns logic, 2.560ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ref'
  Clock period: 1.310ns (frequency: 763.068MHz)
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Delay:               1.310ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 (FF)
  Destination:       DDR3_SDRAM/IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Source Clock:      clk_ref rising
  Destination Clock: clk_ref rising

  Data Path: DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 to DDR3_SDRAM/IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/rst_ref_sync_r_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0 (IODELAY_CTRL.u_synch_to_clk_ref/synch_d2_0)
     INV:I->O             15   0.054   0.417  IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/sys_rst_inv1_INV_0 (IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/sys_rst_inv)
     FDP:PRE                   0.264          IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/rst_ref_sync_r_0
    ----------------------------------------
    Total                      1.310ns (0.554ns logic, 0.757ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3258 / 2726
-------------------------------------------------------------------------
Offset:              1.436ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13 (RAM)
  Destination Clock: clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OUT_FIFO:FULL         14   0.000   0.567  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_full)
     LUT6:I3->O           15   0.043   0.417  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en1 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en)
     RAM32M:WE                 0.408          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1
    ----------------------------------------
    Total                      1.436ns (0.451ns logic, 0.985ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ref'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.000ns (Levels of Logic = 1)
  Source:            aresetn (PAD)
  Destination:       DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0 (FF)
  Destination Clock: clk_ref rising

  Data Path: aresetn to DDR3_SDRAM/IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR3_SDRAM:aresetn'
     FD:D                     -0.000          IODELAY_CTRL.u_synch_to_clk_ref/synch_d1_0
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.696ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.344  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.696ns (0.352ns logic, 0.344ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9730 / 2008
-------------------------------------------------------------------------
Offset:              2.101ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1 (RAM)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:D05 (PAD)
  Source Clock:      clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1 to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:D05
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOC1     1   1.369   0.350  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mram_mem1 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/_n0157<5>)
     LUT5:I4->O            1   0.043   0.339  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out561 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/pre_fifo_dout<5>)
    OUT_FIFO:D05               0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    ----------------------------------------
    Total                      2.101ns (1.412ns logic, 0.689ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.936ns (Levels of Logic = 2)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (FF)
  Destination:       ddr_ck_p<0> (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck to ddr_ck_p<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.339  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q<0>)
     OBUFDS:I->O               0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf (ddr_ck_p<0>)
     end scope: 'DDR3_SDRAM:ddr_ck_p<0>'
    ----------------------------------------
    Total                      0.936ns (0.597ns logic, 0.339ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_ref'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.236ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 (FF)
  Destination:       iodelay_ctrl_rdy_o (PAD)
  Source Clock:      clk_ref rising

  Data Path: DDR3_SDRAM/IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 to iodelay_ctrl_rdy_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.000  IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1 (IODELAY_CTRL.u_axi_7series_ddrx_iodelay_ctrl/iodelay_ctrl_rdy_d1)
     end scope: 'DDR3_SDRAM:iodelay_ctrl_rdy_o'
    ----------------------------------------
    Total                      0.236ns (0.236ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<8>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<9>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<10>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<11>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<3>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<2>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<1>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<0>)
    IOBUFDS_DCIEN:I            0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1876 / 1804
-------------------------------------------------------------------------
Delay:               1.058ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL (PAD)
  Destination:       DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN (PAD)

  Data Path: DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL to DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OUT_FIFO:FULL         14   0.000   0.675  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_full)
     LUT5:I0->O            1   0.043   0.339  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_out1 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre)
    OUT_FIFO:WREN              0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    ----------------------------------------
    Total                      1.058ns (0.043ns logic, 1.015ns route)
                                       (4.1% logic, 95.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.350|         |         |         |
clk_ref        |    0.575|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref        |    1.310|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 230.00 secs
Total CPU time to Xst completion: 222.59 secs
 
--> 


Total memory usage is 844508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2667 (   0 filtered)
Number of infos    :  442 (   0 filtered)

