# Constants
memLatency= 309 # 312 - 2 (L1) - 1 (L2)
mshrType  = "full"
#mshrType  = "none"
#L2ll     = "AdvMem MemBus" # No Pref
#L2ll     = "BigMem Memory" # No BW model
L2ll     = "PBuff PBuff"  # Prefetching

# Parameters
NoMigration  = false
procsPerNode = 1
pageSize     = 4096

gatherm     = 'GaThermAMD'
thermSpot   = 'SescSpot'
thermal     = 'SescTherm'
floorplan   = 'layoutDescr'
#  No ucoolers currently used
#           ucoolfloorplan = 'layoutDescr2'
technology  = 'techParam'
cpucore[0]  = 'issueX'

[GaThermAMD]
NumberBlocks  = 24 # 18 with the old floorplan
PopSize       = 2
MaxGeneration = 4
StopCondition = 0.5
MutationRate  = 0.05
GoodnessRate  = 0.6
BadnessRate   = 0.1
Pclk = "[0,2] <100>"
Pdyn = "[0,20] <100>"
SPL0 = "[0,6] <1000>"
SPL1 = "[-1,4] <1000>"
SPL2 = "[-4000,-100] <1000>"
SSP1 = "[0,1] <100>"
SSP2 = "[0,1] <100>"

[layoutDescr]
blockMatch[0] = "P(0)_ITLB*"           # MC
blockMatch[1] = "P(0)_ITLB*"           # Clock
blockMatch[2] = "P(0)_IL1* P(0)_ITLB*" # IL1
blockMatch[3] = "P(0)_IL1* P(0)_ITLB*" # Pick
blockMatch[4] = "P(0)_ITLB*"           # Clock
blockMatch[5] = "BPred(0)_BTB"         # fetch 1
blockMatch[6] = "BPred(0)_RAS BPred(0)_ogehl"      # fetch 0
blockMatch[7] = "Proc(0)_FXClusterIssueX:window* Proc(0)_FXClusterIssueX:resultBusEnergy Proc(0)_FXClusterIssueX:forwardBusEnergy"  # Int Sched
blockMatch[8] = "Proc(0):renameEnergy Proc(0):rdIRegEnergy Proc(0):wrIRegEnergy"  # IRF
blockMatch[9] = "Proc(0):robEnergy"     # ROB
blockMatch[10] = "BPred(0)_RAS BPred(0)_ogehl" # fetch 2
blockMatch[11] = "Proc(0)_BUNIT* Proc(0)_MUNIT* Cluster(0):iDiv Cluster(0):iALU"
blockMatch[12] = "P(0)_ITLB* P(0)_DL1_MSHR P(0)_PBuff P(0)_DTLB*" # bus
blockMatch[13] = "P(0)_ITLB*" # Clock
blockMatch[14] = "P(0)_DL1*" # DL1
blockMatch[15] = "P(0)_ITLB*" # Clock
blockMatch[16] = "P(0)_DTLB*" # DTLB 1
blockMatch[17] = "P(0)_DTLB*" # DTLB 2
blockMatch[18] = "FULoad(0) FUMemory(0) FUStore(0) FUMemory(0)" # LSQ
blockMatch[19] = "Proc(0)_FPClusterIssueX:window* Proc(0)_FPClusterIssueX:resultBusEnergy Proc(0)_FPClusterIssueX:forwardBusEnergy"  # FPSched
blockMatch[20] = "Proc(0):rdFPRegEnergy  Proc(0):wrFPRegEnergy"  # FRF
blockMatch[21] = "Proc(0)_CUNIT* Cluster(0):fpMult Cluster(0):fpALU Cluster(0):fpDiv" # SSE
blockMatch[22] = "Proc(0)_CUNIT* Cluster(0):fpMult Cluster(0):fpALU Cluster(0):fpDiv" # FP0
blockMatch[23] = "L2 niceCache"
blockDescr[0] = "b1 0.00162754716981132 0.00749528301886792 0.000 0.000385471698113208"
blockDescr[1] = "b2 0.00235566037735849 0.000385471698113208 0.000 0.00"
blockDescr[2] = "b3 0.0027411320754717 0.00299811320754717 0.00162754716981132 0.00488264150943396"
blockDescr[3] = "b4 0.0027411320754717 0.000428301886792453 0.00162754716981132 0.00445433962264151"
blockDescr[4] = "b5 0.00518245283018868 0.000342641509433962 0.00162754716981132 0.00411169811320755"
blockDescr[5] = "b6 0.00072811320754717 0.00372622641509434 0.00162754716981132 0.000385471698113208"
blockDescr[6] = "b7 0.00325509433962264 0.00411169811320755 0.00235566037735849 0.00"
blockDescr[7] = "b8 0.00119924528301887 0.00214150943396226 0.00561075471698113 0.00197018867924528"
blockDescr[8] = "b9 0.00119924528301887 0.00128490566037736 0.00561075471698113 0.000685283018867925"
blockDescr[9] = "b10 0.00119924528301887 0.000685283018867925 0.00561075471698113 0.00"
blockDescr[10] = "b11 0.00124207547169811 0.00145622641509434 0.00436867924528302 0.00445433962264151"
blockDescr[11] = "b12 0.00119924528301887 0.00145622641509434 0.00561075471698113 0.00445433962264151"
blockDescr[12] = "b13 0.00244132075471698 0.00197018867924528 0.00436867924528302 0.00591056603773585"
blockDescr[13] = "b14 0.000256981132075472 0.00788075471698113 0.00681 0.00"
blockDescr[14] = "b15 0.00256981132075472 0.00342641509433962 0.00706698113207547 0.00445433962264151"
blockDescr[15] = "b16 0.00428301886792453 0.000342641509433962 0.00706698113207547 0.00411169811320755"
blockDescr[16] = "b17 0.00102792452830189 0.00214150943396226 0.00706698113207547 0.00197018867924528"
blockDescr[17] = "b18 0.00154188679245283 0.00214150943396226 0.00809490566037736 0.00197018867924528"
blockDescr[18] = "b19 0.00256981132075472 0.00197018867924528 0.00706698113207547 0.00"
blockDescr[19] = "b20 0.00171320754716981 0.000899433962264151 0.00963679245283019 0.0032122641509434"
blockDescr[20] = "b21 0.00171320754716981 0.00171320754716981 0.00963679245283019 0.00149905660377359"
blockDescr[21] = "b22 0.00171320754716981 0.00149905660377359 0.00963679245283019 0.00"
blockDescr[22] = "b23 0.00171320754716981 0.00342641509433962 0.00963679245283019 0.00445433962264151"
blockDescr[23] = "b24 0.01135 0.00916566037735849 0.000 0.00788075471698113"

#densities are scaled based upon average chip transistor density
#NOTE: all values HAVE to be normalized to 1 (nothing less than 1)
blockchipDensity[0] = 1.00
blockchipDensity[1] = 1.00
blockchipDensity[2] = 1.00
blockchipDensity[3] = 1.00
blockchipDensity[4] = 1.00
blockchipDensity[5] = 1.00
blockchipDensity[6] = 1.00
blockchipDensity[7] = 1.00
blockchipDensity[8] = 1.00
blockchipDensity[10] = 1.00
blockchipDensity[11] = 1.00
blockchipDensity[12] = 1.00
blockchipDensity[13] = 1.00
blockchipDensity[14] = 1.00
blockchipDensity[15] = 1.00
blockchipDensity[16] = 1.00
blockchipDensity[17] = 1.00
blockchipDensity[18] = 1.00
blockchipDensity[19] = 1.00
blockchipDensity[20] = 1.00
blockchipDensity[21] = 1.00
blockchipDensity[22] = 1.00
blockchipDensity[23] = 1.00
#density are scaled based upon average chip interconnect density
blockinterconnectDensity[0] = 1.00
blockinterconnectDensity[1] = 1.00
blockinterconnectDensity[2] = 1.00
blockinterconnectDensity[3] = 1.00
blockinterconnectDensity[4] = 1.00
blockinterconnectDensity[5] = 1.00
blockinterconnectDensity[6] = 1.00
blockinterconnectDensity[7] = 1.00
blockinterconnectDensity[8] = 1.00
blockinterconnectDensity[9] = 1.00
blockinterconnectDensity[10] = 1.00
blockinterconnectDensity[11] = 1.00
blockinterconnectDensity[12] = 1.00
blockinterconnectDensity[13] = 1.00
blockinterconnectDensity[14] = 1.00
blockinterconnectDensity[15] = 1.00
blockinterconnectDensity[16] = 1.00
blockinterconnectDensity[17] = 1.00
blockinterconnectDensity[18] = 1.00
blockinterconnectDensity[19] = 1.00
blockinterconnectDensity[20] = 1.00
blockinterconnectDensity[21] = 1.00
blockinterconnectDensity[22] = 1.00
blockinterconnectDensity[23] = 1.00

#			********* SESCTHERM MAIN CONFIGURATION *************
[SescTherm]
#these are bulk materials
materials_bulk[0] = 'BULK_SI'
materials_bulk[1] = 'COPPER'
materials_bulk[2] = 'VIRTUAL'
materials_bulk[3] = 'DOPED_POLYSILICON'	
materials_bulk[4] = 'SI_O2'			
materials_bulk[5] = 'SIMOX'

layer[0] = 'layer0' # Pins
layer[1] = 'layer1' # PCB
layer[2] = 'layer2' # uPCB-C5
layer[3] = 'layer3' # C4
layer[4] = 'layer4' # metal
layer[5] = 'layer5' # transistor
layer[6] = 'layer6' # Substrate
layer[7] = 'layer7' # Oil
#layer[8] = 'layer8'
#layer[9] = 'layer9'

model = 'model_config'
samples = 'sample_config'
graphics = 'graphics_config'
ucool = 'ucooler_config'
cooling = 'cooling_config'
chip = 'chip_config'
spreader_sink = 'spreader_sink_config'

[model_config]
num_threads = 4 #this is the number of threads that are allocated for SUPER_LU
matrix_library = SUPER_LU #either SUPER_LU or MTL
CyclesPerSample = 20000
initialTemp = 25.0 # Init temperature
ambientTemp = 40.0
#default time increment (can be changed per call to the solver)
TimeIncrement = 0.25

#sesctherm sampling parameters
[sample_config]
enable_periodic_sampling =	true		#this enables periodic sampling
sampleStartTime = 0						#the time when we begin sampling
sampleEndTime =	100						#the time when we end sampling
sampleDuration = .010					#this is the duration of each sample

#sesctherm 
#file types: _M means output by model_unit (fine-grain) / _F means output by floorplan_unit (course-grain)
#			 NORM_ is neither AVE or DIF (do nothing)
#			 AVE_ means average data values over all specified layers
#			 DIF_ means compute the dufference in the data values (only two layers allowed)
#			  FLOORPLAN_				-> output floorplan 
#			 [NORM_/AVE_/DIF_][POWER/TEMP]_CUR_[M/F]_ -> output power/temperature for each timestep 
#			 [NORM_/AVE_/DIF_][POWER/TEMP]_MAX_[M/F]_ -> output max power/temperature over each sample duration
#			 [NORM_/AVE_/DIF_][POWER/TEMP]_MIN_[M/F]_ -> output min power/temperature over the sample duration
#			 [NORM_/AVE_/DIF_][POWER/TEMP]_AVE_[M/F]_ -> output average power/temperature for sample duration 
#We specificy which file type to apply to each layer
#format: file type, layers
[graphics_config]

enableGraphics = true
resolution_x= 1440									#image resolution (1440x900)	
resolution_y= 900											
perspective_view=false								#display the view in perspective
graphics_floorplan_layer = 5						#specify the layer with the floorplan
graphics_file_type[0] = "FLOORPLAN_5"				#output floorplan
graphics_file_type[1] = "NORM_POWER_CUR_M_5"				#output power map for each timestep for layer 5 using model_units
graphics_file_type[2] = "NORM_TEMP_CUR_M_1,2,3,4,5,6,7"	#output cur temperature for layer 1-7 using model_units
graphics_file_type[3] = "AVE_TEMP_AVE_M_5,6"		#output ave temperature for layers 5-6, 
													#where those temps are the average temps over sample duration using model_units
graphics_file_type[4] = "AVE_TEMP_CUR_F_ 5,6"		#output ave temperature for layers 5-6, where those temps are the cur temps using floorplan_units
graphics_file_type[5] = "DIF_TEMP_CUR_M_ 5,6"		#output the difference in the cur temperature for layers 5-6 using model_units
								


#			(SESCTHERM)  *COOLING PROPERTIES*
[cooling_config]
# Fan may not be used (ignored otherwise)
# Fan Velocity (m/s) (typical range 2-8m/s) (assume laminar flow)                                       
# Velocity (LFM) = Volume (CFM) / area (ft^2)
# Velocity (m/s) = Volume (m^3/s) / area (m^2)
FanUsed = 0	#no fan is used
FanVelocity = 2.00

#Liquid coolant Properties
#Properties obtained for Fluka Mineral Oil
#We assume that the oil flow is over the width of the chip (NOT the height)
Coolant_density = 850 #kg/m^3
Coolant_viscosity = 15e-6	#m^2/s
Coolant_thermal_conductivity = 0.098 #W/mK
Coolant_specific_heat = 1670 #J/kg*K
Coolant_prandtl_number = 260.42
Coolant_flow_rate = 15.8e-6 #m^3/sec
Coolant_angle = 10 #degrees
Coolant_nozzle_diameter= 0.05 #m
#Coolant_coverage_percent = 0.00000000025 #percent of oil actually flowing over chip
Coolant_coverage_percent  = 0.00000000008 #percent of oil actually flowing over chip

#			(SESCTHERM)		*CHIP PARAMETERS*
# The parameters are currently configured for the following processor:
#		AMA3200BEX5AR (CLAWHAMMER 754 3200+ 130nm soi 105.9M transistors 193mm^2 89W, 1.4V 57.4A)
[chip_config]
transistor_count = 105.9e6
pin_count = 754
pins_height =    .003 #m
pin_pitch =      .00025 #mm
chip_width =      .017 #m 
chip_height =     .01135 #m
chip_thickness = 0.00083 #m
package_height = .040 #m
package_width =  .040 #m
package_thickness = .001 #m
technology = 130 #nm
							 


#			(SESCTHERM)		*HEAT SINK/SPREADER PROPERTIES*
[spreader_sink_config]
heat_spreader_width = .0375		#AMD 754 Pin Package
heat_spreader_height = .0375 	
heat_spreader_thickness = .003195
heat_spreader_microhardness =  924.1 #MPa = 1x10^6 Pa
heat_spreader_surfaceroughness = .45 #um = 1x10^-6  m
heat_sink_resistance = -1 #specify heat sink resistance
                                #this will be -1 if unused
                                #standard value 2e-5 is used normally
heat_sink_microhardness =  924.1 #MPa = 1x10^6 Pa
heat_sink_surfaceroughness = .45 #um = 1x10^-6  m
heat_sink_contactpressure = 0.10 #MPa = 1x10^6 Pa
heat_sink_fins = 5
heat_sink_fins_thickness = 0.100
heat_sink_width = 0.060
heat_sink_height = 0.060
heat_sink_thickness = 0.050
interface_material_conductivity = 0.2 #W/mK
interface_material_gasparameter = 0.0


#			(SESCTHERM)		*UCOOLER PARAMETERS*
[ucooler_config]
Width   = .003
Height  = .003
current = 0.000400                         
coupledDevices = 12
conductivity = 3.0         # K (W/m*K) Thermal conductivity
Resistivity  = 0.000002857 # ohm meters Electrical Resistivity
seebeck      = 0.00024     # alpha (V/K) Seebeck Coefficient
crossSection = 0.05        # G (Cross-sectional / leg length of the TE elements) (meters)


#			(SESCTHERM)		*MATERIALS LIBRARY*
#		 This is a list of the materials currently used
[BULK_SI]
density  = 2330
specHeat =  710
conductivity = 148
governing_equation = 1	#the conductivity of silicon is governed by the surrounding temperature

[TUNGSTON]
density = 2700
specHeat = 938
conductivity = 230 
governing_equation = 0 

[COPPER]
density  = 8933
specHeat = 385
conductivity = 401
governing_equation = 0	

[VIRTUAL]
density     = 0
specHeat    = 0
conductivity = 0
governing_equation = 0 

[DOPED_POLYSILICON]
density = 2330
specHeat = 753
conductivity = 28 #Note: another paper quotes 125W/mK for undoped polysilicon
governing_equation = 0 

[SI_O2]
density = 2220
specHeat = 1000
conductivity = 1.4
governing_equation = 0

#FIXME: simox density and specific heat assumed to be the same as bulk
[SIMOX]
density = 2220
specHeat = 1000
conductivity = 0.82
governing_equation = 0

[DIELECTRIC_CHIP]
density = 2220
specHeat = 0
conductivity = 0
governing_equation = 0 



#			(SESCTHERM)		*LAYER CONFIGURATION*
# these layers are from the bottom of the  model (pins) to top (HEATSINK)

#pins layer
[layer0]
name=pins0
type=pins
thickness = 0   #FIXME, Pins layer thickness is hard-coded now
width	=	0	#pins layer will have the same width as the PWB Layer
height	=	0
granularity = 0	#same as pwb layer

#pwb layer
[layer1]
name=pwb0
type=package_pwb
thickness = 0   #FIXME, PWB thickness is hard-coded now
width = 0		#width and height determined by package configuration parameters
height = 0
granularity = 0 	#define very course grain for performance

#FC-PBGA substrate
[layer2]
name=fcpbga0
type=package_substrate_c5
thickness = 0   #FIXME, package-substrate thickness is hard-coded now
width = 0	#FIXME: measure 
height = 0
granularity = 0	#define very course grain for performance

#C4, Underfill
[layer3]
name=c4underfill0
type=c4_underfill
thickness = 0   #FIXME, c4 underfill thickness is hard-coded now
width = 0		#this will be the same as the chip height and width (determined at runtime based upon the floorplan)
height = 0
granularity = 0	#same as chip

#interconnect layers (metal)
[layer4]
name=interconnect0
type=interconnect
thickness = 0   #interconnect thickness determined at runtime
width = 0		#this will be the same as the chip height and width (determined at runtime based upon the floorplan)
height = 0
granularity = 0	#same as chip


#Die transistor level with polysilicon and SIMOX/Strained Silicon
[layer5]
name=die_transistor0
type=die_transistor
thickness = 0
width = 0			#determined at runtime based upon the floorplan
height = 0
granularity = 0		

#bulksilicon
[layer6]
name=bulk_silicon0
type=bulk_silicon
thickness = 0
width = 0			#determined at runtime based upon the floorplan
height = 0

#ucool layer "virtual"
granularity = 0	#define very course grain for performance

#oil layer 
[layer7]
name=oil0
type=oil
thickness = 0
width =		0
height =	0
granularity = 0 #very course grain for performance

#ucooler "virtual" layer
#[layer7]
#name=ucool0
#type=ucool
#thickness = 0		#ucool layer has no thickness
#width = 0			#this will be the same as the chip height and width (determined at runtime based upon the floorplan)
#height = 0
#granularity = 0		#same as chip

#heat spreader layer
#[layer8]
#name=heatspreader0
#type=heat_spreader
#thickness = 0.002
#height = 0.021
#width = 0.021
#granularity = .002	#define very course grain for performance

#heat sink core layer (doesn't include the fins)
#[layer9]
#name=heatsinkbottom0
#type=heat_sink_bottom
#thickness = 0.050
#width = 0.060
#height = 0.060
#granularity = .005	#define very course grain for performance

#heat sink fins layer
#[layer10]
#name=heatsinkfins0
#type=heat_sink_fins
#thickness = 0.100
#width = 0.060
#height = 0.060
#granularity = .010	#define very course grain for performance

# SESCSPOT configuration
[SescSpot] 
DTMUsed			=   false
ChipThickness		=   0.015
DTMTempThreshhold	=   111.8
ConvectionCapacitance	=   140.4
ConvectionResistance	=     0.4
HeatsinkLength		=     0.06
HeatsinkThinkness	=     0.0069
SpreaderLength		=     0.03
SpreaderThickness	=     0.001
InterfaceMaterialThickness=   0.001

[FXClusterIssueX]
wakeUpNumPorts= 4
wakeUpPortOccp= 1
blockName   = "b8"
winSize     = 96
recycleAt   = 'Execute'      # Recycle entries at : Execute|Retire
schedNumPorts = 0
schedPortOccp = 1
wakeupDelay   = 2
schedDelay    = 2 # Minimum latency like a intraClusterLat
iStoreLat   = 1
iStoreUnit  = 'STIssueX'
iLoadLat    = 1
iLoadUnit   = 'LDIssueX'
iALULat     = 1
iALUUnit    = 'SALUIssueX'
iDivLat     = 12
iDivUnit    = 'CALUIssueX'
iMultLat    = 4
iMultUnit   = 'CALUIssueX'
iBJLat      = 1
iBJUnit     = 'BJIssueX'

[FPClusterIssueX]
wakeUpNumPorts= 2
wakeUpPortOccp= 1
blockName   = "b20"
winSize     = 32
recycleAt   = 'Execute'      # Recycle entries at : Execute|Retire
schedNumPorts = 0
schedPortOccp = 1
wakeupDelay   = 2
schedDelay    = 2 # Minimum latency like a intraClusterLat
fpALULat    = 2
fpALUUnit   = 'FP0IssueX'
fpMultLat   = 4
fpMultUnit  = 'FP0IssueX'
fpDivLat    = 10
fpDivUnit   = 'FP0IssueX'

[techParam]
###############################
# clock-panalyzer input       #
###############################
clockTreeStyle = 1              # 1 for Htree or 2 for balHtree
tech = 65                       # nm
frequency = 4e9                 # frequency Hz
skewBudget = 20                 # in ps
areaOfChip = 49                 # in mm^2
loadInClockNode = 20            # in pF
optimalNumberOfBuffer = 3

###############################
# io-panalyzer input          #
###############################
padCapacitance = 1              # in pF
loadCapacitance = 1             # in pF
numberOfioBufferStage = 5       
microstripLength = 10           # in inches

###############################
# logic-panalyzer input       #
###############################
randomLogicStyle = 1            # 1 for Static or 2 for Dynamic
numberOfClusters = 1    
numberofGates = 30000
numberOfFunctions = 4
numberOfFanouts = 1
numberOfFanins = 4

###############################
#  PROCESSORS CONFIGURATION   #
###############################

[issueX]
areaFactor     = 2  # Area in relation with alpha264 EV6
issueWrongPath = true
inorder        = false
fetchWidth     = 8
instQueueSize  = 2*8
issueWidth     = 4
retireWidth    = 5
decodeDelay    = 4
renameDelay    = 3
maxBranches    = 1024
bb4Cycle       = 1
maxIRequests   = 3  # +1 icache hit delay -> 1 outs miss
interClusterLat= 3  # P4 intra +1?
cluster[0]     = 'FXClusterIssueX'
cluster[1]     = 'FPClusterIssueX'
stForwardDelay = 2  # +1 clk from the instruction latency
maxLoads       = 64
maxStores      = 64
LSQBanks       = 2
LSQBlockName   = "b19"
robSize        = 256
regFileDelay   = 3
intRegs        = 192
#intRegRdPorts  = 2
#intRegWrPorts  = 2
#intRegBanks    = 1
fpRegs         = 96
IntRegsBlockName = "b9"
fpRegsBlockName  = "b21"
robBlockName     = "b10"
bpred          = 'BPredIssueX'
dataSource     = "DataL1 DL1"
instrSource    = "InstL1 IL1"
enableICache   = true
dtlb           = 'FXDTLB'
itlb           = 'FXITLB'
OSType         = 'std'
minTLBMissDelay= 16 # Min Clk to services a TLB miss (I/D)

[FXDTLB]
deviceType='tlb'
size =  64*8
assoc = 64
bsize = 8
numPorts = 2
replPolicy = 'LRU'

[FXITLB]
deviceType = 'tlb'
size  = 32*8
assoc = 32
bsize = 8
numPorts = 1
replPolicy = 'LRU'

#########

[LDIssueX]
Num = 1
Occ = 1

[STIssueX]
Num = 1
Occ = 1

[SALUIssueX]
Num = 2
Occ = 1

[CALUIssueX]
Num = 1
Occ = 1

[BJIssueX]
Num = 1
Occ = 1

[FP0IssueX]
Num = 2
Occ = 1

[BPredIssueX]
type           = "ogehl"
blockName      = "b7"
BTACDelay      = 4
mtables        = 6       # Number of tables (M)
tsize          = 2*1024  # Size of each table
tbits          = 5       # Bits for each table entry
tcbits         = 7       # Bits for theta updates
btbSize        = 2048
btbBsize       = 1
btbAssoc       = 2
btbReplPolicy  = 'LRU'
rasSize        = 32

###############################
[InstL1]
deviceType  =  'icache'
blockName   = "b3"
subBanks    = 2
size        =  16*1024
assoc       =        4
bsize       =       32
writePolicy =     'WB'
replPolicy  =    'LRU'
numPorts    =        1
portOccp    =        1
hitDelay    =        2
missDelay   =        0
MSHR        =        InstL1MSHR
lowerLevel  =  "SharedL2 L2 shared"


[InstL1MSHR]
size = 4
type = "$(mshrType)"
bsize = 64

[DataL1]
deviceType   =  'cache'
blockName    = "b15"
subBanks     = 2
size         = 32*1024
assoc        =  8
bsize        = 32
writePolicy  ='WB'
replPolicy   = 'LRU'
numPorts     =  2
portOccp     =  1
hitDelay     =  3  # +1 load latency
missDelay    =  3
MSHR         = DataL1MSHR
lowerLevel   = "SharedL2 L2 shared"

[DataL1MSHR]
size  = 32
type  =  "$(mshrType)"
bsize = 64

[SharedL2]
deviceType   = 'cache'
blockName    = "b24"
subBanks     = 4
size         =1*1024*1024
assoc        = 16
bsize        = 64
writePolicy  ='WB'
replPolicy   ='LRU'
numPorts     =  1
portOccp     =  1
hitDelay     = 11
missDelay    =  1
MSHR         = 'NoMSHR'
lowerLevel   = "$(L2ll)"

[PBuff]
deviceType  = 'prefbuff'
streamCache = 'PBuffStream'
buffCache   = 'PBuffBuff'
depth       = 1
missWindow  = 16
maxStride   = 512
hitDelay       = 3
missDelay      = 2
learnHitDelay  = 4
learnMissDelay = 6 
lowerLevel  = "AdvMem MemBus shared"

[PBuffStream]
deviceType  = 'cache'
Size        = 16 * 8 
Assoc       = 16
BSize       = 8
ReplPolicy  = 'LRU'
numPorts    = 2
portOccp    = 0

[PBuffBuff]
deviceType  = 'cache'
Size        = 16 * 1024
Assoc       = 4
BSize       = 32
ReplPolicy  = 'LRU'
numPorts    = 2
portOccp    = 0

[AdvMem]
deviceType  =    'bus'
busWidth    =     64
numPorts    =      1
portOccp    =     16   # 4GHz :  64 (L2)/16 ~ 4 bytes per cycle -> 16GBytes/s
delay       =      8
lowerLevel  =  "BigMem"

[BigMem]
deviceType  = 'niceCache'
size        = 1024
assoc       =    1
bsize       =   64
writePolicy = 'WB'
replPolicy  = 'LRU'
numPorts    =     1
portOccp    =     1
hitDelay    = $(memLatency)   # 4GHz: ~90ns is 360 cycles (10 L1 + L2 miss)
missDelay   = 1600000 # Not valid
lowerLevel  = "voidDevice"
MSHR        = "NoMSHR"

[NoMSHR]
size  = 16
type  =  "none"
bsize = 32

[voidDevice]
deviceType  =   'void'

