
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores.v
# synth_design -part xc7z020clg484-3 -top cavlc_read_run_befores -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top cavlc_read_run_befores -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 199361 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 35.895 ; free physical = 246546 ; free virtual = 314289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_run_befores' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores.v:18]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_run_befores' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores.v:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 81.660 ; free physical = 246552 ; free virtual = 314296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 81.660 ; free physical = 246552 ; free virtual = 314296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.305 ; gain = 89.660 ; free physical = 246551 ; free virtual = 314296
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "coeff_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_12" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_13" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_15" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "coeff_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.309 ; gain = 105.664 ; free physical = 246504 ; free virtual = 314249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cavlc_read_run_befores 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "coeff_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246220 ; free virtual = 313967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246216 ; free virtual = 313964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246208 ; free virtual = 313956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246194 ; free virtual = 313939
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246193 ; free virtual = 313938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246207 ; free virtual = 313951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246207 ; free virtual = 313951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246205 ; free virtual = 313950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246205 ; free virtual = 313950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |    17|
|3     |LUT3  |     7|
|4     |LUT4  |   154|
|5     |LUT5  |    12|
|6     |LUT6  |    88|
|7     |MUXF7 |    19|
|8     |MUXF8 |     9|
|9     |FDCE  |   148|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   455|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246204 ; free virtual = 313949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246203 ; free virtual = 313948
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.949 ; gain = 251.305 ; free physical = 246210 ; free virtual = 313955
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.105 ; gain = 0.000 ; free physical = 246029 ; free virtual = 313775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1849.105 ; gain = 384.559 ; free physical = 246083 ; free virtual = 313828
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.762 ; gain = 562.656 ; free physical = 246489 ; free virtual = 314235
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.762 ; gain = 0.000 ; free physical = 246488 ; free virtual = 314233
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.773 ; gain = 0.000 ; free physical = 246478 ; free virtual = 314225
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248690 ; free virtual = 316429

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13f132585

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248689 ; free virtual = 316429

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f132585

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248471 ; free virtual = 316210
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f132585

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248470 ; free virtual = 316210
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13f132585

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248470 ; free virtual = 316210
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13f132585

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248470 ; free virtual = 316210
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13f132585

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248465 ; free virtual = 316205
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13f132585

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248465 ; free virtual = 316204
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248464 ; free virtual = 316203
Ending Logic Optimization Task | Checksum: 13f132585

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248464 ; free virtual = 316203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13f132585

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248473 ; free virtual = 316213

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13f132585

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248473 ; free virtual = 316213

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248473 ; free virtual = 316213
Ending Netlist Obfuscation Task | Checksum: 13f132585

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248473 ; free virtual = 316213
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2504.836 ; gain = 0.000 ; free physical = 248473 ; free virtual = 316212
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 13f132585
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module cavlc_read_run_befores ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.816 ; gain = 0.000 ; free physical = 248447 ; free virtual = 316187
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2520.816 ; gain = 0.000 ; free physical = 248420 ; free virtual = 316159
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.933 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2520.816 ; gain = 0.000 ; free physical = 248414 ; free virtual = 316154
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2705.992 ; gain = 185.176 ; free physical = 248417 ; free virtual = 316157
Power optimization passes: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2705.992 ; gain = 185.176 ; free physical = 248417 ; free virtual = 316157

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248425 ; free virtual = 316164


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design cavlc_read_run_befores ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 148
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13f132585

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248425 ; free virtual = 316164
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13f132585
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2705.992 ; gain = 201.156 ; free physical = 248428 ; free virtual = 316168
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27943632 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f132585

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248460 ; free virtual = 316199
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 13f132585

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248460 ; free virtual = 316200
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 13f132585

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248460 ; free virtual = 316199
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 13f132585

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248459 ; free virtual = 316199
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13f132585

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248459 ; free virtual = 316199

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248459 ; free virtual = 316199
Ending Netlist Obfuscation Task | Checksum: 13f132585

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 248459 ; free virtual = 316199
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247678 ; free virtual = 315417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6b436ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247676 ; free virtual = 315415
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247673 ; free virtual = 315412

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca6de55f

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247549 ; free virtual = 315289

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1993b5c8c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247544 ; free virtual = 315284

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1993b5c8c

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247544 ; free virtual = 315283
Phase 1 Placer Initialization | Checksum: 1993b5c8c

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247543 ; free virtual = 315283

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d10b228

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247519 ; free virtual = 315259

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247519 ; free virtual = 315258

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10b9f5ba5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247517 ; free virtual = 315258
Phase 2 Global Placement | Checksum: 14f65c9ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247511 ; free virtual = 315251

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14f65c9ab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247510 ; free virtual = 315250

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1706dda26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247505 ; free virtual = 315244

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6adcd11

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247502 ; free virtual = 315242

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cb5280a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247502 ; free virtual = 315242

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17da64b97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247446 ; free virtual = 315186

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 122857ad2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247443 ; free virtual = 315184

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e5ca9703

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247441 ; free virtual = 315182
Phase 3 Detail Placement | Checksum: 1e5ca9703

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247441 ; free virtual = 315181

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fc52e0bc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: fc52e0bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247434 ; free virtual = 315175
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.242. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13e15a8b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247434 ; free virtual = 315175
Phase 4.1 Post Commit Optimization | Checksum: 13e15a8b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247433 ; free virtual = 315174

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13e15a8b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247433 ; free virtual = 315174

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13e15a8b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247433 ; free virtual = 315173

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247432 ; free virtual = 315173
Phase 4.4 Final Placement Cleanup | Checksum: 1e48254ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247431 ; free virtual = 315171
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e48254ca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247430 ; free virtual = 315171
Ending Placer Task | Checksum: 119931804

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247442 ; free virtual = 315183
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247442 ; free virtual = 315183
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247404 ; free virtual = 315145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247393 ; free virtual = 315134
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 247403 ; free virtual = 315146
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4847e20b ConstDB: 0 ShapeSum: d14b35f9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "level_3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "level_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "level_12[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "level_12[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 173824a2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245209 ; free virtual = 312952
Post Restoration Checksum: NetGraph: f80162a3 NumContArr: 7b80e788 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173824a2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245242 ; free virtual = 312985

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 173824a2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312965

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 173824a2b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245222 ; free virtual = 312965
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15f57a883

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246023 ; free virtual = 313766
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.388  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b6e6dc9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246022 ; free virtual = 313765

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13dfb9215

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246010 ; free virtual = 313753

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.731  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 117b03d56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245995 ; free virtual = 313738
Phase 4 Rip-up And Reroute | Checksum: 117b03d56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245995 ; free virtual = 313737

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 117b03d56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245995 ; free virtual = 313737

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 117b03d56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245995 ; free virtual = 313737
Phase 5 Delay and Skew Optimization | Checksum: 117b03d56

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245995 ; free virtual = 313737

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: da75f51b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246010 ; free virtual = 313753
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.731  | TNS=0.000  | WHS=0.276  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: da75f51b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246010 ; free virtual = 313753
Phase 6 Post Hold Fix | Checksum: da75f51b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246010 ; free virtual = 313752

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0185876 %
  Global Horizontal Routing Utilization  = 0.0241717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: eed37650

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246005 ; free virtual = 313748

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eed37650

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246002 ; free virtual = 313745

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5b3c9249

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245987 ; free virtual = 313730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.731  | TNS=0.000  | WHS=0.276  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 5b3c9249

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245984 ; free virtual = 313727
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246014 ; free virtual = 313757

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246012 ; free virtual = 313755
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 246009 ; free virtual = 313752
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313737
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.992 ; gain = 0.000 ; free physical = 245944 ; free virtual = 313689
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc_submodules/cavlc_read_run_befores/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2726.434 ; gain = 0.000 ; free physical = 245623 ; free virtual = 313366
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:51:47 2022...
