#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000279113d5900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000279113fb990_0 .net "PC", 31 0, v00000279113f3c30_0;  1 drivers
v00000279113fb670_0 .var "clk", 0 0;
v00000279113fb710_0 .net "clkout", 0 0, L_0000027911445370;  1 drivers
v00000279113fbd50_0 .net "cycles_consumed", 31 0, v00000279113fa590_0;  1 drivers
v00000279113fa310_0 .net "regs0", 31 0, L_0000027911445530;  1 drivers
v00000279113fa810_0 .net "regs1", 31 0, L_0000027911445450;  1 drivers
v00000279113fa950_0 .net "regs2", 31 0, L_00000279114458b0;  1 drivers
v00000279113fa9f0_0 .net "regs3", 31 0, L_0000027911445ca0;  1 drivers
v00000279113fae50_0 .net "regs4", 31 0, L_0000027911445a70;  1 drivers
v00000279113fbe90_0 .net "regs5", 31 0, L_0000027911445ae0;  1 drivers
v00000279113fe610_0 .var "rst", 0 0;
S_0000027911361f60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000279113d5900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000279113d89c0 .param/l "RType" 0 4 9, C4<000000>;
P_00000279113d89f8 .param/l "add" 0 4 12, C4<100000>;
P_00000279113d8a30 .param/l "addi" 0 4 15, C4<001000>;
P_00000279113d8a68 .param/l "addu" 0 4 12, C4<100001>;
P_00000279113d8aa0 .param/l "and_" 0 4 12, C4<100100>;
P_00000279113d8ad8 .param/l "andi" 0 4 15, C4<001100>;
P_00000279113d8b10 .param/l "beq" 0 4 17, C4<000100>;
P_00000279113d8b48 .param/l "bne" 0 4 17, C4<000101>;
P_00000279113d8b80 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000279113d8bb8 .param/l "j" 0 4 19, C4<000010>;
P_00000279113d8bf0 .param/l "jal" 0 4 19, C4<000011>;
P_00000279113d8c28 .param/l "jr" 0 4 13, C4<001000>;
P_00000279113d8c60 .param/l "lw" 0 4 15, C4<100011>;
P_00000279113d8c98 .param/l "nor_" 0 4 12, C4<100111>;
P_00000279113d8cd0 .param/l "or_" 0 4 12, C4<100101>;
P_00000279113d8d08 .param/l "ori" 0 4 15, C4<001101>;
P_00000279113d8d40 .param/l "sgt" 0 4 13, C4<101011>;
P_00000279113d8d78 .param/l "sll" 0 4 13, C4<000000>;
P_00000279113d8db0 .param/l "slt" 0 4 12, C4<101010>;
P_00000279113d8de8 .param/l "slti" 0 4 15, C4<101010>;
P_00000279113d8e20 .param/l "srl" 0 4 13, C4<000010>;
P_00000279113d8e58 .param/l "sub" 0 4 12, C4<100010>;
P_00000279113d8e90 .param/l "subu" 0 4 12, C4<100011>;
P_00000279113d8ec8 .param/l "sw" 0 4 15, C4<101011>;
P_00000279113d8f00 .param/l "xor_" 0 4 12, C4<100110>;
P_00000279113d8f38 .param/l "xori" 0 4 15, C4<001110>;
L_0000027911445990 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445290 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_00000279114455a0 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_00000279114456f0 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445300 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445760 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_00000279114453e0 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445b50 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445370 .functor OR 1, v00000279113fb670_0, v00000279113cd920_0, C4<0>, C4<0>;
L_0000027911445920 .functor OR 1, L_00000279113fe390, L_00000279113fcef0, C4<0>, C4<0>;
L_0000027911445d80 .functor AND 1, L_00000279113fe070, L_00000279113fcb30, C4<1>, C4<1>;
L_0000027911445a00 .functor NOT 1, v00000279113fe610_0, C4<0>, C4<0>, C4<0>;
L_0000027911445df0 .functor OR 1, L_00000279113fd170, L_00000279113fd990, C4<0>, C4<0>;
L_0000027911445840 .functor OR 1, L_0000027911445df0, L_00000279113fdad0, C4<0>, C4<0>;
L_0000027911445d10 .functor OR 1, L_00000279114a2810, L_00000279114a2090, C4<0>, C4<0>;
L_0000027911444f10 .functor AND 1, L_00000279114a3d50, L_0000027911445d10, C4<1>, C4<1>;
L_0000027911444f80 .functor OR 1, L_00000279114a1ff0, L_00000279114a3490, C4<0>, C4<0>;
L_0000027911444ff0 .functor AND 1, L_00000279114a38f0, L_0000027911444f80, C4<1>, C4<1>;
v00000279113f6a00_0 .net "ALUOp", 3 0, v00000279113ce3c0_0;  1 drivers
v00000279113f6e60_0 .net "ALUResult", 31 0, v00000279113f34b0_0;  1 drivers
v00000279113f5880_0 .net "ALUSrc", 0 0, v00000279113cf720_0;  1 drivers
v00000279113f5ec0_0 .net "ALUin2", 31 0, L_00000279114a2270;  1 drivers
v00000279113f5420_0 .net "MemReadEn", 0 0, v00000279113cec80_0;  1 drivers
v00000279113f6780_0 .net "MemWriteEn", 0 0, v00000279113ce280_0;  1 drivers
v00000279113f57e0_0 .net "MemtoReg", 0 0, v00000279113cdce0_0;  1 drivers
v00000279113f5600_0 .net "PC", 31 0, v00000279113f3c30_0;  alias, 1 drivers
v00000279113f60a0_0 .net "PCPlus1", 31 0, L_00000279113fd670;  1 drivers
v00000279113f5b00_0 .net "PCsrc", 0 0, v00000279113f48b0_0;  1 drivers
v00000279113f6140_0 .net "RegDst", 0 0, v00000279113ce6e0_0;  1 drivers
v00000279113f6960_0 .net "RegWriteEn", 0 0, v00000279113ce000_0;  1 drivers
v00000279113f68c0_0 .net "WriteRegister", 4 0, L_00000279113fe2f0;  1 drivers
v00000279113f5100_0 .net *"_ivl_0", 0 0, L_0000027911445990;  1 drivers
L_0000027911445f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000279113f5a60_0 .net/2u *"_ivl_10", 4 0, L_0000027911445f20;  1 drivers
L_0000027911446310 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f56a0_0 .net *"_ivl_101", 25 0, L_0000027911446310;  1 drivers
L_0000027911446358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f6aa0_0 .net/2u *"_ivl_102", 31 0, L_0000027911446358;  1 drivers
v00000279113f6820_0 .net *"_ivl_104", 0 0, L_00000279113fe070;  1 drivers
L_00000279114463a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000279113f6b40_0 .net/2u *"_ivl_106", 5 0, L_00000279114463a0;  1 drivers
v00000279113f6500_0 .net *"_ivl_108", 0 0, L_00000279113fcb30;  1 drivers
v00000279113f5740_0 .net *"_ivl_111", 0 0, L_0000027911445d80;  1 drivers
v00000279113f5560_0 .net *"_ivl_113", 9 0, L_00000279113fe110;  1 drivers
v00000279113f6be0_0 .net *"_ivl_114", 31 0, L_00000279113fe6b0;  1 drivers
L_00000279114463e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f6c80_0 .net *"_ivl_117", 21 0, L_00000279114463e8;  1 drivers
v00000279113f61e0_0 .net *"_ivl_118", 31 0, L_00000279113fd7b0;  1 drivers
L_0000027911445f68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000279113f52e0_0 .net/2u *"_ivl_12", 5 0, L_0000027911445f68;  1 drivers
v00000279113f54c0_0 .net *"_ivl_120", 31 0, L_00000279113fdc10;  1 drivers
v00000279113f5ba0_0 .net *"_ivl_124", 0 0, L_0000027911445a00;  1 drivers
L_0000027911446478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f5920_0 .net/2u *"_ivl_126", 31 0, L_0000027911446478;  1 drivers
L_0000027911446550 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000279113f6000_0 .net/2u *"_ivl_130", 5 0, L_0000027911446550;  1 drivers
v00000279113f6f00_0 .net *"_ivl_132", 0 0, L_00000279113fd170;  1 drivers
L_0000027911446598 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000279113f6dc0_0 .net/2u *"_ivl_134", 5 0, L_0000027911446598;  1 drivers
v00000279113f59c0_0 .net *"_ivl_136", 0 0, L_00000279113fd990;  1 drivers
v00000279113f5d80_0 .net *"_ivl_139", 0 0, L_0000027911445df0;  1 drivers
v00000279113f5c40_0 .net *"_ivl_14", 0 0, L_00000279113fe750;  1 drivers
L_00000279114465e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000279113f5ce0_0 .net/2u *"_ivl_140", 5 0, L_00000279114465e0;  1 drivers
v00000279113f5e20_0 .net *"_ivl_142", 0 0, L_00000279113fdad0;  1 drivers
v00000279113f6d20_0 .net *"_ivl_145", 0 0, L_0000027911445840;  1 drivers
L_0000027911446628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f6280_0 .net/2u *"_ivl_146", 15 0, L_0000027911446628;  1 drivers
v00000279113f6320_0 .net *"_ivl_148", 31 0, L_00000279113fd210;  1 drivers
v00000279113f6460_0 .net *"_ivl_151", 0 0, L_00000279113fd3f0;  1 drivers
v00000279113f5240_0 .net *"_ivl_152", 15 0, L_00000279113fdb70;  1 drivers
v00000279113f63c0_0 .net *"_ivl_154", 31 0, L_00000279114a2630;  1 drivers
v00000279113f65a0_0 .net *"_ivl_158", 31 0, L_00000279114a3030;  1 drivers
L_0000027911445fb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000279113f6640_0 .net/2u *"_ivl_16", 4 0, L_0000027911445fb0;  1 drivers
L_0000027911446670 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f66e0_0 .net *"_ivl_161", 25 0, L_0000027911446670;  1 drivers
L_00000279114466b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f5060_0 .net/2u *"_ivl_162", 31 0, L_00000279114466b8;  1 drivers
v00000279113f51a0_0 .net *"_ivl_164", 0 0, L_00000279114a3d50;  1 drivers
L_0000027911446700 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7bb0_0 .net/2u *"_ivl_166", 5 0, L_0000027911446700;  1 drivers
v00000279113f88d0_0 .net *"_ivl_168", 0 0, L_00000279114a2810;  1 drivers
L_0000027911446748 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000279113f7890_0 .net/2u *"_ivl_170", 5 0, L_0000027911446748;  1 drivers
v00000279113f7f70_0 .net *"_ivl_172", 0 0, L_00000279114a2090;  1 drivers
v00000279113f8510_0 .net *"_ivl_175", 0 0, L_0000027911445d10;  1 drivers
v00000279113f8e70_0 .net *"_ivl_177", 0 0, L_0000027911444f10;  1 drivers
L_0000027911446790 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000279113f8970_0 .net/2u *"_ivl_178", 5 0, L_0000027911446790;  1 drivers
v00000279113f7750_0 .net *"_ivl_180", 0 0, L_00000279114a35d0;  1 drivers
L_00000279114467d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000279113f8330_0 .net/2u *"_ivl_182", 31 0, L_00000279114467d8;  1 drivers
v00000279113f8290_0 .net *"_ivl_184", 31 0, L_00000279114a21d0;  1 drivers
v00000279113f7ed0_0 .net *"_ivl_188", 31 0, L_00000279114a2770;  1 drivers
v00000279113f8f10_0 .net *"_ivl_19", 4 0, L_00000279113fd490;  1 drivers
L_0000027911446820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f71b0_0 .net *"_ivl_191", 25 0, L_0000027911446820;  1 drivers
L_0000027911446868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f8010_0 .net/2u *"_ivl_192", 31 0, L_0000027911446868;  1 drivers
v00000279113f83d0_0 .net *"_ivl_194", 0 0, L_00000279114a38f0;  1 drivers
L_00000279114468b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7610_0 .net/2u *"_ivl_196", 5 0, L_00000279114468b0;  1 drivers
v00000279113f80b0_0 .net *"_ivl_198", 0 0, L_00000279114a1ff0;  1 drivers
L_0000027911445ed8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000279113f8a10_0 .net/2u *"_ivl_2", 5 0, L_0000027911445ed8;  1 drivers
v00000279113f74d0_0 .net *"_ivl_20", 4 0, L_00000279113fd850;  1 drivers
L_00000279114468f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000279113f72f0_0 .net/2u *"_ivl_200", 5 0, L_00000279114468f8;  1 drivers
v00000279113f7e30_0 .net *"_ivl_202", 0 0, L_00000279114a3490;  1 drivers
v00000279113f76b0_0 .net *"_ivl_205", 0 0, L_0000027911444f80;  1 drivers
v00000279113f8650_0 .net *"_ivl_207", 0 0, L_0000027911444ff0;  1 drivers
L_0000027911446940 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000279113f7070_0 .net/2u *"_ivl_208", 5 0, L_0000027911446940;  1 drivers
v00000279113f77f0_0 .net *"_ivl_210", 0 0, L_00000279114a3a30;  1 drivers
v00000279113f85b0_0 .net *"_ivl_212", 31 0, L_00000279114a33f0;  1 drivers
v00000279113f7930_0 .net *"_ivl_24", 0 0, L_00000279114455a0;  1 drivers
L_0000027911445ff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000279113f8150_0 .net/2u *"_ivl_26", 4 0, L_0000027911445ff8;  1 drivers
v00000279113f81f0_0 .net *"_ivl_29", 4 0, L_00000279113fc950;  1 drivers
v00000279113f8ab0_0 .net *"_ivl_32", 0 0, L_00000279114456f0;  1 drivers
L_0000027911446040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000279113f8470_0 .net/2u *"_ivl_34", 4 0, L_0000027911446040;  1 drivers
v00000279113f7110_0 .net *"_ivl_37", 4 0, L_00000279113fd5d0;  1 drivers
v00000279113f86f0_0 .net *"_ivl_40", 0 0, L_0000027911445300;  1 drivers
L_0000027911446088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7b10_0 .net/2u *"_ivl_42", 15 0, L_0000027911446088;  1 drivers
v00000279113f79d0_0 .net *"_ivl_45", 15 0, L_00000279113fcf90;  1 drivers
v00000279113f7390_0 .net *"_ivl_48", 0 0, L_0000027911445760;  1 drivers
v00000279113f8b50_0 .net *"_ivl_5", 5 0, L_00000279113fd710;  1 drivers
L_00000279114460d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7cf0_0 .net/2u *"_ivl_50", 36 0, L_00000279114460d0;  1 drivers
L_0000027911446118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f8830_0 .net/2u *"_ivl_52", 31 0, L_0000027911446118;  1 drivers
v00000279113f8790_0 .net *"_ivl_55", 4 0, L_00000279113fde90;  1 drivers
v00000279113f7570_0 .net *"_ivl_56", 36 0, L_00000279113fdd50;  1 drivers
v00000279113f8bf0_0 .net *"_ivl_58", 36 0, L_00000279113fc9f0;  1 drivers
v00000279113f7c50_0 .net *"_ivl_62", 0 0, L_00000279114453e0;  1 drivers
L_0000027911446160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7250_0 .net/2u *"_ivl_64", 5 0, L_0000027911446160;  1 drivers
v00000279113f7d90_0 .net *"_ivl_67", 5 0, L_00000279113fca90;  1 drivers
v00000279113f8c90_0 .net *"_ivl_70", 0 0, L_0000027911445b50;  1 drivers
L_00000279114461a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f7430_0 .net/2u *"_ivl_72", 57 0, L_00000279114461a8;  1 drivers
L_00000279114461f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f8d30_0 .net/2u *"_ivl_74", 31 0, L_00000279114461f0;  1 drivers
v00000279113f8dd0_0 .net *"_ivl_77", 25 0, L_00000279113fe570;  1 drivers
v00000279113f7a70_0 .net *"_ivl_78", 57 0, L_00000279113fdcb0;  1 drivers
v00000279113fb210_0 .net *"_ivl_8", 0 0, L_0000027911445290;  1 drivers
v00000279113fb0d0_0 .net *"_ivl_80", 57 0, L_00000279113fdfd0;  1 drivers
L_0000027911446238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000279113fb8f0_0 .net/2u *"_ivl_84", 31 0, L_0000027911446238;  1 drivers
L_0000027911446280 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000279113fa130_0 .net/2u *"_ivl_88", 5 0, L_0000027911446280;  1 drivers
v00000279113faa90_0 .net *"_ivl_90", 0 0, L_00000279113fe390;  1 drivers
L_00000279114462c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000279113fab30_0 .net/2u *"_ivl_92", 5 0, L_00000279114462c8;  1 drivers
v00000279113fa630_0 .net *"_ivl_94", 0 0, L_00000279113fcef0;  1 drivers
v00000279113fa8b0_0 .net *"_ivl_97", 0 0, L_0000027911445920;  1 drivers
v00000279113fb490_0 .net *"_ivl_98", 31 0, L_00000279113fe1b0;  1 drivers
v00000279113fbb70_0 .net "adderResult", 31 0, L_00000279113fda30;  1 drivers
v00000279113fb530_0 .net "address", 31 0, L_00000279113fd0d0;  1 drivers
v00000279113fbad0_0 .net "clk", 0 0, L_0000027911445370;  alias, 1 drivers
v00000279113fa590_0 .var "cycles_consumed", 31 0;
v00000279113fba30_0 .net "extImm", 31 0, L_00000279114a3990;  1 drivers
v00000279113fbcb0_0 .net "funct", 5 0, L_00000279113fdf30;  1 drivers
v00000279113fb170_0 .net "hlt", 0 0, v00000279113cd920_0;  1 drivers
v00000279113fa3b0_0 .net "imm", 15 0, L_00000279113fddf0;  1 drivers
v00000279113fbf30_0 .net "immediate", 31 0, L_00000279114a2130;  1 drivers
v00000279113fabd0_0 .net "input_clk", 0 0, v00000279113fb670_0;  1 drivers
v00000279113fa270_0 .net "instruction", 31 0, L_00000279113fe430;  1 drivers
v00000279113fa090_0 .net "memoryReadData", 31 0, v00000279113f3910_0;  1 drivers
v00000279113fac70_0 .net "nextPC", 31 0, L_00000279113fd2b0;  1 drivers
v00000279113fad10_0 .net "opcode", 5 0, L_00000279113fd030;  1 drivers
v00000279113fb030_0 .net "rd", 4 0, L_00000279113fc8b0;  1 drivers
v00000279113faef0_0 .net "readData1", 31 0, L_0000027911445bc0;  1 drivers
v00000279113fb7b0_0 .net "readData1_w", 31 0, L_00000279114a3df0;  1 drivers
v00000279113fb2b0_0 .net "readData2", 31 0, L_0000027911445c30;  1 drivers
v00000279113fb350_0 .net "regs0", 31 0, L_0000027911445530;  alias, 1 drivers
v00000279113faf90_0 .net "regs1", 31 0, L_0000027911445450;  alias, 1 drivers
v00000279113fa450_0 .net "regs2", 31 0, L_00000279114458b0;  alias, 1 drivers
v00000279113fb5d0_0 .net "regs3", 31 0, L_0000027911445ca0;  alias, 1 drivers
v00000279113fa4f0_0 .net "regs4", 31 0, L_0000027911445a70;  alias, 1 drivers
v00000279113fadb0_0 .net "regs5", 31 0, L_0000027911445ae0;  alias, 1 drivers
v00000279113fa6d0_0 .net "rs", 4 0, L_00000279113fcdb0;  1 drivers
v00000279113fa770_0 .net "rst", 0 0, v00000279113fe610_0;  1 drivers
v00000279113fbdf0_0 .net "rt", 4 0, L_00000279113fd530;  1 drivers
v00000279113fb850_0 .net "shamt", 31 0, L_00000279113fce50;  1 drivers
v00000279113fb3f0_0 .net "wire_instruction", 31 0, L_0000027911445680;  1 drivers
v00000279113fbc10_0 .net "writeData", 31 0, L_00000279114a1f50;  1 drivers
v00000279113fa1d0_0 .net "zero", 0 0, L_00000279114a2b30;  1 drivers
L_00000279113fd710 .part L_00000279113fe430, 26, 6;
L_00000279113fd030 .functor MUXZ 6, L_00000279113fd710, L_0000027911445ed8, L_0000027911445990, C4<>;
L_00000279113fe750 .cmp/eq 6, L_00000279113fd030, L_0000027911445f68;
L_00000279113fd490 .part L_00000279113fe430, 11, 5;
L_00000279113fd850 .functor MUXZ 5, L_00000279113fd490, L_0000027911445fb0, L_00000279113fe750, C4<>;
L_00000279113fc8b0 .functor MUXZ 5, L_00000279113fd850, L_0000027911445f20, L_0000027911445290, C4<>;
L_00000279113fc950 .part L_00000279113fe430, 21, 5;
L_00000279113fcdb0 .functor MUXZ 5, L_00000279113fc950, L_0000027911445ff8, L_00000279114455a0, C4<>;
L_00000279113fd5d0 .part L_00000279113fe430, 16, 5;
L_00000279113fd530 .functor MUXZ 5, L_00000279113fd5d0, L_0000027911446040, L_00000279114456f0, C4<>;
L_00000279113fcf90 .part L_00000279113fe430, 0, 16;
L_00000279113fddf0 .functor MUXZ 16, L_00000279113fcf90, L_0000027911446088, L_0000027911445300, C4<>;
L_00000279113fde90 .part L_00000279113fe430, 6, 5;
L_00000279113fdd50 .concat [ 5 32 0 0], L_00000279113fde90, L_0000027911446118;
L_00000279113fc9f0 .functor MUXZ 37, L_00000279113fdd50, L_00000279114460d0, L_0000027911445760, C4<>;
L_00000279113fce50 .part L_00000279113fc9f0, 0, 32;
L_00000279113fca90 .part L_00000279113fe430, 0, 6;
L_00000279113fdf30 .functor MUXZ 6, L_00000279113fca90, L_0000027911446160, L_00000279114453e0, C4<>;
L_00000279113fe570 .part L_00000279113fe430, 0, 26;
L_00000279113fdcb0 .concat [ 26 32 0 0], L_00000279113fe570, L_00000279114461f0;
L_00000279113fdfd0 .functor MUXZ 58, L_00000279113fdcb0, L_00000279114461a8, L_0000027911445b50, C4<>;
L_00000279113fd0d0 .part L_00000279113fdfd0, 0, 32;
L_00000279113fd670 .arith/sum 32, v00000279113f3c30_0, L_0000027911446238;
L_00000279113fe390 .cmp/eq 6, L_00000279113fd030, L_0000027911446280;
L_00000279113fcef0 .cmp/eq 6, L_00000279113fd030, L_00000279114462c8;
L_00000279113fe1b0 .concat [ 6 26 0 0], L_00000279113fd030, L_0000027911446310;
L_00000279113fe070 .cmp/eq 32, L_00000279113fe1b0, L_0000027911446358;
L_00000279113fcb30 .cmp/eq 6, L_00000279113fdf30, L_00000279114463a0;
L_00000279113fe110 .part L_00000279113fddf0, 0, 10;
L_00000279113fe6b0 .concat [ 10 22 0 0], L_00000279113fe110, L_00000279114463e8;
L_00000279113fd7b0 .arith/sum 32, v00000279113f3c30_0, L_00000279113fe6b0;
L_00000279113fdc10 .functor MUXZ 32, L_00000279113fd7b0, L_0000027911445bc0, L_0000027911445d80, C4<>;
L_00000279113fda30 .functor MUXZ 32, L_00000279113fdc10, L_00000279113fd0d0, L_0000027911445920, C4<>;
L_00000279113fe430 .functor MUXZ 32, L_0000027911445680, L_0000027911446478, L_0000027911445a00, C4<>;
L_00000279113fd170 .cmp/eq 6, L_00000279113fd030, L_0000027911446550;
L_00000279113fd990 .cmp/eq 6, L_00000279113fd030, L_0000027911446598;
L_00000279113fdad0 .cmp/eq 6, L_00000279113fd030, L_00000279114465e0;
L_00000279113fd210 .concat [ 16 16 0 0], L_00000279113fddf0, L_0000027911446628;
L_00000279113fd3f0 .part L_00000279113fddf0, 15, 1;
LS_00000279113fdb70_0_0 .concat [ 1 1 1 1], L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0;
LS_00000279113fdb70_0_4 .concat [ 1 1 1 1], L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0;
LS_00000279113fdb70_0_8 .concat [ 1 1 1 1], L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0;
LS_00000279113fdb70_0_12 .concat [ 1 1 1 1], L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0, L_00000279113fd3f0;
L_00000279113fdb70 .concat [ 4 4 4 4], LS_00000279113fdb70_0_0, LS_00000279113fdb70_0_4, LS_00000279113fdb70_0_8, LS_00000279113fdb70_0_12;
L_00000279114a2630 .concat [ 16 16 0 0], L_00000279113fddf0, L_00000279113fdb70;
L_00000279114a3990 .functor MUXZ 32, L_00000279114a2630, L_00000279113fd210, L_0000027911445840, C4<>;
L_00000279114a3030 .concat [ 6 26 0 0], L_00000279113fd030, L_0000027911446670;
L_00000279114a3d50 .cmp/eq 32, L_00000279114a3030, L_00000279114466b8;
L_00000279114a2810 .cmp/eq 6, L_00000279113fdf30, L_0000027911446700;
L_00000279114a2090 .cmp/eq 6, L_00000279113fdf30, L_0000027911446748;
L_00000279114a35d0 .cmp/eq 6, L_00000279113fd030, L_0000027911446790;
L_00000279114a21d0 .functor MUXZ 32, L_00000279114a3990, L_00000279114467d8, L_00000279114a35d0, C4<>;
L_00000279114a2130 .functor MUXZ 32, L_00000279114a21d0, L_00000279113fce50, L_0000027911444f10, C4<>;
L_00000279114a2770 .concat [ 6 26 0 0], L_00000279113fd030, L_0000027911446820;
L_00000279114a38f0 .cmp/eq 32, L_00000279114a2770, L_0000027911446868;
L_00000279114a1ff0 .cmp/eq 6, L_00000279113fdf30, L_00000279114468b0;
L_00000279114a3490 .cmp/eq 6, L_00000279113fdf30, L_00000279114468f8;
L_00000279114a3a30 .cmp/eq 6, L_00000279113fd030, L_0000027911446940;
L_00000279114a33f0 .functor MUXZ 32, L_0000027911445bc0, v00000279113f3c30_0, L_00000279114a3a30, C4<>;
L_00000279114a3df0 .functor MUXZ 32, L_00000279114a33f0, L_0000027911445c30, L_0000027911444ff0, C4<>;
L_00000279114a2ef0 .part v00000279113f34b0_0, 0, 8;
S_00000279113620f0 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000279113b7b70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000279114454c0 .functor NOT 1, v00000279113cf720_0, C4<0>, C4<0>, C4<0>;
v00000279113cf4a0_0 .net *"_ivl_0", 0 0, L_00000279114454c0;  1 drivers
v00000279113ceb40_0 .net "in1", 31 0, L_0000027911445c30;  alias, 1 drivers
v00000279113cf040_0 .net "in2", 31 0, L_00000279114a2130;  alias, 1 drivers
v00000279113cdf60_0 .net "out", 31 0, L_00000279114a2270;  alias, 1 drivers
v00000279113cea00_0 .net "s", 0 0, v00000279113cf720_0;  alias, 1 drivers
L_00000279114a2270 .functor MUXZ 32, L_00000279114a2130, L_0000027911445c30, L_00000279114454c0, C4<>;
S_000002791137b330 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027911442010 .param/l "RType" 0 4 9, C4<000000>;
P_0000027911442048 .param/l "add" 0 4 12, C4<100000>;
P_0000027911442080 .param/l "addi" 0 4 15, C4<001000>;
P_00000279114420b8 .param/l "addu" 0 4 12, C4<100001>;
P_00000279114420f0 .param/l "and_" 0 4 12, C4<100100>;
P_0000027911442128 .param/l "andi" 0 4 15, C4<001100>;
P_0000027911442160 .param/l "beq" 0 4 17, C4<000100>;
P_0000027911442198 .param/l "bne" 0 4 17, C4<000101>;
P_00000279114421d0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_0000027911442208 .param/l "j" 0 4 19, C4<000010>;
P_0000027911442240 .param/l "jal" 0 4 19, C4<000011>;
P_0000027911442278 .param/l "jr" 0 4 13, C4<001000>;
P_00000279114422b0 .param/l "lw" 0 4 15, C4<100011>;
P_00000279114422e8 .param/l "nor_" 0 4 12, C4<100111>;
P_0000027911442320 .param/l "or_" 0 4 12, C4<100101>;
P_0000027911442358 .param/l "ori" 0 4 15, C4<001101>;
P_0000027911442390 .param/l "sgt" 0 4 13, C4<101011>;
P_00000279114423c8 .param/l "sll" 0 4 13, C4<000000>;
P_0000027911442400 .param/l "slt" 0 4 12, C4<101010>;
P_0000027911442438 .param/l "slti" 0 4 15, C4<101010>;
P_0000027911442470 .param/l "srl" 0 4 13, C4<000010>;
P_00000279114424a8 .param/l "sub" 0 4 12, C4<100010>;
P_00000279114424e0 .param/l "subu" 0 4 12, C4<100011>;
P_0000027911442518 .param/l "sw" 0 4 15, C4<101011>;
P_0000027911442550 .param/l "xor_" 0 4 12, C4<100110>;
P_0000027911442588 .param/l "xori" 0 4 15, C4<001110>;
v00000279113ce3c0_0 .var "ALUOp", 3 0;
v00000279113cf720_0 .var "ALUSrc", 0 0;
v00000279113cec80_0 .var "MemReadEn", 0 0;
v00000279113ce280_0 .var "MemWriteEn", 0 0;
v00000279113cdce0_0 .var "MemtoReg", 0 0;
v00000279113ce6e0_0 .var "RegDst", 0 0;
v00000279113ce000_0 .var "RegWriteEn", 0 0;
v00000279113cefa0_0 .net "funct", 5 0, L_00000279113fdf30;  alias, 1 drivers
v00000279113cd920_0 .var "hlt", 0 0;
v00000279113cebe0_0 .net "opcode", 5 0, L_00000279113fd030;  alias, 1 drivers
v00000279113cf540_0 .net "rst", 0 0, v00000279113fe610_0;  alias, 1 drivers
E_00000279113b7a70 .event anyedge, v00000279113cf540_0, v00000279113cebe0_0, v00000279113cefa0_0;
S_000002791137b4c0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000027911445680 .functor BUFZ 32, L_00000279113fe250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113cd9c0 .array "InstMem", 0 1023, 31 0;
v00000279113cf5e0_0 .net *"_ivl_0", 31 0, L_00000279113fe250;  1 drivers
v00000279113ce0a0_0 .net *"_ivl_3", 9 0, L_00000279113fcbd0;  1 drivers
v00000279113cf680_0 .net *"_ivl_4", 11 0, L_00000279113fd350;  1 drivers
L_0000027911446430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279113cee60_0 .net *"_ivl_7", 1 0, L_0000027911446430;  1 drivers
v00000279113ce320_0 .net "address", 31 0, v00000279113f3c30_0;  alias, 1 drivers
v00000279113ce460_0 .net "q", 31 0, L_0000027911445680;  alias, 1 drivers
L_00000279113fe250 .array/port v00000279113cd9c0, L_00000279113fd350;
L_00000279113fcbd0 .part v00000279113f3c30_0, 0, 10;
L_00000279113fd350 .concat [ 10 2 0 0], L_00000279113fcbd0, L_0000027911446430;
S_00000279113601a0 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000279113b7bb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000279114457d0 .functor NOT 1, v00000279113f48b0_0, C4<0>, C4<0>, C4<0>;
v00000279113cdb00_0 .net *"_ivl_0", 0 0, L_00000279114457d0;  1 drivers
v00000279113cdd80_0 .net "in1", 31 0, L_00000279113fd670;  alias, 1 drivers
v00000279113cde20_0 .net "in2", 31 0, L_00000279113fda30;  alias, 1 drivers
v00000279113cf0e0_0 .net "out", 31 0, L_00000279113fd2b0;  alias, 1 drivers
v00000279113ce500_0 .net "s", 0 0, v00000279113f48b0_0;  alias, 1 drivers
L_00000279113fd2b0 .functor MUXZ 32, L_00000279113fda30, L_00000279113fd670, L_00000279114457d0, C4<>;
S_0000027911360330 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000027911445bc0 .functor BUFZ 32, L_00000279113fd8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027911445c30 .functor BUFZ 32, L_00000279113fcc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_1 .array/port v00000279113f4ef0, 1;
L_0000027911445530 .functor BUFZ 32, v00000279113f4ef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_2 .array/port v00000279113f4ef0, 2;
L_0000027911445450 .functor BUFZ 32, v00000279113f4ef0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_3 .array/port v00000279113f4ef0, 3;
L_00000279114458b0 .functor BUFZ 32, v00000279113f4ef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_4 .array/port v00000279113f4ef0, 4;
L_0000027911445ca0 .functor BUFZ 32, v00000279113f4ef0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_5 .array/port v00000279113f4ef0, 5;
L_0000027911445a70 .functor BUFZ 32, v00000279113f4ef0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113f4ef0_6 .array/port v00000279113f4ef0, 6;
L_0000027911445ae0 .functor BUFZ 32, v00000279113f4ef0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000279113ce640_0 .net *"_ivl_0", 31 0, L_00000279113fd8f0;  1 drivers
v00000279113ce820_0 .net *"_ivl_10", 6 0, L_00000279113fcd10;  1 drivers
L_0000027911446508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279113ce8c0_0 .net *"_ivl_13", 1 0, L_0000027911446508;  1 drivers
v00000279113ab520_0 .net *"_ivl_2", 6 0, L_00000279113fe4d0;  1 drivers
L_00000279114464c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000279113aa260_0 .net *"_ivl_5", 1 0, L_00000279114464c0;  1 drivers
v00000279113f4b30_0 .net *"_ivl_8", 31 0, L_00000279113fcc70;  1 drivers
v00000279113f44f0_0 .net "clk", 0 0, L_0000027911445370;  alias, 1 drivers
v00000279113f3690_0 .var/i "i", 31 0;
v00000279113f3e10_0 .net "readData1", 31 0, L_0000027911445bc0;  alias, 1 drivers
v00000279113f4450_0 .net "readData2", 31 0, L_0000027911445c30;  alias, 1 drivers
v00000279113f43b0_0 .net "readRegister1", 4 0, L_00000279113fcdb0;  alias, 1 drivers
v00000279113f3370_0 .net "readRegister2", 4 0, L_00000279113fd530;  alias, 1 drivers
v00000279113f4ef0 .array "registers", 31 0, 31 0;
v00000279113f4a90_0 .net "regs0", 31 0, L_0000027911445530;  alias, 1 drivers
v00000279113f39b0_0 .net "regs1", 31 0, L_0000027911445450;  alias, 1 drivers
v00000279113f4130_0 .net "regs2", 31 0, L_00000279114458b0;  alias, 1 drivers
v00000279113f4590_0 .net "regs3", 31 0, L_0000027911445ca0;  alias, 1 drivers
v00000279113f3230_0 .net "regs4", 31 0, L_0000027911445a70;  alias, 1 drivers
v00000279113f4c70_0 .net "regs5", 31 0, L_0000027911445ae0;  alias, 1 drivers
v00000279113f4630_0 .net "rst", 0 0, v00000279113fe610_0;  alias, 1 drivers
v00000279113f4e50_0 .net "we", 0 0, v00000279113ce000_0;  alias, 1 drivers
v00000279113f30f0_0 .net "writeData", 31 0, L_00000279114a1f50;  alias, 1 drivers
v00000279113f3730_0 .net "writeRegister", 4 0, L_00000279113fe2f0;  alias, 1 drivers
E_00000279113b7d30/0 .event negedge, v00000279113cf540_0;
E_00000279113b7d30/1 .event posedge, v00000279113f44f0_0;
E_00000279113b7d30 .event/or E_00000279113b7d30/0, E_00000279113b7d30/1;
L_00000279113fd8f0 .array/port v00000279113f4ef0, L_00000279113fe4d0;
L_00000279113fe4d0 .concat [ 5 2 0 0], L_00000279113fcdb0, L_00000279114464c0;
L_00000279113fcc70 .array/port v00000279113f4ef0, L_00000279113fcd10;
L_00000279113fcd10 .concat [ 5 2 0 0], L_00000279113fd530, L_0000027911446508;
S_000002791134caf0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000027911360330;
 .timescale 0 0;
v00000279113ce5a0_0 .var/i "i", 31 0;
S_000002791134cc80 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000279113b78f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027911445610 .functor NOT 1, v00000279113ce6e0_0, C4<0>, C4<0>, C4<0>;
v00000279113f3cd0_0 .net *"_ivl_0", 0 0, L_0000027911445610;  1 drivers
v00000279113f3b90_0 .net "in1", 4 0, L_00000279113fd530;  alias, 1 drivers
v00000279113f3eb0_0 .net "in2", 4 0, L_00000279113fc8b0;  alias, 1 drivers
v00000279113f4810_0 .net "out", 4 0, L_00000279113fe2f0;  alias, 1 drivers
v00000279113f4d10_0 .net "s", 0 0, v00000279113ce6e0_0;  alias, 1 drivers
L_00000279113fe2f0 .functor MUXZ 5, L_00000279113fc8b0, L_00000279113fd530, L_0000027911445610, C4<>;
S_0000027911393940 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000279113b79b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027911445060 .functor NOT 1, v00000279113cdce0_0, C4<0>, C4<0>, C4<0>;
v00000279113f4db0_0 .net *"_ivl_0", 0 0, L_0000027911445060;  1 drivers
v00000279113f3d70_0 .net "in1", 31 0, v00000279113f34b0_0;  alias, 1 drivers
v00000279113f37d0_0 .net "in2", 31 0, v00000279113f3910_0;  alias, 1 drivers
v00000279113f3f50_0 .net "out", 31 0, L_00000279114a1f50;  alias, 1 drivers
v00000279113f4770_0 .net "s", 0 0, v00000279113cdce0_0;  alias, 1 drivers
L_00000279114a1f50 .functor MUXZ 32, v00000279113f3910_0, v00000279113f34b0_0, L_0000027911445060, C4<>;
S_0000027911393ad0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027911346af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027911346b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000027911346b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027911346b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000027911346bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027911346c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027911346c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027911346c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027911346cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027911346ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027911346d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027911346d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027911446988 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000279113f3050_0 .net/2u *"_ivl_0", 31 0, L_0000027911446988;  1 drivers
v00000279113f46d0_0 .net "opSel", 3 0, v00000279113ce3c0_0;  alias, 1 drivers
v00000279113f4270_0 .net "operand1", 31 0, L_00000279114a3df0;  alias, 1 drivers
v00000279113f3410_0 .net "operand2", 31 0, L_00000279114a2270;  alias, 1 drivers
v00000279113f34b0_0 .var "result", 31 0;
v00000279113f3a50_0 .net "zero", 0 0, L_00000279114a2b30;  alias, 1 drivers
E_00000279113b8570 .event anyedge, v00000279113ce3c0_0, v00000279113f4270_0, v00000279113cdf60_0;
L_00000279114a2b30 .cmp/eq 32, v00000279113f34b0_0, L_0000027911446988;
S_0000027911346da0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000279114445e0 .param/l "RType" 0 4 9, C4<000000>;
P_0000027911444618 .param/l "add" 0 4 12, C4<100000>;
P_0000027911444650 .param/l "addi" 0 4 15, C4<001000>;
P_0000027911444688 .param/l "addu" 0 4 12, C4<100001>;
P_00000279114446c0 .param/l "and_" 0 4 12, C4<100100>;
P_00000279114446f8 .param/l "andi" 0 4 15, C4<001100>;
P_0000027911444730 .param/l "beq" 0 4 17, C4<000100>;
P_0000027911444768 .param/l "bne" 0 4 17, C4<000101>;
P_00000279114447a0 .param/l "hlt_inst" 0 4 10, C4<111111>;
P_00000279114447d8 .param/l "j" 0 4 19, C4<000010>;
P_0000027911444810 .param/l "jal" 0 4 19, C4<000011>;
P_0000027911444848 .param/l "jr" 0 4 13, C4<001000>;
P_0000027911444880 .param/l "lw" 0 4 15, C4<100011>;
P_00000279114448b8 .param/l "nor_" 0 4 12, C4<100111>;
P_00000279114448f0 .param/l "or_" 0 4 12, C4<100101>;
P_0000027911444928 .param/l "ori" 0 4 15, C4<001101>;
P_0000027911444960 .param/l "sgt" 0 4 13, C4<101011>;
P_0000027911444998 .param/l "sll" 0 4 13, C4<000000>;
P_00000279114449d0 .param/l "slt" 0 4 12, C4<101010>;
P_0000027911444a08 .param/l "slti" 0 4 15, C4<101010>;
P_0000027911444a40 .param/l "srl" 0 4 13, C4<000010>;
P_0000027911444a78 .param/l "sub" 0 4 12, C4<100010>;
P_0000027911444ab0 .param/l "subu" 0 4 12, C4<100011>;
P_0000027911444ae8 .param/l "sw" 0 4 15, C4<101011>;
P_0000027911444b20 .param/l "xor_" 0 4 12, C4<100110>;
P_0000027911444b58 .param/l "xori" 0 4 15, C4<001110>;
v00000279113f48b0_0 .var "PCsrc", 0 0;
v00000279113f41d0_0 .net "funct", 5 0, L_00000279113fdf30;  alias, 1 drivers
v00000279113f3190_0 .net "opcode", 5 0, L_00000279113fd030;  alias, 1 drivers
v00000279113f3550_0 .net "operand1", 31 0, L_0000027911445bc0;  alias, 1 drivers
v00000279113f4950_0 .net "operand2", 31 0, L_00000279114a2270;  alias, 1 drivers
v00000279113f49f0_0 .net "rst", 0 0, v00000279113fe610_0;  alias, 1 drivers
E_00000279113b82b0/0 .event anyedge, v00000279113cf540_0, v00000279113cebe0_0, v00000279113f3e10_0, v00000279113cdf60_0;
E_00000279113b82b0/1 .event anyedge, v00000279113cefa0_0;
E_00000279113b82b0 .event/or E_00000279113b82b0/0, E_00000279113b82b0/1;
S_0000027911444ba0 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000279113f32d0_0 .net "address", 7 0, L_00000279114a2ef0;  1 drivers
v00000279113f4bd0_0 .net "clock", 0 0, L_0000027911445370;  alias, 1 drivers
v00000279113f35f0_0 .net "data", 31 0, L_0000027911445c30;  alias, 1 drivers
v00000279113f3ff0 .array "data_mem", 0 1023, 31 0;
v00000279113f3870_0 .var/i "i", 31 0;
v00000279113f3910_0 .var "q", 31 0;
v00000279113f4090_0 .net "rden", 0 0, v00000279113cec80_0;  alias, 1 drivers
v00000279113f4310_0 .net "wren", 0 0, v00000279113ce280_0;  alias, 1 drivers
E_00000279113b80f0 .event negedge, v00000279113f44f0_0;
S_0000027911444d30 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_0000027911361f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000279113b8070 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000279113f3af0_0 .net "PCin", 31 0, L_00000279113fd2b0;  alias, 1 drivers
v00000279113f3c30_0 .var "PCout", 31 0;
v00000279113f5380_0 .net "clk", 0 0, L_0000027911445370;  alias, 1 drivers
v00000279113f5f60_0 .net "rst", 0 0, v00000279113fe610_0;  alias, 1 drivers
    .scope S_0000027911346da0;
T_0 ;
    %wait E_00000279113b82b0;
    %load/vec4 v00000279113f49f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279113f48b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000279113f3190_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000279113f3550_0;
    %load/vec4 v00000279113f4950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000279113f3190_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v00000279113f3550_0;
    %load/vec4 v00000279113f4950_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000279113f3190_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000279113f3190_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000279113f3190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000279113f41d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113f48b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279113f48b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027911444d30;
T_1 ;
    %wait E_00000279113b7d30;
    %load/vec4 v00000279113f5f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000279113f3c30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000279113f3af0_0;
    %assign/vec4 v00000279113f3c30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002791137b4c0;
T_2 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 390004746, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 325124087, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113cd9c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002791137b330;
T_3 ;
    %wait E_00000279113b7a70;
    %load/vec4 v00000279113cf540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000279113cd920_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000279113ce280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000279113cdce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000279113cec80_0, 0;
    %assign/vec4 v00000279113ce6e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000279113cd920_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000279113ce3c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000279113cf720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000279113ce000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000279113ce280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000279113cdce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000279113cec80_0, 0, 1;
    %store/vec4 v00000279113ce6e0_0, 0, 1;
    %load/vec4 v00000279113cebe0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cd920_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %load/vec4 v00000279113cefa0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000279113ce6e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cec80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cdce0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113ce280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000279113cf720_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000279113ce3c0_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027911360330;
T_4 ;
    %wait E_00000279113b7d30;
    %fork t_1, S_000002791134caf0;
    %jmp t_0;
    .scope S_000002791134caf0;
t_1 ;
    %load/vec4 v00000279113f4630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279113ce5a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000279113ce5a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000279113ce5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113f4ef0, 0, 4;
    %load/vec4 v00000279113ce5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000279113ce5a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000279113f4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000279113f30f0_0;
    %load/vec4 v00000279113f3730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113f4ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113f4ef0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027911360330;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027911360330;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279113f3690_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000279113f3690_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000279113f3690_0;
    %load/vec4a v00000279113f4ef0, 4;
    %ix/getv/s 4, v00000279113f3690_0;
    %load/vec4a v00000279113f4ef0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000279113f3690_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000279113f3690_0;
    %addi 1, 0, 32;
    %store/vec4 v00000279113f3690_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027911393ad0;
T_6 ;
    %wait E_00000279113b8570;
    %load/vec4 v00000279113f46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %add;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %sub;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %and;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %or;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %xor;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %or;
    %inv;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000279113f4270_0;
    %load/vec4 v00000279113f3410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000279113f3410_0;
    %load/vec4 v00000279113f4270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000279113f4270_0;
    %ix/getv 4, v00000279113f3410_0;
    %shiftl 4;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000279113f4270_0;
    %ix/getv 4, v00000279113f3410_0;
    %shiftr 4;
    %assign/vec4 v00000279113f34b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027911444ba0;
T_7 ;
    %wait E_00000279113b80f0;
    %load/vec4 v00000279113f4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000279113f32d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000279113f3ff0, 4;
    %assign/vec4 v00000279113f3910_0, 0;
T_7.0 ;
    %load/vec4 v00000279113f4310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000279113f35f0_0;
    %load/vec4 v00000279113f32d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000279113f3ff0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027911444ba0;
T_8 ;
    %delay 2004, 0;
    %vpi_call 11 25 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000279113f3870_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000279113f3870_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000279113f3870_0;
    %load/vec4a v00000279113f3ff0, 4;
    %vpi_call 11 27 "$display", "Mem[%d] = %d", &PV<v00000279113f3870_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000279113f3870_0;
    %addi 1, 0, 32;
    %store/vec4 v00000279113f3870_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000027911361f60;
T_9 ;
    %wait E_00000279113b7d30;
    %load/vec4 v00000279113fa770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000279113fa590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000279113fa590_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000279113fa590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000279113d5900;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279113fb670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279113fe610_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000279113d5900;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000279113fb670_0;
    %inv;
    %assign/vec4 v00000279113fb670_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000279113d5900;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000279113fe610_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000279113fe610_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000279113fbd50_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.v";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
