# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Jan  3 22:55:15 2024 


#
# I/O constraints
#

set_io ADC_FD G11
set_io ADC_GPIO_0 G14
set_io ADC_GPIO_1 K6
set_io ADC_GPIO_2 D9
set_io ADC_GPIO_3 G12
set_io ADC_GPIO_4 H14
set_io ADC_LDO_PWR_GOOD E11
set_io ADC_PWDN A5
set_io ADC_PWR_RUN A8
set_io ADC_sclk B5
set_io ADC_sdio F7
set_io ADC_ss_n F9
set_io BOARD_PWR_RUN A7
set_io BTN_1 T4
set_io CLK_OUT_N A10
set_io CLK_OUT_P B10
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL22
set_io DBGport_9 AL27
set_io EXT_ADC_Reset_N G9
set_io EXT_HMC_Reset_N J14
set_io EXT_LMX1_Reset_N J19
set_io EXT_LMX2_Reset_N K7
set_io FTDI_BE[0] P5
set_io FTDI_BE[1] P6
set_io FTDI_BE[2] L2
set_io FTDI_BE[3] L3
set_io FTDI_CLK H1
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] C1
set_io FTDI_DATA[2] F5
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] C2
set_io FTDI_DATA[6] E8
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] T8
set_io FTDI_DATA[9] T7
set_io FTDI_DATA[10] D6
set_io FTDI_DATA[11] E6
set_io FTDI_DATA[12] P3
set_io FTDI_DATA[13] P4
set_io FTDI_DATA[14] M5
set_io FTDI_DATA[15] M6
set_io FTDI_DATA[16] C8
set_io FTDI_DATA[17] D8
set_io FTDI_DATA[18] H8
set_io FTDI_DATA[19] H9
set_io FTDI_DATA[20] N6
set_io FTDI_DATA[21] N7
set_io FTDI_DATA[22] M1
set_io FTDI_DATA[23] M2
set_io FTDI_DATA[24] C4
set_io FTDI_DATA[25] C3
set_io FTDI_DATA[26] H3
set_io FTDI_DATA[27] H4
set_io FTDI_DATA[28] A3
set_io FTDI_DATA[29] A2
set_io FTDI_DATA[30] M4
set_io FTDI_DATA[31] L4
set_io FTDI_GPIO_0 N3
set_io FTDI_GPIO_1 N4
set_io FTDI_RESET_N N1
set_io FTDI_nOE K5
set_io FTDI_nRD L5
set_io FTDI_nRXF H7
set_io FTDI_nTXE G7
set_io FTDI_nWR R5
set_io GPIO_0 L19
set_io GPIO_1 L18
set_io HMC_CLK_IN_N E2
set_io HMC_CLK_IN_P F2
set_io HMC_GPIO_0 H12
set_io HMC_GPIO_1 H13
set_io HMC_GPIO_2 G16
set_io HMC_GPIO_3 G15
set_io HMC_SYNC J13
set_io HMC_sclk J16
set_io HMC_sdio H17
set_io HMC_ss_n K16
set_io LDO_PWR_GOOD E10
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso J18
set_io LMX1_mosi K18
set_io LMX1_sclk K17
set_io LMX1_ss_n H16
set_io LMX2_miso J8
set_io LMX2_mosi R7
set_io LMX2_sclk R8
set_io LMX2_ss_n K8
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N AF24
set_io SMPS_PWR_GOOD H2
set_io SYNCINB_N F10
set_io SYNCINB_P G10
set_io SYNC_IN_N E12
set_io SYNC_IN_P F12
set_io SYNC_OUT_1_N M17
set_io SYNC_OUT_1_P L17
set_io SYNC_OUT_2_N M7
set_io SYNC_OUT_2_P N8
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[1] 2313 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[2] 2047 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2240 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 2139 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 973 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 2024 267
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 930 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1394 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 2275 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1052 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2371 364
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1659 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1208 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 891 112
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 900 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_1_sqmuxa_3_0_a4 1929 270
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 1281 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1052 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2392 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[26] 2414 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2285 345
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 960 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 1070 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[4] 1932 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 2252 255
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1151 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 1910 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 1078 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 2224 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[0] 2208 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[7] 2107 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1379 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[4] 2311 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1487 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2278 373
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 949 102
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 1248 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2449 351
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1266 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2299 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 985 106
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[9] 2346 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[11] 2454 342
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1201 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0_RNIF5M73 1947 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 890 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 987 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1030 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 882 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 2118 264
set_location Controler_0/ADI_SPI_1/data_counter[15] 1337 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 2188 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 872 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 1020 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2294 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 1060 73
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1228 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1511 213
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1552 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2053 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 977 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0_1 2231 273
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 908 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 1994 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1054 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1102 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 1023 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0 2218 273
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1244 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1014 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 2130 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2400 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 901 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2382 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2176 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1105 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 1235 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 1171 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1466 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 2209 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2451 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1411 126
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 1787 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2173 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 1946 280
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1171 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1768 252
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1284 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 927 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1103 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 983 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 1078 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 1179 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1942 15
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0_RNO 2039 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 975 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 986 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1607 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2315 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1212 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1474 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2350 372
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 1038 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1222 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[7] 1928 267
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 967 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 967 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 2387 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2170 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1045 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1036 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[6] 2105 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1105 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1054 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2310 330
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1241 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1770 253
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1137 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1393 133
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1173 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[5] 2308 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[7] 2279 295
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 1103 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1974 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2413 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1462 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 991 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2395 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[7] 1920 264
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1875 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 967 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1041 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 968 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2238 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 2109 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0 2171 276
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 907 115
set_location Controler_0/ADI_SPI_0/data_counter[12] 1225 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1780 217
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 1237 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_2_4 2046 282
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1269 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1139 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2285 346
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1336 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 2198 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[0] 2283 319
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[2] 2321 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 2238 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2416 352
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 1076 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2095 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 963 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1168 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1092 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2097 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2410 346
set_location Controler_0/Reset_Controler_0/state_reg[1] 1223 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 1283 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1467 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 2052 289
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 914 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 988 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1190 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1095 43
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1207 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2353 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2424 349
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1478 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 913 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[2] 1869 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2224 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[0] 1869 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_1 2087 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1096 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[25] 2387 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2319 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1484 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1640 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2410 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1151 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2433 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2080 217
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1269 85
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1230 78
set_location Controler_0/ADI_SPI_0/data_counter[25] 1238 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 1261 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 990 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[7] 2194 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 861 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 2154 265
set_location Communication_0/UART_Protocol_0/INV_0 972 123
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 1310 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1177 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 972 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2096 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 885 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2314 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2324 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[1] 2268 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 1458 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 2103 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2453 316
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 906 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 2245 261
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1242 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 1964 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 892 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 1079 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 1896 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 2253 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 975 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 897 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1971 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 2205 265
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1280 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1133 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[3] 2146 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 2024 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1411 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2266 337
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1187 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2441 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 1180 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2 2219 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 2203 265
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[0] 2149 292
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1424 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 1952 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 2254 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 2012 270
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1898 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 1078 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 2234 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 944 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1803 226
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1249 174
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIO8IC1[0] 2284 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1107 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1128 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[1] 2274 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[3] 1984 267
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 1305 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1085 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2429 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[5] 2303 345
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1112 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIMMH11[4] 2339 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2247 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1985 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2318 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 2138 256
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 1141 96
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 1244 102
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1264 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2424 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1170 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2387 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1365 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2405 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 1889 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1223 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_14_9_sn_m6_e_0_a2_0 2023 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2324 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2428 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2466 320
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[16] 2158 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[6] 2447 342
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 975 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1243 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 1462 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 2390 342
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 1208 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2420 346
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1256 81
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 1327 96
set_location Controler_0/Command_Decoder_0/counter[28] 1120 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_27_1_sqmuxa_1_a2_1_a3 2040 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1147 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 1937 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1021 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 956 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2370 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a2 2255 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 943 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2449 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1512 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2302 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 2122 265
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1132 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 929 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 918 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 2155 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1054 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[7] 2111 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1541 214
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1235 184
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 902 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2397 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2371 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 1100 64
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 987 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2223 300
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1091 90
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1284 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 1097 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 977 84
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1259 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 917 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1488 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1530 235
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1313 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 2092 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2378 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1800 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2239 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 890 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 1280 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1379 237
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1169 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1431 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2364 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 1118 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1044 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 944 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 973 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1119 91
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 1256 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1526 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1124 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 2038 276
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1280 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 1179 76
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 1299 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 975 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 1825 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0_RNIO1EO[5] 2386 354
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 807 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1366 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 976 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1348 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 2007 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[0] 2057 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1492 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 936 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1109 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 630 18
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 862 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2311 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 2196 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0 2246 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 908 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1028 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1047 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1458 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 964 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 1955 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 933 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[7] 2077 273
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1218 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIUG7D1 2050 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1961 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[0] 2273 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[5] 2207 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[6] 2370 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1127 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 883 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1177 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 947 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[4] 2416 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2286 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1247 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2441 372
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1158 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_2_4 2205 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1544 207
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 1088 130
set_location Controler_0/gpio_controler_0/Outputs_8[14] 1218 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 902 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 2155 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2137 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2432 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2382 334
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1136 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1357 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/update_dout 2252 336
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1235 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[0] 2057 279
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 1107 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1066 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[7] 2419 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 2053 256
set_location Controler_0/REGISTERS_0/state_reg[4] 1218 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1688 229
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 1142 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 994 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2337 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0_RNIF5M73 2224 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1535 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2068 217
set_location Controler_0/ADI_SPI_0/data_counter[21] 1234 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[4] 1952 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2444 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 406 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2331 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1046 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1215 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 847 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2453 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[4] 1991 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[23] 2450 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[17] 2264 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2408 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1370 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2346 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1372 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 855 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 1113 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 900 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 2088 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1595 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 864 91
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1058 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1078 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 855 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2365 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[7] 2327 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 2142 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2389 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 872 54
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1128 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1023 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 1451 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1011 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 972 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0[5] 2078 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_4 2277 294
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 958 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1143 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1065 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 907 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 2131 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 2154 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_2 2075 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2452 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 889 76
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 1159 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2326 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 1070 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1166 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2455 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1064 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1033 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 964 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1045 97
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1263 166
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1112 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1315 175
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 1165 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0 2076 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_2 2327 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2354 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 918 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2289 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1102 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1039 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 1069 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2459 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 764 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1223 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1018 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1064 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 2014 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1969 235
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 880 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 834 76
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1267 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1182 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[21] 2151 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2388 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1213 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 1091 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1784 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a2 2030 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1060 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2282 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1033 85
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 1260 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 1205 88
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 1078 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 906 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[1] 1835 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 808 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 1174 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[11] 2455 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2429 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 760 70
set_location Controler_0/gpio_controler_0/un19_read_signal_1 1213 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 1904 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1397 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1197 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 987 124
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1279 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 1423 129
set_location Controler_0/ADI_SPI_0/data_counter[15] 1228 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1547 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 947 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2380 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1530 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2378 325
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1474 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 1886 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1136 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 1827 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 915 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 1091 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1137 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1368 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 1100 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1155 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2011 315
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 1000 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2412 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1393 244
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1170 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1344 174
set_location Controler_0/gpio_controler_0/un12_write_signal_1 1247 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1472 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[3] 2184 277
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 1238 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 1966 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2412 343
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 894 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 938 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 1067 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 955 114
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1159 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 980 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2349 324
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1279 180
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1329 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 1077 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1042 109
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 1174 99
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[2] 2137 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 912 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 1936 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1527 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 2129 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 2288 348
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1234 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2411 334
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 1077 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1196 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 2239 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 954 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1016 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1182 97
set_location Controler_0/Command_Decoder_0/decode_vector[8] 1160 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[22] 2429 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2312 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1205 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2311 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[5] 2239 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 2302 351
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 1266 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1290 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2245 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 903 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_1 2367 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 2022 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 927 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 961 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1076 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1082 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1798 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_3 2385 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2366 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1421 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[7] 1960 279
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 1304 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 1080 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2424 337
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1222 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 1948 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2443 364
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 1147 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1473 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1312 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 962 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 986 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 928 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1111 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 837 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1008 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2348 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2276 199
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 983 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 1020 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1071 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_2_0_a4 2062 279
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1201 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 986 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[12] 2446 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2373 349
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 968 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1465 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 1907 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[2] 2190 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2420 363
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1137 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 2108 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 1089 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1373 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.CO1_tz 2213 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[1] 2115 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2409 349
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1182 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 1146 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1279 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 999 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_2 2226 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2362 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[5] 2374 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2268 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 2137 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 954 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 959 97
set_location Controler_0/Answer_Encoder_0/periph_data[7] 1169 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 2162 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 2125 262
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1159 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1146 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_0 2016 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2360 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1211 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1032 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2415 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2402 373
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1106 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[1] 2059 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1045 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 1095 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 767 72
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1066 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2251 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2428 337
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 969 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_RNIV09H_1 2031 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2349 336
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 1212 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 1208 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1509 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 2123 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1066 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 928 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 888 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 883 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1012 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9s2 2160 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 1069 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1969 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[0] 2416 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1464 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1211 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1594 207
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1256 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array 2143 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.CO1 2053 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2343 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2386 346
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1329 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2439 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1358 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 1078 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1154 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1033 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781[2] 2338 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1134 84
set_location Controler_0/Command_Decoder_0/state_reg[9] 1166 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1131 72
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1260 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 2022 283
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1337 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1140 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1053 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0[3] 2057 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1203 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1030 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2350 336
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 1220 96
set_location Controler_0/ADI_SPI_0/data_counter[11] 1224 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1051 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 1087 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 2225 276
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1146 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2289 324
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 922 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 950 97
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1385 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 2220 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 860 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[7] 2096 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2340 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2455 372
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 878 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1757 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1557 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1043 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 1913 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2423 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 1978 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1106 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 991 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1057 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2420 351
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 1276 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1496 216
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 666 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 944 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 869 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1084 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array 2148 303
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1782 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1076 117
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1300 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[8] 2449 333
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1280 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2349 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 2252 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1063 112
set_location Controler_0/Answer_Encoder_0/periph_data[6] 1143 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1110 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1250 174
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 980 102
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 1265 90
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[9] 2158 292
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1149 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_3 2207 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 1082 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 1074 81
set_location Controler_0/Answer_Encoder_0/periph_data[8] 1168 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1936 256
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1456 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2339 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 2383 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1225 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 937 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 611 96
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1288 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 1938 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1036 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1046 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 1971 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1060 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1141 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_i_a3 2326 357
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 801 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1086 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2436 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2340 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 916 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 2098 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2299 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1569 208
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[1] 2458 343
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1322 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 2135 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 865 73
set_location I_2/U0_RGB1 1740 93
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1000 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 910 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[1] 1904 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2392 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2402 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2370 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2416 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2240 337
set_location Controler_0/Command_Decoder_0/counter[20] 1112 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1205 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 1090 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2351 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_o3[3] 2043 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 895 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9s2 2020 270
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1204 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2371 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2433 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2368 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 913 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1010 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 2274 274
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1337 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 806 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2431 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 2103 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 2161 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1033 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 924 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2239 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 1976 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2300 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1030 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 969 82
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1298 97
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1258 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1329 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_0 2229 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1399 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 875 105
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1334 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0 2169 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 2113 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2325 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 2183 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 941 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1268 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2247 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2311 330
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1262 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1468 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2309 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2358 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 945 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 1079 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1449 208
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1250 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2361 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1236 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2288 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 957 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 1054 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[3] 2144 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 2024 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 962 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 1950 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 2262 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2444 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1114 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1052 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1179 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[7] 1979 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 1952 273
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[4] 2305 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2435 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1005 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1519 225
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1764 252
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 960 123
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 1324 102
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 1299 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1355 208
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1209 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 2196 264
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1277 168
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1165 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[3] 2255 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 860 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 2181 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2094 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 916 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[3] 2130 301
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 878 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[2] 2314 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1056 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 938 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 1083 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNICV1R[5] 2316 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1102 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 1020 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1279 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[7] 2426 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1050 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2008 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 922 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 2144 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1096 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2318 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2280 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 915 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 2007 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2427 334
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1332 174
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1255 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1572 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 1932 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1080 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1894 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1378 234
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1296 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2351 337
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2324 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 1460 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 875 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 2217 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 2275 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2364 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1038 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 885 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1077 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2246 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 2266 261
set_location Controler_0/Answer_Encoder_0/periph_data[3] 1145 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 959 103
set_location Controler_0/ADI_SPI_0/sclk_4 1199 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2297 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 2105 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1429 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1402 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1130 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 1001 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1488 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1 2207 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2409 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 902 108
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1306 169
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1305 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 180 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 934 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 2150 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 980 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1435 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 1064 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 937 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[1] 1932 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 1950 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2457 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0 2003 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2364 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[6] 1915 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 1102 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 964 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1139 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2358 345
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1302 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1138 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2301 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 1099 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1065 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2420 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1042 88
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1189 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 1961 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 2323 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 859 73
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 1265 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 863 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1748 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array 2143 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1028 112
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1206 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2407 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1925 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 884 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2271 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 1890 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1091 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1079 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 2251 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1072 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 148 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1116 123
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1268 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_31_9_sn_m6_e_0_a2 2038 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 968 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2200 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 975 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1304 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 905 115
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 1044 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 953 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[2] 2137 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 1834 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2255 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1531 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2410 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1507 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 916 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1469 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 1091 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_0_a2 2210 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1049 91
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1047 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[6] 1908 276
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1204 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1013 117
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1161 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1057 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 872 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 1430 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2402 328
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 950 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2433 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1528 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 1055 42
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1170 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1277 153
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 967 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0 2031 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2300 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 1077 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1442 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 2252 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1055 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 875 91
set_location Communication_0/Communication_Controler_0/m4_e_1 1191 90
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1264 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2261 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[1] 2218 283
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1486 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2412 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 2154 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2242 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 941 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 1275 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 2252 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[31] 2247 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2415 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 869 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNISQQP3 2249 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1102 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 2187 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2441 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 2256 271
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1261 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1542 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1527 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1778 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i 2094 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2347 346
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 767 69
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1225 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 889 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 1062 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1728 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 2146 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2352 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2364 348
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 738 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1042 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 938 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_1 2033 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2369 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 1100 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1529 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2306 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0[3] 2079 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1516 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1504 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2409 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 1938 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2324 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 2016 279
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 889 118
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1189 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 2192 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[0] 1979 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[1] 2243 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2365 376
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 835 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1552 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1106 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1002 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1461 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[14] 2141 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 2248 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[17] 2420 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 2379 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1093 88
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1225 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[6] 2233 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 887 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1771 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 1972 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1094 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2281 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 897 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2419 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 929 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1052 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4 2217 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1518 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_i[1] 2063 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2383 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1093 112
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1344 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2347 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIKKH11[2] 2338 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2441 364
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1189 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 938 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR 2327 342
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1497 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 370 306
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1054 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 2148 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 1963 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2310 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 1954 267
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 961 127
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1280 99
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1176 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_1 2324 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[1] 2266 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 2220 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2356 346
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1261 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 962 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2220 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[7] 1948 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[1] 2436 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 1119 90
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1293 169
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1457 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 2165 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1062 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1112 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2300 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1075 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2409 370
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 598 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1042 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_4 2248 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv[6] 2327 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1775 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2411 337
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1039 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 1019 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1235 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 2026 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1172 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1142 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2323 316
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1419 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 1094 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2399 370
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1178 181
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 770 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1040 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 1077 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2246 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 2258 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 2090 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2430 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1069 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1531 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[4] 2155 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1_RNI4UST 1997 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 909 91
set_location Controler_0/ADI_SPI_1/counter[0] 1328 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 1030 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1579 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 1958 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1003 117
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 1217 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1203 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1281 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2049 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2425 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1135 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 975 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 1941 268
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1067 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2376 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 920 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[4] 1918 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1460 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1117 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1565 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1680 225
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 1096 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1129 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2300 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[6] 2103 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 1940 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 1998 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 1057 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1089 108
set_location Controler_0/gpio_controler_0/state_reg[1] 1216 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 1054 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1644 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[1] 1847 268
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1165 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 920 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 1089 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2456 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[2] 2004 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[2] 2132 301
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 1070 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 1083 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[21] 2449 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1076 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1289 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 1088 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 2213 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 2108 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[6] 2015 276
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 1021 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 503 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 2101 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0 2035 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2301 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 889 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 2137 276
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 1043 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1226 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 2261 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 1179 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 938 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2345 337
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1166 70
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1163 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2323 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 864 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2348 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[15] 2448 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1554 207
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1313 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_1_sqmuxa_2_0_a4 2219 264
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1888 256
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1328 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1513 238
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 884 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 855 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 2124 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[26] 2145 304
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1083 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1977 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2383 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 870 109
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1265 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2285 361
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 954 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2331 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 2025 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1441 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_10_1_sqmuxa_0_a4 1936 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 895 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2267 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[2] 2102 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 2247 256
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1143 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 2265 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 1076 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 889 115
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1198 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[5] 2322 346
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1287 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1017 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1778 253
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 984 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 1075 63
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 905 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 370
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1263 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2273 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1556 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2353 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 2154 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1031 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1310 220
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1056 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1184 102
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1260 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 2124 262
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1180 85
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1251 102
set_location Controler_0/gpio_controler_0/state_reg[5] 1217 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 956 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1442 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 1074 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 979 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1099 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1141 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1196 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2354 364
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 940 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 1966 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_8_9_sn_m6_e_0_a2_0 2236 273
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 1173 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 783 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 1957 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2387 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[3] 2306 348
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1161 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 1102 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1297 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 2326 342
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 1301 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 958 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2340 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1072 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1228 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1044 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 942 106
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 1068 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 972 108
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 1150 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 1066 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2309 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2271 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2288 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1115 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1041 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2316 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 930 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2334 327
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1555 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2410 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 1103 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 1077 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 887 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1145 103
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1239 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1064 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 2247 261
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 1439 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 973 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m12_e_0_a3 2246 276
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1268 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 2095 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[8] 2429 360
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1327 175
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 965 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2270 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1461 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 1015 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 2073 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1367 247
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1232 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 1844 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 891 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[6] 2152 264
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1193 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 853 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2231 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2359 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1057 81
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1215 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1281 171
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[4] 2281 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 2245 270
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 876 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2363 348
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1270 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2301 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[4] 1926 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 2139 262
set_location CFG0_GND_INST 1010 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1529 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1048 91
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1177 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1806 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1375 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2247 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 1974 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIRE7D1 2206 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 2122 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[6] 1935 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1095 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[2] 2276 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 909 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1086 84
set_location Controler_0/Answer_Encoder_0/periph_data[2] 1141 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 993 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[7] 1957 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 960 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 861 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[0] 1998 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1185 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 2254 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a2 2223 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2414 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_16_1_sqmuxa_3_3 2038 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2222 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a2 2060 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 942 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 989 88
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[6] 2331 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2387 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1758 220
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1199 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 934 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1974 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[2] 2201 261
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 984 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1139 78
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 1309 88
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[2] 2349 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 964 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 919 118
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1286 103
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1276 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 1416 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1546 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[6] 1962 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2458 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2284 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[30] 2425 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 898 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1087 43
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1081 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 1923 273
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 902 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 1101 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1693 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[9] 2416 357
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1233 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2405 376
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1259 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa 2374 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 2302 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1143 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 927 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1221 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1381 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[22] 2452 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1545 214
set_location Synchronizer_0/Chain[0] 1218 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1490 247
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 1317 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 957 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1558 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1500 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 858 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1086 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 968 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 937 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 2029 279
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 1200 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 913 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1130 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1015 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2317 316
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 919 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1487 247
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1968 240
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1029 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 2079 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0_RNIGTNU3 2244 270
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 1846 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1083 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0[4] 1870 279
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1175 103
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1203 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1752 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1064 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 938 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1074 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 915 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1130 81
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1327 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2411 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 1921 280
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1214 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1198 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_a4 2219 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 944 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1 2140 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_24_9_sn_m6_e_4_0_a2 2232 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1385 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1401 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 968 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 1253 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2078 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 2200 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1179 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 2216 267
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1060 99
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 1334 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1374 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 1961 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[4] 1987 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 915 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 1871 280
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2087 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2064 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2303 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 1077 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[2] 2072 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1548 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_4 2048 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 1914 270
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1287 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1553 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 920 111
set_location Controler_0/ADI_SPI_1/divider_enable 1331 106
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 1305 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2432 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1187 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4_1 2016 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 1961 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array 2254 297
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 1418 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1003 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 887 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 2263 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2220 300
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1559 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[4] 2247 268
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 900 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1047 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 906 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2089 217
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1307 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1108 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3_0 2039 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 931 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2387 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 983 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4 2086 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2350 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1108 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[3] 2254 295
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 1050 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 1966 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2360 321
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 971 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1181 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_1 2228 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1183 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 987 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[0] 1935 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[14] 2445 343
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1286 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[1] 2105 267
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 1319 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1081 136
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1299 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1067 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1493 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_1 2223 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 884 106
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1301 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 982 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[0] 2138 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1073 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[3] 2109 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_3_0_a4 2021 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2416 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[7] 1997 262
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1252 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 1906 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 993 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1295 153
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1178 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 1073 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 2103 267
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 921 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1278 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2004 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 850 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[28] 2449 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[3] 2308 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 924 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 917 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 771 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1771 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_1 2037 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2429 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1048 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1029 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1201 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 1218 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1387 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1485 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 2256 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1062 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2386 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1204 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1199 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1134 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1029 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[0] 2447 334
set_location Communication_0/Communication_Controler_0/m7 1247 99
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1271 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2384 331
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 924 115
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1291 168
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 1316 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1522 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1033 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2396 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1103 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2234 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[5] 2384 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 2024 279
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1208 99
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1309 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 878 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1160 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 2252 265
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1938 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1017 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 903 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[1] 2127 304
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 899 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 1915 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1821 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[0] 2048 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1111 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1762 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1 2223 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1046 135
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1380 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2278 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2311 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1086 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1438 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2346 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1102 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 1975 264
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 906 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1001 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1079 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1045 96
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1341 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 1096 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1706 69
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1262 90
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1318 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 900 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1176 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 2146 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2380 346
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1168 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1473 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1015 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[2] 1658 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1257 210
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1125 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1419 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2298 207
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1153 162
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 812 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1012 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1973 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[3] 1830 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1034 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2277 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 1940 267
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 957 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1393 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2354 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2368 375
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 924 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[2] 2136 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 756 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 2153 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2419 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 882 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1030 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1475 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2368 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2319 325
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1966 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[6] 1996 264
set_location Controler_0/Command_Decoder_0/counter[9] 1101 100
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1138 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1082 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 2221 276
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 1302 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2323 331
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1196 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 2182 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2412 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 871 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 839 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1220 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[0] 2124 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2352 337
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1282 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 1450 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 998 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1461 175
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 1307 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1758 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 836 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1055 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 936 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1272 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 930 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 954 106
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 1313 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 1913 270
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1226 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1825 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2398 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[1] 2188 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1384 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2336 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 2137 274
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 972 112
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 1323 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1103 193
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 877 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[3] 2200 261
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 1036 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 923 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1073 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 980 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 2118 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1976 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2317 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[2] 2173 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1763 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1524 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 968 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2310 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 2159 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[7] 2116 265
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 1267 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1641 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 175 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 1077 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 942 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2 2062 282
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1162 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2225 300
set_location Controler_0/ADI_SPI_0/counter[4] 1168 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_16_1_sqmuxa_3_3 2218 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 1933 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1477 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2384 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1514 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1702 228
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 1233 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 2125 273
set_location Controler_0/ADI_SPI_1/busy 1346 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2372 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1383 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2416 343
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 877 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2086 217
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 1048 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 1964 276
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 1233 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[9] 2420 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 1069 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 948 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 762 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[4] 2230 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1082 43
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 1212 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0_x2[3] 2055 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1922 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1087 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[11] 1864 271
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1767 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2319 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1942 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1163 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 2129 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1 2075 289
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1251 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 2097 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1191 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[10] 2258 297
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1365 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1028 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1802 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[4] 1980 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 1912 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 765 72
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 1272 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 1082 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1137 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 1049 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 1084 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 942 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[6] 2095 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 990 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2316 316
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1008 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 790 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 994 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1063 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1255 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 1824 277
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[1] 2280 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1113 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1051 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2384 373
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 1051 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1105 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[22] 2457 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[3] 2100 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[1] 2210 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2348 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1348 235
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1208 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[1] 2235 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2402 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2303 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 1931 277
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1283 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1527 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 2269 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[28] 2453 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2303 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 1914 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[3] 2222 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 987 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[4] 2139 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1059 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1008 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 1885 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 2290 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 948 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1053 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1101 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1527 216
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 960 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0[4] 2052 255
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 967 85
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1201 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1672 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[2] 2275 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1083 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2377 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 2179 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2163 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 2120 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 976 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[3] 2208 280
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1874 244
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 989 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1006 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 1911 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2415 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2302 360
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 1222 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[6] 2148 264
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 1278 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1102 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1090 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2355 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a4 2229 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[7] 2005 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 1942 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 1894 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2280 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2366 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1095 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1496 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1477 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[2] 2181 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 911 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1014 82
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1209 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 851 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1188 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[11] 2151 307
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1087 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1219 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 887 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2256 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2301 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1006 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2232 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1104 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIVLK81 2205 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2450 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 899 91
set_location Controler_0/Command_Decoder_0/counter[21] 1113 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 970 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[0] 1924 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1218 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2442 354
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1255 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1003 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 1972 265
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1500 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[0] 1873 244
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 951 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_16_9_sn_m18_0_a4_0 2206 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2412 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 1947 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1588 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2350 334
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 950 174
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 1217 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 1065 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 985 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1425 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2340 334
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1187 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2445 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1079 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1034 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[13] 2457 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2440 346
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 993 81
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1300 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1025 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 1980 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1026 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 930 112
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 1246 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 883 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1482 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 777 69
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1181 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 942 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[2] 2190 277
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 971 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1555 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 1952 282
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1067 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2317 324
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 896 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 1984 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1090 112
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1189 103
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1109 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1095 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 733 175
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 960 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[1] 2041 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[4] 1959 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2326 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 950 108
set_location Controler_0/ADI_SPI_0/state_reg[1] 1233 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1050 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 1437 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1920 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2359 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[4] 2416 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2427 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1756 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 951 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2048 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 1391 138
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1168 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2350 328
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1144 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2286 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 2010 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 2110 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 776 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 971 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2432 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1124 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0 2244 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[6] 2155 304
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1182 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1103 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 991 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 1063 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 2032 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1554 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1149 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 988 88
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 1247 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 1955 282
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1217 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2345 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 900 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781[4] 2326 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1028 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1374 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2421 376
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 1429 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 2027 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1359 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2250 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 1954 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 914 97
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1333 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 965 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a2 2055 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9s2 1941 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 1453 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 855 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[6] 1978 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1064 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1065 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 250 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 999 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 2227 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 2056 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a2 2018 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 1054 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2448 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 906 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[1] 2317 357
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1264 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 838 75
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1294 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 1967 283
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 1169 73
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1076 100
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1335 193
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 1296 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1698 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 2158 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2239 331
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 954 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[0] 2246 267
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 918 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2360 370
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[10] 2335 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 980 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 1884 270
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1232 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 867 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1503 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1427 133
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1328 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 772 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[6] 2239 264
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1252 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1050 85
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1187 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_o2 2175 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 988 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0_1 2051 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 850 73
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1923 265
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1281 154
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 1203 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2234 336
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1360 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1502 229
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1195 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2309 331
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1252 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1178 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 2263 261
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1206 85
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1221 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2241 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 962 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 2085 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 1470 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2296 370
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 950 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1057 97
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 1300 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1071 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 2008 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 907 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 1938 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1080 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 1861 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1090 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1232 76
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 1137 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1009 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 953 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2360 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2373 327
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 1169 72
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1248 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 976 84
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1175 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 951 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2011 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[2] 2314 349
set_location Controler_0/ADI_SPI_1/data_counter[21] 1343 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2404 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[3] 2107 271
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[0] 1886 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[0] 2260 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1060 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1147 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0 2056 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_1_sqmuxa_2_0_a4 1893 273
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1287 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 2241 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2343 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 848 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1385 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9s2 2230 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1062 91
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1229 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 1103 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[2] 2264 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 963 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 2097 264
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 999 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 912 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 954 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[6] 1967 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1493 216
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 1135 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2250 334
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1025 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 986 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1223 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1089 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1213 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1502 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1577 255
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1326 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1055 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[24] 2135 304
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 1300 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1213 15
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1210 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[5] 1928 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2322 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 1986 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_a3[0] 2311 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_RNO[1] 2312 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 2149 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 1065 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1094 114
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1344 193
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1009 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 1924 282
set_location Controler_0/ADI_SPI_0/data_counter[0] 1213 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[2] 1995 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 975 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1205 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 1068 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un29_ilasrawcounter 2322 342
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1070 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2408 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_a2_2[4] 2073 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 964 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1771 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2351 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1121 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 1070 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1095 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2374 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1034 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 2098 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2293 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2181 216
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 904 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1007 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1341 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2367 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2421 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[2] 2139 298
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 758 69
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1064 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2451 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2385 348
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1377 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 2206 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 2229 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2412 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2_0 2035 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 1894 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 2273 270
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1188 91
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1358 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 1098 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1398 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1587 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 914 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIUG7D1 2204 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0 2226 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[22] 2431 375
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 1062 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2443 334
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1266 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNITF0P 2358 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1014 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2418 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1111 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1363 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2325 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1476 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 2050 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2341 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_0[3] 2208 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2442 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1217 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[1] 2227 294
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1840 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_0_sqmuxa_1 2252 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[21] 2454 333
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1243 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 893 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1103 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 1943 268
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 909 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 945 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1010 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[2] 2156 304
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1269 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1254 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1185 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1480 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2088 217
set_location Controler_0/ADI_SPI_1/data_counter[30] 1352 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1303 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1142 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 1919 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[2] 1824 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[6] 2155 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2080 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2276 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2434 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[2] 2047 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1035 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2335 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 2206 256
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1304 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1545 243
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1199 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 2018 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1508 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 1058 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2386 369
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 799 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 1911 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2416 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[3] 2090 273
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 1175 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[1] 2193 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3 2217 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 2098 265
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1105 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1340 174
set_location Controler_0/gpio_controler_0/Outputs[4] 1243 85
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1170 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 995 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1025 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 1069 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[3] 1955 276
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 1196 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 1223 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1023 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 1074 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2413 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 2263 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1113 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0 2042 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2390 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[18] 2438 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_0 2108 279
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1232 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 1461 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[3] 2275 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2349 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1366 247
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[5] 2154 292
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 1009 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2446 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[7] 2237 255
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1141 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2232 330
set_location Controler_0/ADI_SPI_0/ss_n 1191 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1488 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 2266 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1053 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1146 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[3] 2104 280
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 1243 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2439 346
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1337 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 926 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1235 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1528 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 1909 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1461 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 2146 277
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1165 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1837 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[3] 2236 301
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 1218 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[2] 2180 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 861 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2366 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 922 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 2101 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[8] 2129 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[7] 2216 298
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1403 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_1 2189 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2378 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_o3[2] 2209 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 2261 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1145 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 940 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 2159 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 1885 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2261 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[3] 2014 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0 2219 270
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 940 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2442 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3_0 2037 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 1381 138
set_location Communication_0/Communication_Controler_0/state_reg[4] 1231 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 2009 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 2261 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 1887 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1459 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 2013 271
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1465 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1316 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 762 70
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1263 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1178 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2422 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[17] 2156 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[0] 2144 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 1866 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 984 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1482 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[3] 2130 300
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1057 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1979 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1053 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 1101 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[4] 2111 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1033 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2442 334
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1027 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 1932 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2381 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 1098 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 955 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 883 102
set_location Controler_0/Answer_Encoder_0/periph_data[1] 1158 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0 2025 270
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 1030 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1094 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1000 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 861 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIBCR9 2266 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1106 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2357 346
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1004 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2414 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_RNO[7] 2362 348
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 1174 90
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1159 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 1930 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[14] 2414 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 2153 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1085 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1079 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1070 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1203 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[3] 2137 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[1] 2058 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1007 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 962 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2336 324
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1233 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 1098 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1258 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 1942 271
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1330 180
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1191 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1043 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2334 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 2246 262
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1611 246
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1301 169
set_location Controler_0/ADI_SPI_0/data_counter[27] 1240 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 2022 279
set_location Controler_0/Answer_Encoder_0/periph_data[9] 1173 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1140 85
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 1025 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1438 129
set_location Controler_0/gpio_controler_0/Outputs[14] 1221 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1085 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1909 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 2096 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2456 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 949 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2379 327
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1396 133
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1246 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 895 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 1933 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[2] 1995 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 2240 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1557 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2383 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 972 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[1] 2268 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[1] 1871 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2239 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2348 369
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 1237 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1123 124
set_location Controler_0/ADI_SPI_1/data_counter[11] 1333 100
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1298 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1518 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 811 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1035 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1456 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 966 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 2255 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2374 352
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1593 207
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 1192 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1144 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 2222 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 2153 273
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1025 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 2141 264
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 1308 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1_RNIQ5JN1 2039 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 857 73
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1321 96
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1316 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 2212 268
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 1916 274
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1185 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1022 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 2086 268
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1216 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 1101 69
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 988 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 1063 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_0[2] 2198 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[0] 1977 261
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1172 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 889 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2446 354
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1492 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 761 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 983 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1088 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1163 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 2005 270
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1169 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 923 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1167 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 2303 342
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 1139 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1733 216
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 795 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2300 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[3] 1960 283
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1206 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1045 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[25] 2457 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 1931 282
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 1091 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1371 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[1] 1967 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1022 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1070 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 2177 274
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 1076 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Ilas_LastFrame 2376 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 2190 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1430 135
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1107 165
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 1295 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 1247 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 914 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1522 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 2093 261
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1256 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1033 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 835 72
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 1188 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2074 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1115 118
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1286 85
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 1243 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 892 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1163 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1052 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1438 130
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1748 341
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1086 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 917 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1061 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1044 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[4] 2158 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 1102 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 890 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 916 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1543 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_1_i_o3[0] 2058 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 1972 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2241 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 1903 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 985 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_2 2245 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 955 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 1933 283
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1292 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2271 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[7] 1908 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1136 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1136 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1828 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1014 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2411 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1476 246
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1232 183
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 1062 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2372 328
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1227 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 825 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 953 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[0] 2065 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 1918 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1553 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2345 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1405 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 885 82
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 1320 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1545 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 860 111
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1305 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1060 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1054 96
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1264 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4 2036 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 1074 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 965 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1357 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 1972 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 977 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1139 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2401 334
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1291 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1268 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1267 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 902 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[28] 2454 336
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1053 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1032 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 800 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1214 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[1] 1959 264
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1163 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 1938 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 2016 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 919 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1777 217
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1320 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2385 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[1] 2436 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1058 114
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1178 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 991 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv[0] 2308 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2387 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[3] 2252 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2352 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 852 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2358 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 2232 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1068 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[5] 2106 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m6_e_0_a4_0_a3 2024 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1032 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2306 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[3] 2440 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 1878 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1106 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1082 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 805 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 842 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 993 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1235 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2435 351
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 537 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1351 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1719 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1099 82
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1215 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 857 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1536 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1109 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1084 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 2171 273
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 957 102
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 1302 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1068 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 688 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 966 100
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1352 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1404 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 926 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 2006 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1142 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1056 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 2173 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1436 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[1] 1965 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1577 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2329 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1395 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2 2037 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[14] 2238 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1515 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2317 315
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1403 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_a4_0 2211 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 2101 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1106 118
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 1145 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 1179 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2398 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 1919 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2454 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2430 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2300 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 2268 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 1953 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 867 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 2002 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1146 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 2002 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2322 316
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 881 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1573 208
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[11] 2336 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1513 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2400 345
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 920 114
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 1303 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1181 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 849 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1466 211
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1491 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1929 237
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1179 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 2147 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 1972 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0 2203 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 917 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 1062 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2447 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1378 247
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 943 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1083 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1284 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1072 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 995 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2254 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 921 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1397 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2328 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1138 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 978 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 945 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 1435 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 2015 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 1063 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 1432 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[3] 1942 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2354 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 2118 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1519 208
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1268 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 1085 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[0] 1996 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2406 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2384 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2375 370
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1230 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1013 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1827 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_1_0_a4 2020 276
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1201 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 2043 289
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 982 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 1924 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1060 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 887 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2415 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1375 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 975 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 986 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[6] 2014 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1397 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1562 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1008 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 1277 90
set_location Controler_0/ADI_SPI_0/data_counter[17] 1230 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIBVCM_0[3] 2232 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1335 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 968 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2403 349
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 1076 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 2118 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 915 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1718 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2253 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 907 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 962 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1477 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 2144 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 2116 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1732 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1925 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 1933 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 952 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[5] 2421 336
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1286 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0[3] 2062 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 961 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 984 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 765 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 1088 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1044 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1221 108
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1179 181
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1155 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2244 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1546 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 2006 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1050 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1013 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1038 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2377 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1006 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0_RNITHK42 1908 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_21_1_sqmuxa_3_2 2211 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 870 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 953 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[2] 1866 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1550 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[1] 2260 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 873 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_RNO[7] 2373 357
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 924 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1079 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1210 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1515 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1046 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1202 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1229 106
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[1] 2316 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1034 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1223 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1524 222
set_location Controler_0/gpio_controler_0/un8_write_signal 1235 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2315 331
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1262 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1301 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1385 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 2138 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1594 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2377 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 864 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 218 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 1463 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1604 342
set_location Controler_0/gpio_controler_0/un12_write_signal 1246 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1020 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1495 181
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1270 168
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 900 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 894 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2288 325
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 924 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1530 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array 2257 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1045 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1181 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1477 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 841 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 894 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 964 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 1914 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1374 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[5] 2106 264
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1338 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 2257 265
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1158 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1002 84
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 1079 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 1071 130
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 1245 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1975 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 1081 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[3] 1913 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2303 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2391 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 2157 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1075 91
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1350 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[7] 2015 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1407 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2416 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 2118 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3 2250 276
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 1246 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1761 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 899 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 960 112
set_location Communication_0/Communication_Switch_0/Builder_Enable 1030 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 2300 348
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 1168 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1972 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2347 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2419 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 857 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 2052 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1040 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1129 87
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1239 181
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 943 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1331 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 771 70
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1304 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[28] 2244 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNILHPL1 2184 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1531 211
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 741 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1097 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1065 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 863 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 1917 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2398 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_a2_0 2251 270
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 1234 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 890 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 2257 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[1] 2102 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[5] 2148 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 2090 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1497 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 2092 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 858 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[3] 2306 349
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 1078 81
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 1176 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2221 336
set_location Controler_0/gpio_controler_0/un19_read_signal 1225 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1201 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1034 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1081 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1177 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1130 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1051 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[1] 2068 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 1056 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_0 2211 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1491 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 764 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1485 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2301 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1024 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2406 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 1916 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2353 334
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1072 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1200 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 1068 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1464 136
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1293 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2408 349
set_location Controler_0/ADI_SPI_0/data_counter[5] 1218 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1075 114
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1269 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1457 136
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1345 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1147 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2304 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2295 330
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1289 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1368 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 2250 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1145 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2333 327
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 810 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1047 106
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1293 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[3] 1898 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1378 237
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1341 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1116 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[24] 2394 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2028 219
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 1458 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_o3[2] 2063 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIQAST 2225 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2006 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 2110 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1100 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1499 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 2186 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1105 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 942 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1043 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[21] 2152 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2387 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[7] 2003 282
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 921 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1454 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 2185 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1054 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_4 2157 306
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1312 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[2] 2427 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2337 327
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 1175 90
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 1242 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1142 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2456 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[6] 2151 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2348 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2222 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1000 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2228 300
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 929 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2251 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1804 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1781 216
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 1140 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1361 247
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 1069 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[5] 2136 307
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 868 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2045 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 1923 276
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 764 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1442 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 2270 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 854 103
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1262 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 937 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2425 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1801 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[5] 2184 261
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1355 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 1892 274
set_location Controler_0/ADI_SPI_1/counter_3[0] 1328 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 970 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 894 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1179 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNILLH11[3] 2337 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[11] 2456 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m6_i_o4 2241 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[15] 2137 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2332 327
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1345 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1348 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 841 75
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 1262 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1083 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 2000 279
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[16] 2262 297
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1505 181
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 998 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1020 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 2199 264
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1224 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 2233 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[6] 2010 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 886 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 902 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 2058 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 923 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 852 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1106 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1123 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2265 336
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1031 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 1096 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[1] 2156 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2297 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 932 111
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0 1167 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 2229 265
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2230 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 992 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2425 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1753 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2223 294
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1153 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[1] 2126 301
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1271 181
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 1026 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1014 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1140 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1090 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1592 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1711 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 2028 270
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1210 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 1946 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1472 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 1085 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1175 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 966 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[4] 2153 292
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 930 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2425 334
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 1166 73
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1293 168
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1160 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1437 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1045 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1381 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 878 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 2135 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[14] 2250 297
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1412 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2240 330
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1047 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[3] 2257 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1365 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2220 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1528 223
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 915 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 2262 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 922 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2419 348
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1256 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1062 79
set_location Controler_0/Command_Decoder_0/counter[30] 1122 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 831 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 2010 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1646 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_0 2034 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1760 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2336 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2388 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_1_0 2071 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 922 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2333 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 2099 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1762 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 1910 264
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 2101 250
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 791 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1779 253
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 921 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1453 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2359 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1219 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1463 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1225 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[18] 2226 331
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1332 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1140 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1378 238
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1132 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 931 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2391 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 2275 274
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1113 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2371 349
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1267 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 970 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1468 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 1917 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 1090 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2360 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2457 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 868 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1075 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 853 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1164 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 1929 265
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1354 207
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1297 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_10_1_sqmuxa_0_a4 2147 267
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2079 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 1095 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1211 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1080 118
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 1277 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2338 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 2023 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1034 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0[5] 2301 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[7] 2215 267
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 1243 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 896 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1064 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1550 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1378 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 2280 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 863 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 2135 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[5] 1920 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 936 127
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1320 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 2238 264
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1242 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2092 217
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 1170 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 1998 265
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1463 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0 2176 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1059 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1270 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 1919 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 1097 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1004 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1146 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 1055 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 1068 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 1453 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1494 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 2108 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2396 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 1918 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2048 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 930 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1040 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1193 79
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1201 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1534 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2378 333
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1249 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 763 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array 2251 297
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1481 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 1384 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 1945 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 1434 144
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1336 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 884 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1881 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[1] 2234 301
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 995 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1147 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 924 118
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1327 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1215 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 1254 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 2103 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2240 336
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1171 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1533 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9s2 2214 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 2249 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 1900 270
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1250 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 944 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2379 334
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1134 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1040 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1254 85
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1256 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1119 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1000 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 954 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNILHPL1 2051 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1963 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 2152 277
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1234 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[1] 2056 289
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 944 115
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 1160 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1137 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1545 208
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1230 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1358 247
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1150 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2[2] 1834 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2455 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1132 79
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1282 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[4] 1864 279
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 796 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 1825 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1130 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 838 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 947 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[7] 1926 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2224 297
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1521 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 1993 282
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1018 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 1073 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2395 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1376 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_4 2253 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1479 229
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 1170 102
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1231 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 2250 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 1901 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1422 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1137 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1539 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1559 220
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 930 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 878 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[7] 1896 264
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1254 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1406 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1006 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 2265 267
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 1252 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1525 234
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 928 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1534 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 1959 279
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 897 115
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1268 171
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1057 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 981 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2412 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 1987 261
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1348 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1315 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1391 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2436 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNI4ED01[1] 2017 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 2258 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2308 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 918 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 986 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 985 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1148 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[1] 2254 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4 2077 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[5] 2007 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1790 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[7] 2259 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1048 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 192 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 885 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1011 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[0] 2220 298
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 775 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1210 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 999 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2236 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1088 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1530 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array 2144 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2403 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[19] 2339 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1112 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_2 2049 282
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1073 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2367 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2402 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 941 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 1087 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO[0] 1391 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1344 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_4 2307 348
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 923 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 905 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91 2027 288
set_location Controler_0/ADI_SPI_0/data_counter[24] 1237 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 2100 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 937 111
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1326 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 854 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[6] 1987 262
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 1748 206
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1228 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 994 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 1949 270
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1391 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1 2109 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 1939 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[30] 2140 304
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1440 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 865 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[4] 2129 276
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 942 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[1] 2106 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 957 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 962 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[3] 1919 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 940 127
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1694 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1578 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1446 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 1981 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1100 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2242 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 2251 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1048 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1320 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 2132 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1556 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[2] 2017 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1059 117
set_location Controler_0/ADI_SPI_1/counter[2] 1320 106
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1283 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 2101 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[7] 2073 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2336 334
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1058 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 2014 273
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 1184 75
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 900 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1873 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 2235 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2399 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1086 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 933 100
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1236 103
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1178 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1066 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2238 331
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 1282 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1066 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1141 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1122 87
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1268 99
set_location Controler_0/ADI_SPI_1/sdio_cl 1355 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 1307 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1139 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[5] 2003 273
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1557 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1041 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Detect.4.un17_trg_detect_vector_0_a3 1473 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1550 207
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 884 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2425 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1351 235
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 884 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1000 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0_0 2023 270
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 894 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 911 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 2147 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 841 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4 2079 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_0 2185 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1148 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2384 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[0] 2248 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[7] 1921 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 955 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1101 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2354 361
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1270 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[3] 1943 267
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1292 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[20] 2457 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[0] 2444 333
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1460 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1125 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 1089 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2423 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 841 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1967 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2358 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 2027 264
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1167 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 1989 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[4] 2233 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2352 321
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1211 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1016 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1111 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1177 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[1] 2413 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[6] 2139 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1090 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1481 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1532 228
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1282 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 2300 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 1044 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1052 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 1023 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[3] 1934 279
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1465 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1917 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 1086 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1575 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 2268 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 2088 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 1962 282
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1316 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 886 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1646 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[3] 2283 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1092 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2349 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 840 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1168 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1003 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 536 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1081 87
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1058 99
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 1111 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 2299 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1456 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 1890 273
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1004 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1965 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1483 210
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 1294 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[8] 2372 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2382 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2323 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 941 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1302 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[18] 2337 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1432 145
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1240 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1251 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1335 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1317 153
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 897 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 742 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1538 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_x3[0] 2056 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1079 108
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 1222 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 919 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2351 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1222 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 984 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[9] 2257 297
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1548 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2047 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2361 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1163 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout 2246 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_2 2154 303
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1582 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1146 87
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 1157 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[7] 2217 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 915 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[1] 2267 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1518 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_17_i 2087 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1026 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1213 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2417 352
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1339 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 1934 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1528 235
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1154 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2304 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2364 370
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 1916 280
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 944 102
set_location Controler_0/gpio_controler_0/un4_write_signal 1234 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[11] 2150 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 1962 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1823 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 2212 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 1120 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1069 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1408 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2361 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIK1UE_0[2] 2240 270
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1192 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1368 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1242 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2360 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 897 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 1144 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 2193 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[4] 1986 276
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1178 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 1968 273
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1076 75
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1198 91
set_location Controler_0/gpio_controler_0/Outputs_8[13] 1239 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2283 348
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 1226 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[7] 2085 273
set_location Controler_0/gpio_controler_0/Outputs_8[6] 1234 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 967 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2348 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 1902 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 873 82
set_location Controler_0/Answer_Encoder_0/periph_data[11] 1172 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 960 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 795 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 549 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1509 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1111 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2417 376
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 953 175
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 993 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[0] 2233 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1044 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2421 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 2241 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1399 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 1100 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1275 180
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 922 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1512 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 850 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[6] 2108 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2412 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa 2319 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1086 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1108 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[5] 1890 261
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1152 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2456 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[3] 2244 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1092 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1308 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 976 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1536 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1078 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1058 78
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1279 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[5] 2259 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1354 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2415 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 1920 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1180 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2250 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 794 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2413 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 2149 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 1897 273
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1269 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2272 373
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1052 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1106 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2365 349
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1261 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1086 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1157 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 2120 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2362 361
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1325 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1195 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[5] 2247 276
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1230 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 794 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2221 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1056 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 1945 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1075 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1146 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[4] 2237 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1524 217
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1021 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1394 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[4] 2118 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 2013 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1214 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1440 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1118 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 1907 280
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 802 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1051 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 979 108
set_location Controler_0/Answer_Encoder_0/periph_data[12] 1164 102
set_location Controler_0/Command_Decoder_0/counter[8] 1100 100
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1176 84
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 1233 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1113 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1161 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1524 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 1098 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 931 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 597 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1024 118
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 1272 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a2 2061 276
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1285 175
set_location Controler_0/ADI_SPI_0/data_counter[14] 1227 82
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 1151 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 901 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1455 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 1061 132
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1233 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 944 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2432 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 1988 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[19] 2271 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2457 351
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 912 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1392 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 985 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 869 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 996 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1736 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1040 88
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1292 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1375 229
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 901 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 2169 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1100 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2235 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 899 76
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2400 373
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1693 262
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1065 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1220 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 968 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1252 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 1944 270
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1083 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[3] 1970 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 937 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 842 73
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1275 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 2139 277
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1248 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1111 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2 2063 282
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1341 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2411 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1196 73
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1310 100
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1354 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1360 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[7] 2108 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 980 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1196 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter 2319 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2447 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1137 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1116 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[4] 1943 276
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1258 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1026 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2230 337
set_location Controler_0/ADI_SPI_1/counter[6] 1324 106
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1179 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2005 238
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 1085 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 856 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1045 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 990 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 2060 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1573 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[7] 2325 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1386 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[1] 2143 295
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1187 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 870 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 966 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2320 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9s2 2018 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 1927 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 1079 130
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1226 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 2023 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1144 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 2126 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 2136 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[21] 2435 376
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1150 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1206 61
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD 2463 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0_1 2035 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 966 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2440 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2415 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_1 2240 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2290 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[3] 2045 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1061 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[0] 2003 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[5] 2214 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 2017 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 2050 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 1925 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 1428 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1105 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1062 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 959 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1248 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 1259 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 499 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2397 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1072 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 982 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1262 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[0] 1870 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 947 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 79
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1092 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 931 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1267 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2437 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1961 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 891 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 861 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1035 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 1046 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[11] 1871 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 2023 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[4] 2257 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[7] 2017 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1392 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[18] 2450 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2220 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2439 355
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1133 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[0] 2339 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 2210 268
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1335 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 1064 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1533 235
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 980 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIBVCM[3] 2239 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1064 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 2115 277
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 1221 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 889 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1370 235
set_location Controler_0/ADI_SPI_0/data_counter[28] 1241 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1175 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 1954 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2307 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 900 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 983 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[1] 2133 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[15] 2245 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[7] 2002 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 920 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 2256 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 1082 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2245 331
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1232 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 918 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2283 199
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1035 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1375 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 942 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2318 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 1891 264
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1969 180
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 974 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 728 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1102 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 924 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1231 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 1065 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1054 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a4 2226 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1371 202
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 736 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1759 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[16] 2239 333
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1261 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 950 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2413 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 946 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 1894 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 906 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 1916 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1176 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 970 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1013 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1104 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 2125 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1217 105
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1280 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[0] 2140 295
set_location Controler_0/ADI_SPI_1/state_reg[2] 1339 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1022 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_1_i_o3[1] 2052 288
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 990 78
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 2465 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1011 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[6] 1875 273
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1254 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 925 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 776 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2403 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1779 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2287 360
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1195 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 877 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 891 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1647 223
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 1305 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1346 235
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 1329 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1217 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 918 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1411 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1459 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 1922 274
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 1035 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2413 376
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1203 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1199 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[23] 2260 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1927 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1559 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 1097 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1378 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2301 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2286 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 1089 69
set_location Controler_0/gpio_controler_0/Outputs_8[1] 1215 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 896 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1066 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1061 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 965 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1197 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 940 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 2124 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a4 1996 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1086 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 2245 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 1926 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 913 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2359 321
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1185 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1478 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[0] 2004 270
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_0 2143 291
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1301 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m2s2 2373 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1014 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 595 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 992 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2395 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[1] 2163 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[4] 2241 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2421 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2382 349
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 1169 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 973 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1012 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_11_1_sqmuxa_0_a4 2213 273
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1311 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2358 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 959 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1526 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[0] 2259 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[0] 2219 283
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1295 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2442 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 846 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0 2047 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2354 337
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1342 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 2256 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1462 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2352 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1419 132
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1176 180
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1115 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 1045 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 944 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 956 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[2] 2156 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2307 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 945 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 1431 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 957 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[27] 2456 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1767 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_OR2_RX_IDLE_0 2373 324
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 1101 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2455 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP[9] 2300 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1032 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[6] 2006 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 870 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 995 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2401 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 2205 256
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1182 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1377 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[4] 1925 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[5] 1927 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1178 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2412 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array 2246 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0 2074 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1443 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1133 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 2255 276
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 1172 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 939 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2437 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1104 112
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1316 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1357 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[6] 2446 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1097 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 1948 277
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1472 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1235 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2375 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 1046 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2366 345
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1267 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2447 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1187 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1511 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1540 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2342 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNI1KPL[1] 2319 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2355 321
set_location Controler_0/ADI_SPI_0/counter[1] 1165 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1172 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2379 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 945 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1124 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIKK512[2] 2347 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1081 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1647 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1469 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1058 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[2] 2132 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[5] 1907 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2345 364
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1958 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 1905 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 957 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 995 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 1097 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_2 2277 297
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1146 90
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1352 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[6] 1892 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1001 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 2103 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1082 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 1951 267
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 1220 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1024 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1045 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 939 127
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1287 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 843 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 921 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1030 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_RNO 2034 276
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1715 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RE_d1 2289 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[19] 2224 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[9] 1871 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 2254 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 1442 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 982 111
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1169 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 1931 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[5] 2274 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2390 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[1] 2215 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1465 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 2157 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_12_1_sqmuxa_0_a2 2018 288
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1295 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2260 336
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1088 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI3C4F 2245 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[7] 2230 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 910 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 912 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1155 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1511 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[6] 2145 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9s2 2000 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[6] 2146 301
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1041 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 809 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 918 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 2259 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2394 375
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[0] 2343 361
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 1012 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2222 330
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1558 174
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[7] 2284 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[0] 2325 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[25] 2259 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1_1 2222 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[2] 2258 298
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 987 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1484 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2430 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1110 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 1096 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[2] 2060 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[3] 2439 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1029 88
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 1261 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0_1 2227 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2285 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2450 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[2] 2202 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1372 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 898 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1154 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1009 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2099 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 960 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 964 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1081 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1153 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 2058 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1478 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[0] 2269 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 962 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 1967 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 2187 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2_i[1] 1863 279
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1225 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2408 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1524 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1421 135
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1203 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1560 210
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[6] 2351 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1026 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 954 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2217 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 996 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1057 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 882 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1393 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1088 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 2022 282
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1291 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1135 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 1948 274
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 1240 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2353 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 993 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 1478 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 2243 262
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1059 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 1984 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[1] 2017 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[2] 2012 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 2121 255
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1170 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2440 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 978 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1525 208
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1353 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[2] 2235 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[4] 2143 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1093 43
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1082 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1082 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1414 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2284 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 1917 280
set_location Controler_0/ADI_SPI_0/data_counter[18] 1231 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1319 246
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1450 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 1087 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1142 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2380 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1768 253
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1105 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 1098 75
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1196 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2413 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1014 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2330 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[2] 1976 265
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 904 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[5] 2417 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1032 115
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1264 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1009 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 2033 282
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1334 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1271 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 954 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0_0 2199 273
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 996 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 1035 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 2096 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 1901 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2381 360
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 952 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1060 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 2290 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 1886 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2408 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 965 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[28] 2131 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[0] 2011 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1105 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 2234 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1591 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1356 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 882 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2367 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[1] 2227 298
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1030 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 903 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2404 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.2.un44_ilas_enablelto10 2314 342
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1153 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1328 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1264 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2351 370
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1299 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1151 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2287 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[1] 2156 270
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 1290 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1124 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1041 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2455 315
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1249 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1878 315
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 1074 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2325 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 988 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 965 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 966 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0_RNISQQP3 2025 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1149 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2457 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 763 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1589 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a4_1 2040 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[7] 1955 270
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1010 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 935 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[13] 2137 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 950 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[0] 2062 289
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1544 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1067 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 998 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1453 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 1891 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4 2228 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2423 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1498 154
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1105 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 913 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2359 346
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1679 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 1090 70
set_location Controler_0/Command_Decoder_0/counter[31] 1123 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 2288 274
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 981 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 1022 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9s2 2048 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 2008 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 951 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 1003 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 1088 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1095 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2375 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1084 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1028 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2349 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_RNO[3] 2323 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 984 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 854 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1434 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1089 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[3] 2136 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 963 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2333 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[4] 2289 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[3] 1907 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1038 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2251 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2289 345
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1277 169
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 1270 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1078 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[6] 2257 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2403 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1041 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2435 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1 2073 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 1052 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2423 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2431 337
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 999 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[7] 2011 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 880 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2387 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1548 219
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 431 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2346 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 867 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1520 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 963 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1049 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[6] 2323 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 2250 264
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1184 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1149 108
set_location Controler_0/gpio_controler_0/state_reg[2] 1214 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1046 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1016 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 761 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[4] 1921 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 767 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1038 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2370 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 2250 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2248 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2062 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[5] 2119 264
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 1083 72
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1343 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[3] 2188 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_86_i_i 2051 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1082 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1056 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1182 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1139 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1516 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[4] 2103 256
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1331 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 883 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 1092 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[2] 2133 301
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 1216 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 926 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1212 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 936 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 1925 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 925 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 773 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2433 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 800 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[0] 2016 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 1048 129
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1171 87
set_location Controler_0/ADI_SPI_1/counter[4] 1327 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1178 180
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 1304 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 952 111
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1185 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 1050 115
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1193 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 844 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 798 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1580 247
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 1071 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[3] 2079 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2308 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 1103 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2437 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 946 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[5] 2279 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1514 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1694 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2382 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2419 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2429 352
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1093 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1211 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2262 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 2089 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1376 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[1] 2158 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1082 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_0 2038 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 986 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1262 228
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1074 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 1089 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 1068 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 888 76
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 1227 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1229 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2359 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1111 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 959 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1245 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNITF0P 2313 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[3] 2217 280
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1028 60
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 1069 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1483 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2417 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[1] 2125 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 2000 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2374 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[7] 1913 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1568 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 856 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 1950 271
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 887 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2353 358
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 2460 377
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2332 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 973 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[6] 1922 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1532 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2445 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 1419 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[0] 2265 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 2120 255
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1303 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1131 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2270 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2000 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1538 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[5] 2372 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1125 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2377 375
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1162 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2338 373
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1157 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 881 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 2225 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 866 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 924 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_24_9_sn_m12_e_0_a3 2196 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1434 129
set_location Data_Block_0/DataSource_Transcievers_0/Synchronizer_0_2/Chain[0] 2395 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[3] 2150 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 2209 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 848 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1234 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1340 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1265 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 933 109
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1282 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 2290 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 895 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 1008 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 1986 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1763 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1530 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2439 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 1084 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 978 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1183 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[1] 2119 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[2] 2443 333
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1348 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1105 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1197 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a4 2063 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 1076 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1347 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 960 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1196 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1074 84
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1338 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1473 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2303 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1478 213
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1123 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 961 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1081 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1202 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2221 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 1962 283
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1480 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2400 348
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 1410 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2344 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2263 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1077 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 2113 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 874 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 913 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[1] 1899 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2399 327
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1283 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[2] 2203 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[4] 2150 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 2130 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 955 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2359 322
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 1058 63
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1106 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1063 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1522 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1045 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2316 369
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1129 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 2096 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[3] 2369 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2300 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2307 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 806 288
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1281 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 944 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 1921 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a4 2253 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1014 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 939 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1189 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 997 63
set_location Data_Block_0/DataSource_Transcievers_0/AND2_0 2289 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 1080 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 1906 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[5] 1888 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1047 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2232 337
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 1298 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1095 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1137 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_0_a3[0] 2219 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1054 127
set_location Controler_0/ADI_SPI_1/counter[3] 1321 106
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[0] 2074 289
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1094 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2362 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1082 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[6] 2147 277
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1158 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 694 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 2138 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 2081 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 944 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2332 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2402 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1107 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4 2230 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1454 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_50_i_0_a2[2] 2141 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 815 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2435 337
set_location Controler_0/gpio_controler_0/un3_write_signal 1244 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[5] 2277 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 2254 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[6] 2305 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2223 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1487 229
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 1186 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1522 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[25] 2458 346
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1352 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1395 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1700 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1754 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2 2051 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 1987 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 2013 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2399 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 998 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1062 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1112 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1483 228
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1107 70
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1558 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 2302 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1542 207
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1267 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2407 370
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1148 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 1006 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1214 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[24] 2304 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 2110 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 940 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 977 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1474 180
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1295 168
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 799 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1060 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 1058 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1465 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1142 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 940 108
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1288 85
set_location Controler_0/Command_Decoder_0/counter[23] 1115 100
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 1303 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1920 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1538 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1527 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[0] 2339 325
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 1070 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1007 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[1] 2282 319
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1066 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 915 112
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1149 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[6] 2256 267
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1339 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2426 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1484 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 199 150
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 954 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1581 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1034 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 995 87
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1191 106
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 1239 99
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1315 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 1945 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 928 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 2106 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1200 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 2267 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1142 88
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1264 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1062 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 1058 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2349 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1002 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1364 247
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1245 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1017 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[1] 2269 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1371 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1487 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[1] 1930 264
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1290 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1512 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 957 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2387 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2391 376
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 1326 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 962 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 908 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1113 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 880 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[7] 2191 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[2] 1924 267
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 1025 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1472 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1226 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1_0 2030 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1997 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1399 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 732 153
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0_1 15 164
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1225 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 917 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2372 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2356 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1513 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[4] 2041 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1787 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1138 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 2056 217
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1321 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1095 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 1950 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[5] 1948 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1150 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1249 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 901 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1376 235
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1031 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_0 2048 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2450 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[0] 2328 325
set_location Controler_0/ADI_SPI_0/data_counter[29] 1242 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2355 360
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 1228 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1059 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2350 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_x3[3] 2188 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1501 228
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1339 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 2148 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[27] 2280 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 2038 273
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1384 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1116 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 2357 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[6] 2107 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_12_1_sqmuxa_0_a2 2159 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[12] 2147 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 936 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 871 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1124 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNI55BF1 1447 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 931 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[4] 2132 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[5] 2420 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1369 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1068 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/CTRL_Synced_0_a2_0_a3_0_a2 2227 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2412 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNI893S 2045 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_46_i 2087 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 921 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 975 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1157 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 1104 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1478 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 866 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1533 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2232 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1751 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2431 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2251 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 1975 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1197 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1050 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[1] 2170 273
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1311 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2354 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 848 76
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1274 168
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1259 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 2012 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i 2099 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1083 108
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 1274 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[17] 2157 307
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1218 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1229 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 2277 270
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1660 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[4] 2350 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[7] 2278 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2424 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1512 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1087 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[0] 2135 270
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1242 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1549 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_0 2216 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[0] 2315 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[6] 2299 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1_RNIK1UE[2] 2238 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1709 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1112 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1552 220
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1085 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 896 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 1438 144
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 893 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 1945 271
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 1165 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2 2037 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[6] 1936 282
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1337 180
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[2] 2151 292
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1739 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2448 352
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1351 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1213 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 991 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 1086 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 2139 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2354 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[3] 1940 270
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 762 268
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1181 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 2271 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1529 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 2099 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2] 1427 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2281 361
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1241 75
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1332 103
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1876 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[7] 2116 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1008 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 884 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 2265 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1083 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 2088 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1094 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 2150 277
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 916 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1404 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 893 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1036 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 1086 70
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1109 78
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1280 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1073 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[1] 2270 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 1900 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1100 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2375 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_27_9_sn_m12_e_0_a3 2036 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 866 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1005 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 1073 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2439 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1056 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 864 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 866 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[11] 2264 297
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 952 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2400 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[0] 2185 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2424 361
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 1307 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 2154 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 894 84
set_location Controler_0/ADI_SPI_1/counter[8] 1326 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2301 327
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1206 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 883 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1164 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1091 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1047 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1534 235
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1260 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set_RNO 2333 333
set_location Controler_0/ADI_SPI_0/data_counter[20] 1233 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1206 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a4_1 2212 273
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 1033 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1110 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1185 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2360 346
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1155 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 1943 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2301 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 2113 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 2147 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 1991 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1135 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1099 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[25] 2412 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[0] 1962 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_0 2034 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1117 123
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 1245 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 978 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 852 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1059 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 2218 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2365 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1301 201
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 1106 75
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1285 174
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1305 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[7] 2370 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[0] 2141 274
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 1224 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[4] 2190 280
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 1310 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 1269 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.CO1 2211 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 2155 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 866 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1209 60
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2431 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_15_1_sqmuxa_0_a4 2248 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1117 114
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1350 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1489 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1063 78
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un8_and_lane_data_go_1 2141 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2291 342
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1263 85
set_location Controler_0/Command_Decoder_0/Perif_BUSY 1221 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1788 225
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1162 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1050 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[19] 2272 295
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1087 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1090 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1244 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 2148 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1213 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[5] 2276 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 1953 282
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 1133 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO_0[0] 1385 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2225 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 1405 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 879 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1091 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1584 253
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 830 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1102 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[2] 2307 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2421 348
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 1303 102
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[3] 2280 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[5] 2024 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 902 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1400 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array 2150 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[1] 2009 264
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1178 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1975 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 1943 279
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 953 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 2124 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 1977 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1046 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1079 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1445 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2295 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 1910 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 2238 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 1097 76
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 1228 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 897 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1230 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1463 139
set_location Controler_0/Command_Decoder_0/counter[22] 1114 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 1222 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1204 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[9] 1847 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 855 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1105 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1451 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 2248 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2337 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1089 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2405 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[4] 1934 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 862 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2409 372
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 535 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2336 342
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1213 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set 2386 364
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1296 181
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 1228 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1789 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[4] 1937 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2356 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2451 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0_0 2059 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[0] 2135 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1039 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1653 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2293 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1058 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0_RNIQ0V92 1931 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[5] 1887 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1136 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 2259 268
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 1268 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2[2] 2071 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2390 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2290 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2431 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_2_0_a4 2213 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 858 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 2015 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2275 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1204 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 1828 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1022 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1146 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1106 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1223 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1478 219
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 966 84
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 1148 96
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1208 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 1092 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1158 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1577 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2335 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[1] 2236 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1383 244
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 1081 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 1090 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[1] 1956 282
set_location Controler_0/ADI_SPI_0/data_counter[19] 1232 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[20] 2221 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[4] 1931 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 2103 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[4] 2043 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 2122 255
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 1190 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 1980 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2281 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 1057 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1418 132
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1196 91
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 1771 211
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1250 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[1] 2003 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1098 43
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 968 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1919 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 2035 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[7] 2366 357
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1278 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 1203 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1732 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2299 330
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1222 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1221 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 2210 261
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 946 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1093 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 1947 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2323 315
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1201 109
set_location Controler_0/Command_Decoder_0/state_reg[2] 1170 97
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1197 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2457 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1009 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 1886 273
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[9] 2334 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1650 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1824 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1364 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1035 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 1070 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2396 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1495 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2231 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1111 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 923 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 998 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2426 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1447 207
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 812 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2362 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2384 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 975 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1415 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2249 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 1968 264
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1245 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 955 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1854 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2443 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2430 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1021 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1003 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1484 213
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 1294 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2309 370
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 973 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 873 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2000 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2432 337
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1308 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 2017 280
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1483 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1173 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1089 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1094 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1590 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2367 364
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1316 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 896 85
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 1240 102
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1230 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 1952 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[3] 2264 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 1956 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 927 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 897 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2226 300
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 946 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 787 70
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1251 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 926 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2222 331
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1551 175
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1253 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1406 133
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1195 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1058 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[29] 2125 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2444 328
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 969 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 1050 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[6] 2206 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1780 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1130 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 1014 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 1892 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1476 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[3] 2415 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 2132 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1418 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 2014 279
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1178 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2284 364
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1206 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[5] 2258 262
set_location Controler_0/gpio_controler_0/un11_read_signal_2 1233 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[2] 2319 346
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1233 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[3] 2219 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2458 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_write_enable_1_4_u_0_a3[6] 2074 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1999 238
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1201 100
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 979 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 949 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1151 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1059 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1557 237
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1257 97
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1262 87
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1321 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1223 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2349 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1073 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1453 139
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 919 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1049 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2347 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1410 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 1939 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1344 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 956 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 882 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1185 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2336 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2274 373
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 956 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 871 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2420 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 2199 265
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 1163 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1101 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2328 331
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1203 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1350 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[1] 2216 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 877 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[24] 2454 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2331 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2410 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2385 375
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 840 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 975 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2426 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2354 321
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1448 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 957 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 847 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 2254 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 830 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1053 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 872 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1148 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[2] 2214 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 947 115
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1251 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1923 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 1889 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_2 2193 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 1082 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1037 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1528 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[6] 1952 280
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1354 99
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1325 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_1 2058 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a4 1922 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1155 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 2014 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 938 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 844 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[5] 2238 301
set_location Controler_0/ADI_SPI_0/data_counter[10] 1223 82
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1352 183
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1154 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[1] 1927 265
set_location Controler_0/Command_Decoder_0/counter[26] 1118 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[7] 1472 183
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 1075 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1460 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1377 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1389 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1071 117
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1336 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 2266 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[2] 2136 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0[4] 1865 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 1937 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 1091 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 890 73
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1317 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2425 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[1] 2000 264
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1285 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_o3[3] 2195 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 2256 264
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1448 198
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 1064 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1134 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 2236 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1032 90
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 1148 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2365 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[0] 2115 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 936 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 991 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0 2229 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 947 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2272 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1987 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1404 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1207 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 2101 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1525 223
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 1232 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 872 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1485 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2078 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2402 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2253 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 1087 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1080 78
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1259 175
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1061 96
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1193 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[15] 2295 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[7] 2254 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1114 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2376 346
set_location Controler_0/Command_Decoder_0/counter[3] 1095 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1034 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1161 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[2] 1971 261
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1254 181
set_location BUFD_0 1765 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1385 244
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1298 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2316 324
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1734 216
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1302 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1031 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1753 217
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 1189 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 275 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2404 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 956 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1149 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 2080 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1111 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1373 235
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1281 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[6] 2098 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[2] 2428 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1352 235
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1347 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[3] 2108 256
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1207 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0 2037 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[2] 2069 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1520 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[6] 2143 270
set_location Controler_0/ADI_SPI_0/state_reg[0] 1235 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1173 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1192 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 878 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNIB6V11 2022 288
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1235 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1257 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 851 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_0 2072 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 940 112
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1390 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1092 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1036 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2342 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1502 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 1072 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1004 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[25] 2260 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 967 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 1289 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 1465 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[23] 2159 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2452 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_1_sqmuxa_0_a4 1954 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 1100 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array 2269 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 890 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_2/Chain[0] 2281 319
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1343 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 945 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071[3] 2053 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2395 331
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 190 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2186 288
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1173 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 2134 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_o2 2029 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2383 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1532 211
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1178 82
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1289 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1352 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1025 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 1095 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1342 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1323 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 1068 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2418 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2364 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1546 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 1060 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1047 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 834 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2434 337
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1300 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 1095 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[1] 1923 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1033 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1405 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 1088 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2348 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[31] 2421 358
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1162 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 929 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 2149 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 1069 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIEGMB3[2] 2375 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 859 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 2105 261
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1190 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2355 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1238 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 760 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1486 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3[5] 2077 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 1925 277
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1186 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 942 112
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1303 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 2232 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 1038 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1400 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 986 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1304 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 987 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1159 111
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1337 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2388 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 958 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3 2032 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[2] 2212 280
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1428 135
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1303 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 1075 136
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1211 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2399 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 1912 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[2] 2298 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1069 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1129 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2[1] 1868 279
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1011 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1517 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[4] 1924 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[0] 2002 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_RNIRSJA2 2323 342
set_location Controler_0/gpio_controler_0/Outputs_8[5] 1246 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1019 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1052 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1095 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[21] 2450 343
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 762 73
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1182 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 1081 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 1078 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1026 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 761 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[31] 2397 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1158 88
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1156 163
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 967 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 883 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[7] 1872 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2420 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 920 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 793 210
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1159 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1115 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[0] 1976 277
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1199 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 807 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 922 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 1090 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 1129 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1460 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1151 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1391 136
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1259 189
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1838 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[4] 2439 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1368 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1128 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1010 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1517 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2389 343
set_location Controler_0/Command_Decoder_0/counter[24] 1116 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 973 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1523 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2412 363
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1266 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0_RNO 2036 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1052 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2411 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[5] 1915 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2 2242 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2311 369
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1484 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[2] 2226 298
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1470 183
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1128 87
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1354 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2444 354
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 1165 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1062 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[16] 2233 333
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1216 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1224 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 2237 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2314 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 2221 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 1069 64
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1159 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1109 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1060 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1957 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1022 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1120 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2425 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1071 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[23] 2459 361
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1122 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1030 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2430 352
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1147 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 847 75
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1194 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 574 63
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 1215 87
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1183 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 930 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[4] 2179 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_o2 2253 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1074 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 925 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 878 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1346 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1467 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2219 297
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1474 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 2261 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2395 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 952 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[4] 2134 270
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 831 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1384 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1482 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1095 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 889 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 912 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2401 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1 2153 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 1870 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 971 117
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1176 81
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1325 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_15_9_sn_m6_e_0_a2 2021 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_1[4] 2211 280
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1266 96
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1168 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2332 333
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1160 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 770 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 868 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 908 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1222 190
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1121 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 1898 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 941 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 1084 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[1] 1953 280
set_location Controler_0/ADI_SPI_1/data_counter[28] 1350 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2176 217
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1194 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 2111 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1401 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[4] 2311 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 2266 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 2018 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 945 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 1965 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1561 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1136 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 2131 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[2] 1931 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1140 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 2269 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 1074 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2450 334
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1227 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 949 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 885 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 2262 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 1063 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2245 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 2033 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 1903 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[4] 1983 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[6] 2418 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 876 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1384 136
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1144 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 2183 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 879 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 891 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 971 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[3] 2275 295
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 998 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 1063 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1293 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 1072 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 878 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 1893 270
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1355 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2296 331
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 1313 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_2 2199 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 2096 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4_2 2072 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1785 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 2126 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 743 288
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 1071 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 1913 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[4] 2132 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[0] 2159 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1229 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 1907 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1188 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 2259 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 922 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1052 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2352 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[0] 2065 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_86_i_i 2214 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2453 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2439 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1141 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1117 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1589 207
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1247 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1537 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2365 364
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1196 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1012 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2381 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1116 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 906 96
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 1257 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 851 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 942 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1311 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1780 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2370 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 1062 63
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 1149 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2375 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 941 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[3] 2256 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 980 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2394 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1532 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[5] 1966 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 2235 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 815 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 1948 270
set_location Controler_0/Command_Decoder_0/state_reg[3] 1172 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 2261 262
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1149 100
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1253 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 989 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 918 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 1056 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1350 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[4] 2253 265
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1268 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1493 181
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1246 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 967 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1215 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 2218 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2421 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1122 91
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1234 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1221 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1460 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1060 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1529 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1034 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1083 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1486 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1908 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2379 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 973 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2398 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2419 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 1906 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 1103 42
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 1095 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1473 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1515 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[5] 2151 304
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1399 136
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 1286 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_0_a2_0_a3 2241 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2414 373
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1184 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 759 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1696 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[30] 2450 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 1937 277
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1049 129
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 1290 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1134 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1103 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3_RNIB1071_0[0] 2037 276
set_location Controler_0/ADI_SPI_0/divider_enable 1173 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1148 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2418 376
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 1176 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[1] 1948 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 1896 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 2274 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1537 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[2] 2181 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 1075 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[0] 1876 244
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 1275 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1051 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 1888 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[6] 1999 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2389 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 843 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1191 96
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1289 175
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 1173 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1931 237
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1293 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 946 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[31] 2421 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1096 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2430 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1403 243
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1259 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 1024 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 946 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1484 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 2266 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 1068 127
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 1087 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 975 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 1012 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 941 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1485 136
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[6] 2155 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2363 336
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 1164 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0_0 2081 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[2] 2444 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[8] 1887 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1127 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1176 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 2016 268
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 971 228
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 876 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1003 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1444 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2350 325
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 788 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 1943 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 904 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2318 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2373 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1072 111
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1218 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_2 2157 303
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 1025 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2382 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 939 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1147 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 1090 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i 2224 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2353 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGFVF1 2432 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2415 348
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1001 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 2111 270
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1330 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1467 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1235 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1257 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1101 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 765 73
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1293 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1059 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1372 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1077 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1071 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 1099 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2283 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1115 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 1251 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2222 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2426 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 930 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2327 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1129 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2456 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 2106 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1027 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 895 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 919 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 993 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 840 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[22] 2227 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 914 96
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 885 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2443 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1039 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 814 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1051 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 997 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1111 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1017 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 1188 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 798 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1104 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0 2186 279
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1262 172
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1257 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1262 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 2249 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 2012 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2278 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[3] 2123 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1121 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1453 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[11] 2265 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 1954 273
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 1166 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[1] 1949 268
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1209 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 1065 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG[5] 2298 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 951 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2220 336
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1082 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1056 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 977 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1128 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 2240 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 912 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 2160 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[27] 2139 304
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 1011 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 933 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 883 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1191 79
set_location Controler_0/gpio_controler_0/state_reg[4] 1221 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2_1 2034 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 846 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1229 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 2263 264
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 1100 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2381 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2371 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1151 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 997 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 979 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 938 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1217 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 976 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1249 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1136 81
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 1308 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 1895 261
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1285 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1030 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1049 124
set_location Controler_0/Command_Decoder_0/counter[0] 1098 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 953 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[5] 2091 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1067 108
set_location Controler_0/ADI_SPI_1/data_counter[18] 1340 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1123 88
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 1167 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 979 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 910 114
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1551 174
set_location Controler_0/ADI_SPI_0/counter[3] 1167 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[0] 2009 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1159 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1115 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2406 349
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 1005 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 971 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1146 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 857 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[9] 2242 301
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 1300 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1230 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1260 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 913 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1104 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2327 370
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1172 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2367 349
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1318 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2453 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1102 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIOOLJ[3] 2055 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1441 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1113 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1031 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1018 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1044 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[2] 1916 279
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 970 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[7] 2112 264
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1184 108
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1245 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1208 60
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 2023 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1102 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1473 211
set_location Controler_0/REGISTERS_0/state_reg[0] 1219 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2312 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1645 223
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1556 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 921 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1 2262 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 2126 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2443 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 891 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 1068 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2374 360
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1333 96
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1294 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1082 112
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1352 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1314 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2318 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1045 117
set_location Controler_0/ADI_SPI_1/data_counter[0] 1322 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1160 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[7] 2179 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 1028 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 875 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_1 2234 294
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 1282 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1002 117
set_location Controler_0/Command_Decoder_0/counter[6] 1098 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1213 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2393 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2455 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls[7] 2421 328
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1177 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1222 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 1283 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIAJ3E 2357 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2269 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1558 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1591 246
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1401 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2425 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[18] 2420 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0[3] 1826 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 2123 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 2166 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[4] 2320 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[6] 2121 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1062 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1699 229
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 901 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1097 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 979 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 921 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[4] 2321 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_a4_0_o3 2216 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1200 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1136 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 923 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2294 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071[3] 2228 279
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 1280 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 2165 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2353 372
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 1076 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 990 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2454 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 1914 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 2237 270
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 1075 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_1_0_sqmuxa 2374 351
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 1786 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 901 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[14] 2414 358
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1266 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1509 180
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[8] 2285 352
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1084 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 1058 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[4] 2225 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1216 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1153 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1295 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 865 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 840 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1044 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1051 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 921 106
set_location Controler_0/ADI_SPI_1/counter[7] 1325 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1836 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2401 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 998 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2241 334
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1117 82
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_5 2145 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 2146 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 841 79
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1197 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 1942 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 919 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 980 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1332 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2270 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc6 2386 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2358 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1118 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 1091 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1398 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1029 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1291 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[4] 2142 261
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1180 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1282 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2426 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 2276 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2003 238
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 1329 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 1064 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1770 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2046 216
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1193 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 963 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1872 244
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1000 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1494 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 915 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 1939 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r 2331 328
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 1052 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.N_104_i_i 2049 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 918 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 854 90
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1198 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[30] 2424 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[27] 2427 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 2301 348
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1197 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 1087 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1509 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 894 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[0] 1885 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2395 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 1063 42
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1310 181
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 2450 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1398 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 942 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 929 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[30] 2397 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m18_0_a2 2228 273
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1225 166
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 1084 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1779 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1088 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1033 88
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 1279 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 2105 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1765 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2385 364
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 189 261
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1285 168
set_location Controler_0/gpio_controler_0/state_reg[3] 1213 97
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1204 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1410 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1481 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1051 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1122 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2239 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 883 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1406 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1272 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2370 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 974 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1784 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2346 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1446 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1164 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 928 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 2251 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[1] 2104 261
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1160 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1557 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9s2 2152 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 1964 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 936 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[31] 2457 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2263 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 1988 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1429 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0_0 2188 276
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 989 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1588 207
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1145 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1095 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1142 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2265 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[0] 2221 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2352 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_4 2229 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1784 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[0] 1904 280
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 1052 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 1455 141
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 742 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 2204 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 915 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 1098 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNIBJD3 2451 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a4 2025 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2346 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1057 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[4] 1937 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2431 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2288 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[20] 2261 294
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 963 124
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1353 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[6] 2088 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1053 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[3] 2173 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 2218 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2397 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 846 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2254 337
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1098 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1563 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1757 217
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1189 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1062 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 992 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1202 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1159 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1439 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1023 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1019 124
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1293 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_1 2216 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2362 337
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[7] 2156 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2252 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1535 235
set_location Controler_0/gpio_controler_0/un11_read_signal 1228 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 963 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[2] 2187 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[7] 2427 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 874 55
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1079 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1089 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 1951 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[1] 2160 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 2093 271
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1448 208
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1075 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2413 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2360 322
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 1210 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 1100 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2111 219
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1507 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1579 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1538 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1056 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 594 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 979 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[7] 1908 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 884 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[0] 2420 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1523 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1123 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[2] 2184 280
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1247 103
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1288 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[18] 2418 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 940 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 990 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 954 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1067 118
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1188 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1468 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1576 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 884 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 1089 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1220 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1527 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_104_i_i 2190 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1037 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1390 136
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 1315 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9s2 2062 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1053 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 1967 282
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1306 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 2060 289
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1434 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2371 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 865 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1537 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[0] 2382 357
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 1278 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2329 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 908 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1090 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2233 334
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1968 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2287 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 2143 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[4] 2005 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 954 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1479 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2248 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[5] 2157 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2342 346
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1220 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2396 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1015 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 909 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[4] 1930 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 1922 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0 2259 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_a4_1 2250 273
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1189 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1086 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1009 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 1417 129
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1185 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 862 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1225 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1379 235
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1175 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 1380 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[13] 2415 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2316 325
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 1051 79
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1309 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1212 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2454 337
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1162 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[7] 2298 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[0] 2247 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 959 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1070 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1115 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 2057 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2404 334
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1287 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 1910 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[0] 2436 343
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 901 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2424 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1529 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 924 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1191 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 873 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[5] 2241 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2254 364
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1178 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1935 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 1115 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2223 336
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 1274 84
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 1168 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1444 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[4] 1954 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 1909 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 979 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2352 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2235 333
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1225 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 936 105
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1205 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 871 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[1] 1926 279
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1158 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 879 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[1] 1941 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1077 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1113 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1372 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2344 321
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 1227 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[1] 2175 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_108_i_i 2218 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2407 363
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1240 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 2142 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[6] 1924 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 1926 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1076 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2387 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[5] 2122 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 1958 277
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 1263 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1482 210
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 966 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1498 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 938 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[0] 1994 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[3] 1928 282
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1268 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1432 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1234 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[28] 2414 360
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1084 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1026 88
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 1311 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[5] 1902 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2164 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2368 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[1] 2125 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 926 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[3] 2228 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2426 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1105 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 2145 255
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 1078 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2288 370
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1158 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1044 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1542 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1093 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1319 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2377 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1551 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 1980 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[29] 2249 295
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1179 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 1074 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 998 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1021 108
set_location Controler_0/REGISTERS_0/state_reg[1] 1216 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 2112 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[3] 2419 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1084 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1160 106
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 1263 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 962 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[1] 2002 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[1] 2279 267
set_location Controler_0/ADI_SPI_1/state_reg[0] 1340 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1829 262
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1206 96
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1125 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1177 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2421 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0_RNID0FE1 2088 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1110 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1476 136
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1265 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_1 2154 306
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 979 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1134 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[2] 2274 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[0] 2008 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[5] 2422 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 1937 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[4] 2104 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 956 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1459 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1143 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1583 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2392 349
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 808 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[2] 2240 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1518 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[1] 2382 354
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 968 123
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1307 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1050 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[3] 2218 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1092 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1767 217
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 972 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1053 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 903 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2420 343
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1314 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2443 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1073 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 774 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1071 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1160 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1874 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2341 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 909 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2333 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_0_a4_0_a3 2018 264
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1171 97
set_location Controler_0/ADI_SPI_0/data_counter[8] 1221 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2435 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2418 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1149 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1356 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_1 2269 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1476 211
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1321 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1414 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 2050 279
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1306 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2077 216
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1411 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1550 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1059 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1171 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 1891 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 903 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2454 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[5] 1908 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2147 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[1] 1904 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 774 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 991 112
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 1161 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 948 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 969 108
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 1154 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1653 223
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 1258 84
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 1138 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 2026 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 1942 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[4] 1946 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1081 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1001 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1506 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 799 210
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1294 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2322 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1534 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2335 370
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1344 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1104 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1580 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_102_i_i 2043 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2383 364
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 1222 96
set_location Controler_0/Command_Decoder_0/counter[25] 1117 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[21] 2456 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 1441 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1781 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2321 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 2236 274
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1354 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[0] 2141 273
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1143 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[2] 2253 267
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1382 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_x3[3] 2045 288
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1311 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[0] 2443 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 945 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2285 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq 2142 295
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1143 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[7] 1932 267
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1188 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 894 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1065 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2350 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0[4] 2056 255
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1096 96
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1282 189
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 766 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1025 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 948 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 1916 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv[3] 2318 348
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1247 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1281 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 1945 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[17] 2382 360
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1252 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[24] 2456 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2387 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_1 2268 294
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1578 208
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 1079 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[7] 1964 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2087 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 976 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1009 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_0 2022 270
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 1274 87
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1144 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1140 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1416 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[6] 2324 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 2209 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2397 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1556 219
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1264 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1344 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 860 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781[3] 2337 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2437 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[3] 2320 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2247 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2354 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[3] 1920 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 983 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2445 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1101 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 996 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1075 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[5] 2099 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 942 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 918 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1295 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1368 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 2070 256
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1269 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2406 363
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1376 174
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1208 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 2154 271
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1198 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 2278 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 847 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[5] 2212 261
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1251 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 1058 64
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1000 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 882 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[0] 2245 255
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1215 190
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 916 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1206 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1469 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1063 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 986 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 670 255
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1334 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1524 210
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 885 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[2] 2189 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 370
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 1331 105
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1146 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[0] 2188 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[0] 2003 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[7] 1885 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 871 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 1418 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 955 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1024 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2358 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 1970 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 964 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 888 85
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 1310 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_14_9_sn_m6_e_0_a2_0 2232 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 942 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 925 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1012 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0_0 2025 288
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 950 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1549 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[1] 2238 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 964 99
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1262 166
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 1171 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1091 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 956 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 1941 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 914 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1304 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1016 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1084 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 865 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2408 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[6] 2110 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 772 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1221 76
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 1093 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 974 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1067 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 962 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1224 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[3] 2188 301
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[8] 2345 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 1070 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[4] 2235 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 924 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 936 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 932 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1186 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1056 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 916 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 2136 273
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1209 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 1306 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2397 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[2] 1909 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1537 199
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 882 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1576 208
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1145 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[1] 1955 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_3 2080 276
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 1008 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1026 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1782 216
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 887 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 966 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 900 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 958 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 829 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1783 253
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 1281 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa 2036 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 944 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2324 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2229 336
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 1162 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1083 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1090 97
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1072 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0_0 2202 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1241 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1066 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 1093 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3 2039 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2290 345
set_location Controler_0/ADI_SPI_1/data_counter[5] 1327 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1151 106
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1349 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[0] 1984 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[7] 1927 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[17] 2388 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1531 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1525 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1527 223
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1476 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2414 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1013 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1232 105
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1194 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1460 217
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1194 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 1194 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[9] 2063 253
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[8] 1471 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1399 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 2195 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1036 84
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1180 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[21] 2430 375
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1040 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1644 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 931 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2339 324
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1263 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 1085 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[3] 2276 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[5] 2133 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0 2052 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1010 112
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1234 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2380 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[5] 2420 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2453 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 832 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1356 243
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1263 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[9] 2373 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1102 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 2244 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 901 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1112 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[4] 1899 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 1171 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 879 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4_1 2047 282
set_location Synchronizer_0/Chain[1] 1215 88
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 1311 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1213 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[2] 2414 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2419 351
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1137 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1009 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1409 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1373 237
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1069 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2434 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[3] 2141 265
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 939 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1290 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 1252 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 981 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1008 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2420 334
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1253 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2274 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[19] 2450 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1074 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 891 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2335 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 845 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_0 2227 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1143 85
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 1284 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2404 355
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1332 184
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 1131 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2380 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 1049 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1474 183
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 1280 102
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 775 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[6] 2312 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1053 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[2] 2148 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[6] 2159 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2367 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1083 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2181 300
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1184 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 2146 42
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 1049 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 972 109
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1198 90
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 1213 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 993 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[6] 1918 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1526 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 2266 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1157 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[1] 2257 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1024 112
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1325 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2397 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 951 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[6] 2215 298
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1087 81
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1273 165
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1085 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 1093 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 1928 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[0] 2226 295
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1155 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[1] 2017 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array 2246 294
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1313 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2427 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 2166 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[2] 1915 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 895 82
set_location Communication_0/Communication_Controler_0/state_reg[2] 1224 100
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1094 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2085 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 963 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[2] 1933 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1210 60
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[20] 2452 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2440 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 1895 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2342 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2431 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[22] 2449 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1055 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 799 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 890 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 1065 63
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1150 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1066 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1231 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[31] 2141 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2344 343
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1276 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[4] 2297 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1055 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 904 115
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 1298 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 1933 280
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1405 129
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 1181 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[3] 2198 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1477 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1052 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[7] 1931 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1072 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1147 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2459 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 841 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1110 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 1202 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2326 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 1889 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1077 78
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 910 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2328 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 1913 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2327 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 904 118
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1357 181
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1278 97
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 1130 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1553 237
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1031 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.Last_ILAS_Seq_3 2142 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 832 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 2235 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[8] 2433 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1059 79
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1266 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[3] 2137 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 2105 270
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1719 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1207 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2376 337
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1169 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[5] 2094 264
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1137 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 943 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2406 373
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 1032 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1202 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 1057 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite[3] 2146 295
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1201 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1389 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1206 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2011 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 922 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1773 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1147 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1488 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 1048 42
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1192 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[23] 2451 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1075 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1483 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[26] 2419 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[8] 2281 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 2016 276
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 1153 99
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1225 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2426 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1074 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2371 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1489 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2418 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 1183 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 904 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[6] 2019 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1480 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 915 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 893 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2398 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2246 330
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1268 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[30] 2228 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 2131 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 937 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[6] 1911 277
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 1255 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 2164 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 950 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1656 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 880 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 1887 273
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 1285 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[19] 2413 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 967 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 1230 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 834 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 2319 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1053 118
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1229 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 1069 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 1951 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 783 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[10] 1883 280
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1214 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1153 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2413 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 797 69
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 878 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2349 369
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1149 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1483 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 914 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 849 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[0] 1967 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1080 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2438 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1982 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2233 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2233 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 1089 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1493 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[0] 2155 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 2105 273
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1174 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 939 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1485 217
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1160 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2394 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 991 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 2389 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 1906 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[0] 2270 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 2376 357
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 1216 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1114 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 1068 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9s2 2040 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[4] 2104 255
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1138 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 857 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2378 363
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1254 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2323 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[0] 1897 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 1099 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1064 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1032 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2394 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 933 103
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1313 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 2009 270
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1563 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[3] 2143 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[1] 2175 301
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1296 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1136 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1306 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1785 252
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 1115 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 1065 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 910 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1067 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1114 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2385 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2227 337
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[6] 2283 352
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1231 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[0] 2135 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1075 111
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 1305 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 911 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM_0[1] 2214 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[28] 2386 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 1075 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[3] 1826 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2312 361
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 973 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1371 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 852 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 1075 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2284 325
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 1046 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2343 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[24] 2431 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1172 115
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1268 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 1184 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1110 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1461 15
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 765 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2456 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_3_i_0_o3 1431 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1545 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1038 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[1] 2009 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1476 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[6] 1916 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 921 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2370 325
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1190 91
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 1245 99
set_location Controler_0/ADI_SPI_1/state_reg[1] 1336 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2305 324
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1202 102
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 1087 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1155 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1346 198
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1215 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 929 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[5] 1947 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3 2235 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 789 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1482 213
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1228 184
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/op_ge.un6_and_lane_data_golto9_4 2159 291
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1182 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1207 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1051 85
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1071 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1533 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1379 246
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 981 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 965 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1526 235
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1149 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 1390 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 1057 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 1074 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1585 253
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1232 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1344 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 2136 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 1259 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[0] 2136 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4 2034 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1108 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1551 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1520 237
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 1076 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[7] 2239 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1575 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 1958 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 895 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1165 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1050 135
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 976 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[1] 2163 274
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1352 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[13] 2237 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1478 207
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1340 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[2] 1930 273
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 1224 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 837 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAUKH[0] 2443 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1076 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1027 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 896 73
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1072 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 2126 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 923 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 955 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2352 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2395 357
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 1005 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 930 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a2 2038 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2394 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2307 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 2019 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 960 105
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1389 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2180 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 1064 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[7] 1915 267
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 989 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1163 76
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1144 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_0[0] 2147 294
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 1899 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2322 324
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 780 70
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1260 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[26] 2413 357
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1181 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[8] 2266 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 1944 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 871 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 2129 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 993 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2348 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1977 237
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1293 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2063 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 2158 273
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1198 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_2 2237 276
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 1142 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2365 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 2236 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_2 2260 273
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1186 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1579 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_a3[0] 2320 357
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1338 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_8_9_sn_m6_e_0_a2_0 2026 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2410 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 981 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[3] 1933 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1786 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1380 244
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1268 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 912 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1137 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 1982 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0[3] 1831 276
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 1020 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 1046 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1312 219
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 960 126
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1265 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2398 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1023 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 355
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1089 72
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1180 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 953 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1096 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2325 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 1927 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2439 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[6] 2161 274
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 767 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1350 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2_i[1] 2064 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 2017 279
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1163 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[4] 2061 256
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1060 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[23] 2388 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[7] 2128 261
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 1159 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 920 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 2115 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2415 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2362 370
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1191 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1265 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1074 246
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1054 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1109 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1991 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2413 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1216 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 990 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1239 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1195 97
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1271 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 1170 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1353 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1189 78
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 885 111
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1275 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1058 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1102 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 984 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1206 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1369 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[15] 2241 337
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[7] 2344 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 1949 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 934 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 950 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1309 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1312 201
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1218 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2350 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_25_1_sqmuxa_1_a4_0_o3 2021 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1516 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2423 337
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1309 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1536 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1040 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2232 334
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 934 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1087 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 1069 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1980 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 919 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 995 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1053 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 877 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2232 333
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 905 99
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1271 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[7] 1946 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2421 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[7] 1980 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 918 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[2] 1984 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1413 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1394 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[1] 2213 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1549 238
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1255 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1519 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 882 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[30] 2389 342
set_location Controler_0/gpio_controler_0/un44_write_signal 1243 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2407 375
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1971 180
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 1161 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 1897 279
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[5] 2342 361
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 914 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1466 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2278 199
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 1063 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1485 228
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 1074 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1077 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1249 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 1092 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 2011 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2360 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1058 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 787 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1652 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1537 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/syncr 2412 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_a2_2[4] 2110 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 933 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2275 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 845 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[3] 2068 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 2381 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2283 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1381 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1024 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 985 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1114 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 1079 91
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 1158 96
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 1240 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2365 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_2_0 2078 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2433 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 859 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 918 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 857 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1235 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 995 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[5] 2265 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[6] 2112 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 918 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/op_ge.un1_fsm_timerlto1 2197 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[5] 2313 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 915 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1210 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 2021 279
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1260 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1481 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 915 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2368 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 847 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1154 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 946 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1054 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1480 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 2145 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1105 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 1949 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint 1750 367
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2405 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 1454 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2432 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 946 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1417 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1014 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[2] 2014 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2366 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 2063 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2390 376
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 1082 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 2158 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 1081 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 882 108
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 1146 102
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 1330 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv[7] 2317 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[0] 2249 267
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1310 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 903 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 1173 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1077 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1959 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 1904 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 972 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[11] 2457 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_2 2247 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2363 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1525 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1525 222
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1046 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1129 88
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 939 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1419 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 864 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1035 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 1381 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_2/Chain[1] 2280 319
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1301 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1106 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[2] 1969 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 1407 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1451 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 2101 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 1997 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 963 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_a3_i_i_a2[4] 2223 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2420 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 895 73
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[7] 2308 346
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1216 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2298 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 1108 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 1090 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 1886 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_1_sqmuxa_3_0_a4 2218 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[4] 1879 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1_RNI4UST 2193 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1084 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1156 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1047 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[30] 2449 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_92_i_i 2184 276
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1347 180
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 759 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2430 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[2] 2000 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2370 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 116 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[4] 2278 298
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2091 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[4] 1988 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[5] 1952 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[0] 2272 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2398 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1230 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1481 211
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1482 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1098 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1118 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIOMHS[2] 2359 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[16] 2426 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 954 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1375 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2394 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[20] 2432 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1070 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 909 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1140 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa_3_0 2035 273
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1270 97
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1278 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2407 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2455 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[3] 1944 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_82_i_i 2058 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[26] 2282 324
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 961 81
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[1] 2150 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[0] 2227 265
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 1185 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1438 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 2134 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2377 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0 2075 279
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 1202 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[2] 1973 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[7] 2266 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1699 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 2169 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2293 343
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1167 115
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 1272 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_1 2192 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 2131 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1555 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[7] 2240 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a4 2057 282
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1188 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1266 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1029 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2344 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[3] 2057 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1131 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 866 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1148 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1088 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1037 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 996 78
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1 1751 339
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 929 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_0 2044 273
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 2019 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[1] 2145 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 2270 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1052 123
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1185 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 854 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[3] 2107 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_1_0_RNO 2338 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 1938 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1652 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 925 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 986 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 1934 283
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 942 126
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 1328 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2361 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a4 2214 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0[4] 2053 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[24] 2249 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2236 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2433 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array 2137 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 937 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1557 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1019 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[7] 1921 270
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 987 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[4] 2097 261
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 1279 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 957 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1599 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 1070 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1060 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[2] 2294 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2436 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1306 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2428 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1051 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 2121 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 1099 70
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1176 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1423 130
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1147 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2053 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 906 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[0] 1926 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1486 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 2002 268
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1195 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1183 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2292 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[4] 1983 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 979 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2310 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2367 376
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1204 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2404 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 912 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[2] 2114 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[29] 2429 376
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 1070 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 913 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 961 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 1932 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1051 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1195 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1125 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1281 15
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 963 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_0_1 2208 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_5_0_0_i_o4 1433 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2_0 2215 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_x2[1] 2070 255
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 976 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 953 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 2124 273
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1230 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1050 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[0] 1928 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[7] 2178 264
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1222 106
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1283 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 858 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1461 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1126 91
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_4_fast[3] 2314 345
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 1206 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[7] 1941 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[4] 1888 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[0] 2024 268
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 944 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1046 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[4] 2120 261
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1324 91
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1252 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1520 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 947 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 1053 129
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1177 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 907 85
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1079 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1104 81
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 1145 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2441 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1474 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1233 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[2] 1929 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[0] 1937 274
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 968 124
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1277 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1159 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[10] 1882 280
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1496 247
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1276 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1543 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2420 376
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1838 226
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1181 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1283 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 1428 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 932 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2269 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_2 2305 348
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 1412 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv[6] 2303 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[7] 1963 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2281 372
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 920 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_0_9_sn_m14_e 2049 279
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1276 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1174 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[1] 2145 307
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1218 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 991 75
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1267 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[7] 2116 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1524 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1067 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[7] 2117 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1119 85
set_location Controler_0/gpio_controler_0/Outputs[12] 1219 85
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1162 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1420 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2396 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1214 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 997 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1200 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2306 331
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1141 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[2] 2229 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 1898 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 1461 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 2127 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2437 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 1062 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[6] 2239 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 922 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2309 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 944 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 901 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3[4] 2083 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 924 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 937 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 2135 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 768 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[3] 2120 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 855 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2336 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1098 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[6] 1889 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2297 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 2007 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_2_0 2034 279
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 971 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2377 349
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 877 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 927 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1111 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 1924 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_2 2139 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 2172 273
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 1251 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 786 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 950 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1080 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_0 2201 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 951 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1787 216
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1157 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2364 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2382 375
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1227 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1678 226
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1661 226
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 988 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 1942 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[3] 1938 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2441 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[2] 2211 298
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[4] 2341 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1069 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1407 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 1330 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 992 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1260 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 350 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2452 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 939 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9s2 1932 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 926 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 1959 282
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1320 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[10] 2422 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2435 373
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1174 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 938 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[12] 2418 358
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1766 220
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 895 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 901 103
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1592 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1283 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[0] 2015 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1139 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1139 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 838 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1061 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 1910 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[0] 2023 267
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1105 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 872 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1287 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1234 108
set_location Controler_0/Command_Decoder_0/counter[19] 1111 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m12_3_i 2047 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 2238 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_24_0_sqmuxa_0_RNIQ0V92 2133 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[7] 1946 270
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 1274 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1317 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2392 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1468 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1049 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a2 2246 270
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1160 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1040 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0 2226 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 1956 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 2167 274
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1482 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 759 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[5] 2241 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 1452 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2050 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[7] 2144 298
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 1072 42
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1054 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1147 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 1977 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 895 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1110 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[3] 1937 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[6] 1920 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 952 112
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1050 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2369 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 975 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1150 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 1229 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 1307 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 962 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 925 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1059 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 1972 274
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 1839 262
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1280 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2402 364
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1065 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 889 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[6] 1959 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[4] 2139 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1027 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1388 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1047 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[5] 1915 264
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 964 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 970 100
set_location Controler_0/gpio_controler_0/un7_read_signal 1232 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 853 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1080 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1093 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 935 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1106 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1158 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 1936 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1103 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[7] 2001 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1444 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2082 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2227 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2392 343
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1197 84
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1205 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 1077 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1088 112
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1171 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 1004 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 1415 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 912 91
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 1301 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[4] 2281 273
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1086 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1179 154
set_location Controler_0/gpio_controler_0/Outputs_8[0] 1226 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1402 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 2267 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1543 207
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 946 124
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 1236 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[5] 2002 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1061 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1143 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2313 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[0] 2133 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1108 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1221 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1524 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1580 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2283 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[2] 1942 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[0] 2006 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1039 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2412 349
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 979 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 1083 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 1980 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[5] 2321 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1027 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1058 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 1085 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 1915 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2459 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2441 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2433 343
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2304 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1026 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array 2266 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[6] 2146 267
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1075 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2345 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1199 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[7] 1900 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 840 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 367 306
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1140 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 880 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2374 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 908 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 1201 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 901 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIBK3E 2353 360
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 976 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 848 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1518 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2368 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1255 91
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1375 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[7] 2231 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2347 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1586 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_2 2032 288
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 792 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 967 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1077 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 1093 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 982 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1016 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1128 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 904 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1134 108
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1320 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1312 213
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1054 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1404 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI7H781[4] 2295 348
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 998 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1002 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2419 349
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2039 217
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1153 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1487 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2304 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 956 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1056 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2455 369
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2266 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2294 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[7] 2008 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 957 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 890 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1973 238
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 993 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1142 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 875 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1554 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1145 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2453 363
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 994 76
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 1150 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 901 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_4 2145 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv[1] 2321 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1024 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 891 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1993 237
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1131 97
set_location Controler_0/ADI_SPI_0/state_reg[2] 1232 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1308 219
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0 2460 5
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 2027 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2330 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 2259 267
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1257 100
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1201 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2328 333
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1933 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1534 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1098 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 1182 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1383 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1526 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[6] 2007 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 1048 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1080 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 890 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 1197 87
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 1097 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1018 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 2228 330
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1156 91
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1241 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 1047 42
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1047 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[4] 2378 361
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1506 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2308 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[7] 2117 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2284 361
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 1388 129
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1218 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1478 181
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1256 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1150 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 975 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2225 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2409 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_3 2189 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_write_enable_1_4_u_0_a3[6] 2098 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2195 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[1] 2136 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2450 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.CO1_tz 2054 288
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 909 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2368 364
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 766 70
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1099 96
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 1329 105
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 1075 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2443 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_6_1_sqmuxa_2_1_a2 2221 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[5] 2008 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 951 105
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 942 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1786 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 1411 138
set_location Controler_0/ADI_SPI_0/write_read_buffer 1223 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2282 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1183 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2316 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 957 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 1900 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 948 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0_0[1] 2172 300
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 920 102
set_location Controler_0/Command_Decoder_0/counter[1] 1093 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1465 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[1] 2318 346
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1172 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1533 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 534 42
set_location Controler_0/gpio_controler_0/Outputs_8[4] 1246 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1473 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1088 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2414 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.2.OutputK_35_m[2] 2302 348
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1448 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 2094 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2403 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 757 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1518 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[5] 2036 262
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 1230 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[0] 2141 295
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 847 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_9_9_sn_m6_e_0_a2_0_a3 2019 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2295 343
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 1007 96
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1114 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1190 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 1083 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_2 2140 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0_RNIVVAE2 2104 264
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1262 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[2] 1985 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1156 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[2] 2006 280
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1283 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 920 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[17] 2388 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[4] 1950 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[0] 2262 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 962 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1183 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[5] 2190 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 916 109
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1310 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[3] 2174 265
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 1223 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1341 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1166 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1177 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1414 127
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1282 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1179 153
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1172 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1133 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1058 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1071 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 846 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1179 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 2164 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1117 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[7] 1922 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Last_ILAS_Seq_RNIQB1M 2139 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[2] 2020 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_11_0_a3_0 2248 273
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 1073 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1219 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1577 253
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 1285 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2439 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[2] 2233 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 2027 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1148 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1533 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1409 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1359 247
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1178 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 2115 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2358 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[0] 1968 261
set_location Controler_0/Command_Decoder_0/counter[2] 1094 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2289 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2429 349
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1474 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[4] 2006 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 2141 276
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 1312 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[4] 1896 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 2127 274
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 1213 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[29] 2452 342
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1085 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1077 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 1983 261
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 965 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1033 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2272 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[4] 2258 295
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1482 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[4] 2222 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2326 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[29] 2248 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1050 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 887 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_15_9_sn_m6_e_0_a2 2237 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2327 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 917 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 1083 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 898 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[4] 2128 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2277 370
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1208 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 867 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1069 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2376 330
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1389 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[4] 2247 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1025 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 1226 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 1941 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1485 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 873 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1068 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[4] 1989 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[31] 2379 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1201 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_Last_A[3] 2230 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1064 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1022 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_A[0] 2143 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[2] 2155 277
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1299 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1214 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 795 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 863 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[6] 2261 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 877 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2358 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 976 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2396 345
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 1031 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2296 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2378 375
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1492 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 1462 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2341 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1819 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[0] 1996 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2363 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2363 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[5] 2070 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[27] 2425 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 878 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1171 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1019 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1415 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[7] 2093 274
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 362 306
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1253 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1016 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 886 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIR68F 2415 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 885 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1476 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_1_i_o3[0] 2209 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[4] 2139 274
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 1005 61
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1094 81
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 1215 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 2020 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 866 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 1055 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[0] 2257 363
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1282 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 944 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1518 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 368 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[7] 1909 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2177 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2432 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 966 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1916 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2179 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 1021 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[6] 2153 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[1] 2186 301
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 880 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1046 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1305 181
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1154 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1003 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1387 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1157 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1100 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2408 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a4 2157 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 785 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2284 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 918 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 2190 256
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1237 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1227 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_5 2393 357
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1472 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[2] 2212 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 762 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2174 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1053 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[3] 2094 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 1075 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2281 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2080 216
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 1978 280
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 1090 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2317 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2414 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 997 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[22] 2426 375
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1466 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 965 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2429 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 955 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 1930 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[0] 2284 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[2] 2321 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[4] 2223 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2455 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1388 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_20_9_sn_m6_i_0 2046 276
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 1216 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 904 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2178 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 2064 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[10] 2155 306
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1271 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 985 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1206 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 953 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1451 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 995 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1152 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1258 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1076 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 1023 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2379 372
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1196 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 2020 279
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1820 238
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1212 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1717 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1065 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[6] 2185 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1119 88
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1155 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1219 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1465 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[16] 2316 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1099 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1697 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[4] 2025 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1148 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1369 202
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1207 90
set_location Controler_0/REGISTERS_0/state_reg[5] 1220 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1539 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 1077 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1247 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 900 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1600 243
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1322 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 950 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_0_9_sn_m14_e 2204 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9s2 2224 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1062 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 963 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 1077 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0_1 2070 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1398 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 931 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2416 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.2.un24_input_k_array_2 2265 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2152 303
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1208 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1103 118
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 1265 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 1929 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1353 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 867 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1408 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2456 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1065 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 2106 250
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[1] 2217 283
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1306 168
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1073 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 793 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 1929 273
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1152 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1515 237
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 917 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 969 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1076 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 974 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0_1 2062 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNI793S 2192 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1078 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 937 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1021 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1170 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2377 327
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1082 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[4] 2244 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1530 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[7] 2278 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 997 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[0] 2241 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1400 201
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2409 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[0] 2119 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 880 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1030 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1353 208
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1115 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1196 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1318 219
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 1078 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1234 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2322 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1525 229
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 1219 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_2 2252 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0_1 2069 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 946 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1357 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[7] 2147 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2357 348
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1250 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 2012 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1139 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2376 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2391 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1524 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2336 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 890 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 761 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[4] 2229 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1025 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 995 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[2] 2155 307
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1084 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 962 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1082 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1070 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[7] 2096 270
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 958 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1212 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_i_x3[2] 2184 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 943 90
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1259 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 962 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 1990 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 1961 282
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1184 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 1903 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1088 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2422 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 949 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1367 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNIEMDP[9] 2372 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[2] 2321 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[5] 2238 268
set_location Controler_0/Answer_Encoder_0/periph_data[13] 1160 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2336 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 980 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1215 109
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1209 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_0 2258 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 868 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2413 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[7] 2158 304
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1087 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_11_9_sn_m6_e_0_a2 2020 264
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1895 256
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1224 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 1103 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 434 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 2244 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1470 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2343 337
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1236 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1466 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2397 337
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1252 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[7] 2256 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1208 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1294 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[20] 2414 355
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1186 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1092 72
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 1232 96
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1345 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2363 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[3] 1935 267
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1286 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2355 346
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1161 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 1280 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2432 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1327 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2420 349
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1401 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[2] 2003 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 1428 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_4 2125 303
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 939 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1221 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1368 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1464 217
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1051 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 913 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2363 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2459 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 2127 256
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 905 106
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1302 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 1102 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[3] 2255 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 1045 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2425 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1524 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[5] 2273 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 890 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 975 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1393 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[1] 2039 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2397 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9s2 2019 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1074 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1173 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2371 352
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1485 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 910 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1246 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[7] 2192 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 1961 280
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1082 75
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1348 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2349 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1535 223
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 1277 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[1] 2326 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[4] 2296 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 858 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[5] 1956 277
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 949 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[1] 2317 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 1069 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1058 97
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1203 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1152 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1566 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[2] 1999 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1497 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2249 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[5] 1895 267
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1240 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1978 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3_i[0] 2074 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1037 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2258 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 1069 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2366 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[25] 2324 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[5] 2127 261
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1164 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2410 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2349 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2358 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_1 2225 273
set_location Controler_0/Command_Decoder_0/counter[17] 1109 100
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1301 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1033 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1237 91
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 1163 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1087 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 1080 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1462 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1066 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 1912 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1121 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[2] 2266 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[1] 2102 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[14] 2393 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[5] 2383 361
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 297 15
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[7] 2131 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[0] 2187 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1575 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 2276 271
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1366 181
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1175 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[6] 2151 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 1455 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1391 244
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 1164 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1421 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2070 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2 2227 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1445 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1057 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2257 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1037 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2306 325
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1061 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1402 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1015 111
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1198 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2165 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 918 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[4] 2213 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0_1 2033 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 1966 274
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 897 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_16_9_sn_m18_0_a4_0 2057 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[7] 2106 267
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1493 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[24] 2430 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1024 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1339 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[24] 2395 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2293 331
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1129 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2236 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0_a4 2211 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1473 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1579 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 1948 280
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 966 96
set_location Controler_0/ADI_SPI_0/data_counter[31] 1244 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 1027 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[0] 2216 283
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1160 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 948 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 866 73
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1173 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2385 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[10] 2322 328
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1555 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[27] 2448 360
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 943 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 2167 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1051 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1225 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[4] 1891 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2337 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 961 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1475 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2428 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 907 90
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1293 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2426 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1 2241 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 1095 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1495 247
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 1271 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[2] 2283 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[23] 2428 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2438 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1106 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 2206 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1190 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[3] 2197 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 894 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1547 243
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1540 214
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1194 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 909 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1807 226
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1531 210
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1228 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 993 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1167 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[6] 2237 264
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1345 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[0] 2126 304
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1518 235
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1308 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2371 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 1432 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1132 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 1186 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_a2_RNI2OK81_0 2264 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1136 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2406 348
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 943 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 947 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1269 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2347 328
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 1068 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1080 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 1182 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1467 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1376 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2456 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 1963 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3 2026 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2323 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[3] 2448 343
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1891 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1025 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1078 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1136 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1223 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1003 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2358 355
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1636 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1409 129
set_location Communication_0/Communication_Controler_0/m10 1246 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2407 373
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1169 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[16] 2263 298
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1138 75
set_location Controler_0/gpio_controler_0/Outputs_8[12] 1219 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[6] 2119 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1310 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[1] 1890 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[2] 1931 274
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 976 123
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 1178 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1087 108
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1274 189
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1257 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2325 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[5] 1964 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[2] 2140 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1_0 2200 273
set_location Controler_0/gpio_controler_0/Outputs_8[8] 1238 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1110 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 981 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1112 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[0] 2252 256
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1246 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1249 207
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 1142 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 915 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2388 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 990 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 1072 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 922 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_12_9_sn_m18_e_3 2044 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1113 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1194 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_12_9_sn_m18_e_3 2215 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1021 111
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1141 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1170 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[0] 2250 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 980 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 962 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 866 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 1082 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1478 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2376 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1413 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_1_2_sqmuxa 2353 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 927 99
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1328 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 939 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 1215 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1198 106
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1281 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 934 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[7] 2257 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1122 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 983 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2399 346
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1276 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1465 217
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1127 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 901 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1_1 2068 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1070 109
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1290 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1070 114
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1316 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1107 112
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1173 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 953 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[0] 2304 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2383 328
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 1108 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1542 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1094 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1182 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1124 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[5] 2146 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2283 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 973 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.Ilas_LastFrame_6 2290 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1736 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 949 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1137 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1565 243
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1098 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 974 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1065 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[7] 1968 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1020 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2235 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1435 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_o2 2230 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 994 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2359 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2292 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[31] 2334 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1385 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 1439 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1048 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 1900 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 877 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[1] 2066 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[4] 1914 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1468 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2433 361
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1731 174
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 1260 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 991 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1301 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2311 208
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1199 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 1907 265
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1340 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 2156 262
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1288 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2348 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1016 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[5] 2142 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 2156 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 1062 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1055 112
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1389 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 1109 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1159 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 1902 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 939 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2351 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2364 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2428 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m0s2 2186 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2346 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 949 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[7] 2181 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2438 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_TX_PLL_C1_0/PF_TX_PLL_C1_0/txpll_isnt_0 2460 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_92_i_i 2045 279
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1087 91
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[0] 2320 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[10] 2423 357
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 1088 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2375 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9s2 2225 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2224 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 940 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 889 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 1205 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[1] 1967 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_1 2239 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1484 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1152 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2390 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1377 246
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1453 174
set_location Controler_0/Answer_Encoder_0/state_reg[0] 1150 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1408 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 997 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 988 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2381 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1300 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2414 352
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 974 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 918 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1067 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[0] 2234 261
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 1785 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2370 376
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1341 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1032 133
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1251 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2420 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2449 370
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1501 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2396 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[5] 1909 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2034 217
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1205 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1173 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 903 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1070 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2400 336
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 759 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1034 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 1073 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2359 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1101 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1772 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2285 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[10] 2327 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1972 238
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1509 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[29] 2432 375
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1290 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1474 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2304 324
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1111 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1472 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 945 115
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 977 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 2255 253
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1109 72
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1323 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2404 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1075 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1248 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 944 108
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 1260 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 939 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1030 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1654 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0[3] 2084 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 2233 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2454 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1135 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2255 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 1924 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_i_a3 2310 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1077 124
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1324 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 2130 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1064 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1113 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[1] 2448 364
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 1080 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_1_sqmuxa_2_0_a4 1909 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1473 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 921 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[7] 1898 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1363 247
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 1239 100
set_location Controler_0/ADI_SPI_0/state_reg[4] 1195 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1174 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 1018 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1903 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1067 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1093 118
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1273 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_4 2142 300
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 973 181
set_location I_1 1155 163
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[6] 2140 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 2194 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1041 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 758 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2433 336
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 808 72
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1708 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 1984 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 930 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1110 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_0 2075 288
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1231 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 900 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1374 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2291 364
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1264 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2429 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNICSPF3[2] 2437 372
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1128 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1435 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[1] 2271 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 1990 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2346 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1201 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1715 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 760 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 2116 274
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1157 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 890 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[0] 2415 360
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1127 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1081 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[23] 2298 330
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1234 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[5] 2217 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2373 325
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1308 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1182 180
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1057 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2290 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 2152 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 910 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[5] 2013 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 893 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 2103 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m2s2 2295 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2403 355
set_location Controler_0/ADI_SPI_0/busy 1194 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 931 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 943 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1039 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2411 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2429 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2438 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[1] 2147 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1106 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 1099 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 773 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1514 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 882 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2384 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[6] 1912 276
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1261 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1428 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2310 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2425 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2397 375
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1064 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1107 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 2137 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 951 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[6] 2143 298
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1870 262
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1070 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 948 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1981 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 769 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 974 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 913 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2295 364
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1307 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2419 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2400 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 1101 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1338 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 1098 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1428 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 1095 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9s2 2168 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1028 88
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1257 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 1291 84
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1333 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[2] 2282 273
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1170 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[0] 2087 253
set_location Controler_0/ADI_SPI_1/write_read_buffer 1335 97
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 1219 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 854 102
set_location Controler_0/gpio_controler_0/Outputs[15] 1230 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 1079 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 1016 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 799 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1974 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1484 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2459 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[19] 2454 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[13] 2421 375
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1781 256
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1200 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1289 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2295 361
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1145 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 1986 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 978 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 987 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 865 82
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 1784 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 848 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_7 2422 348
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1299 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1017 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 1010 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 986 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 1094 70
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1159 163
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1027 117
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1250 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1055 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 886 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2361 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 998 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1093 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1782 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1480 249
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 2216 273
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1324 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 1087 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2318 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 1907 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1081 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 863 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 970 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 1032 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Ilas_LastFrame 2290 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 2310 324
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 809 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1_RNIQ5JN1 2194 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 874 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[8] 2324 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2337 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2348 322
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1187 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[6] 2264 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_0 2214 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2388 343
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1209 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1410 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[7] 2190 264
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1539 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1047 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 323 183
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 1256 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1029 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1139 106
set_location Controler_0/Command_Decoder_0/state_reg[7] 1159 97
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 1274 103
set_location Controler_0/Answer_Encoder_0/state_reg[1] 1148 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[3] 1942 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2430 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1534 211
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 979 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 876 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[3] 2319 355
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 1280 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a4 1933 276
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 1103 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2356 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[3] 2154 307
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 779 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[8] 2294 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_6 2356 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_17_0_sqmuxa_0_RNI5TO52 1993 267
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1258 175
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[10] 2287 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2375 351
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1543 213
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1061 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 769 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2401 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[0] 1899 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2334 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1104 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1002 123
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1189 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2226 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 1077 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[3] 2212 298
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1519 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2390 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_SLE_DEBUG 2423 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 912 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 987 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[2] 2260 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 1166 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 1387 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 869 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2322 315
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 1171 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1501 229
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1131 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 942 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1382 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2432 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2420 345
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1172 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1158 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2402 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[22] 2227 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 901 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[0] 2246 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2430 349
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1235 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2031 217
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1156 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI3D781[2] 2295 351
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 1262 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1034 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 978 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2419 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 961 106
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 1213 84
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1335 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 851 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1037 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1047 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 1274 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1046 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 2113 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2401 355
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1286 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 1092 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0 2048 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2383 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 970 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 1097 73
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 1067 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[0] 1899 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1532 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 1998 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 1894 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1090 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9s2 2027 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_2 2255 297
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1078 97
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[3] 2136 292
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1139 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0 2175 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 1994 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1536 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array 2254 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1027 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1479 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[0] 2442 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[0] 1976 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 939 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[4] 1919 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1148 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 2124 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1532 244
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1413 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2382 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1049 85
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1281 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1087 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 1454 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2288 369
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 996 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1406 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1202 97
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1263 172
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1146 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[1] 2264 295
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[2] 1665 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 929 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1877 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid 2252 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1439 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[5] 2135 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2298 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1432 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2326 372
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1148 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2337 373
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1299 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1423 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 964 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 792 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 1935 279
set_location Controler_0/Command_Decoder_0/state_reg[8] 1165 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1045 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 2086 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 949 108
set_location Controler_0/ADI_SPI_0/counter[7] 1171 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 1116 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1057 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 1057 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1203 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1382 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[5] 2110 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1506 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[3] 2020 282
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 836 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 2128 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1921 238
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1335 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 891 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 1923 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1014 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1153 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 2008 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[6] 2151 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1603 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1290 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 1097 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1200 69
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1167 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 1086 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1134 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1087 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 988 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[21] 2267 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2291 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2389 376
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 908 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1787 252
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1316 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1090 118
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1334 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2391 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 2009 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[13] 2415 357
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1064 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_3_0_sqmuxa 2290 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 2008 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 1974 261
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 901 102
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1269 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1 2221 279
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1142 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer[8] 2241 301
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1774 265
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1224 184
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1162 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1018 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1526 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0[4] 1866 279
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1017 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputK_iv[2] 2318 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2392 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1005 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1165 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 1071 63
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1150 76
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1194 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1076 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 810 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[6] 1892 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 1098 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1286 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1915 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2220 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 973 105
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1331 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 943 105
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1140 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1099 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1538 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 1064 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_i_x3[2] 2046 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2369 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m18_e_0_a3_0 2045 282
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 1076 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1566 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 921 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 1902 273
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 1241 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[7] 1892 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1570 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 191 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2430 348
set_location Controler_0/Answer_Encoder_0/periph_data[4] 1156 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1917 238
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 1315 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 814 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 1002 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[7] 1987 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2373 363
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1299 174
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 977 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[9] 2194 301
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1723 216
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 1214 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 842 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2360 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[6] 2234 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 937 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 1927 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1527 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2304 331
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1350 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1232 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[5] 2015 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2249 331
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1274 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2302 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 955 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1478 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1436 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1103 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1370 238
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1546 198
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 944 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 872 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2363 291
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1543 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[19] 2385 360
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 1143 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 917 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1411 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1008 84
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1383 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[6] 2136 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 1902 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1068 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 1281 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 1018 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1045 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[0] 2149 307
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1009 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2360 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 1908 273
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 998 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1117 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1255 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 1190 61
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 943 123
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 1231 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2426 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2278 369
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 1319 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2345 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 859 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 928 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1076 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0 2063 273
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1228 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 756 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1153 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[2] 1892 256
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1150 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 1927 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[1] 1962 276
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1510 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 2128 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 1920 270
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 1295 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1220 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2366 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[1] 2317 358
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1019 115
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1169 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2259 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1008 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[2] 2144 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2415 346
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1269 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2347 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 994 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 2206 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2400 375
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1066 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 926 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[0] 1937 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[1] 2145 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 1074 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 912 103
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1033 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1175 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[7] 2265 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_o3[4] 1833 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_1[4] 2146 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2421 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 981 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 965 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 916 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2336 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2310 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0_o3[4] 2059 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 996 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 1783 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2378 358
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 794 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 1046 72
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 1242 96
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1214 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2425 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2283 346
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 1104 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1474 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1519 226
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 1234 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1468 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2351 346
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1212 108
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1346 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array 2263 294
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1221 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[7] 2137 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1033 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 938 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1218 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[3] 2249 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1918 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[7] 2134 264
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1198 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 2268 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 2199 262
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1378 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 991 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 1380 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[3] 1912 270
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1152 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 908 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[3] 2266 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1583 253
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1195 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1243 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_update_dout 2330 330
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 1082 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 972 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_0 2074 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 1047 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[2] 2197 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2329 327
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1298 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 1014 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 833 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1315 219
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 1097 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 958 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 1929 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1524 211
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1159 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1118 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[7] 2242 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2449 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2409 369
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1200 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 928 114
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 959 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[12] 2252 297
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1494 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 1059 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[0] 2180 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[0] 2027 274
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 1112 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 881 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 1957 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2251 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[27] 2457 334
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 983 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1998 238
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1130 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2380 375
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1413 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1089 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1831 174
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1266 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1805 256
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1405 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_2 2031 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3_0 2205 276
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1156 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 1087 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 1075 126
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0 0 5
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1350 235
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1657 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 926 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 2034 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91_0 2167 276
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1243 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 784 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1529 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1476 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[6] 2026 265
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 882 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 828 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 912 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc1 2399 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1055 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1146 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 910 112
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1275 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[5] 2138 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4 2224 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a4 2221 270
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 1252 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 2010 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[18] 2234 337
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 1001 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[2] 2038 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg[1] 2180 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_2 2044 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[7] 2112 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2357 373
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 758 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 984 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 885 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[4] 2244 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[1] 2170 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 1077 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[4] 2171 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1552 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[27] 2448 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2445 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1556 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 734 174
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 1146 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 2298 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 2000 262
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1274 165
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1188 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[1] 2007 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2372 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 926 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 2226 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 965 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2292 327
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1029 60
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1036 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2396 376
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 1438 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 2322 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2414 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2384 358
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1314 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1348 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[1] 2012 271
set_location Controler_0/gpio_controler_0/Outputs[11] 1222 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[7] 1887 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1123 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2288 363
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 790 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 1024 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 889 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1382 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1399 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1479 213
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1202 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[3] 2276 298
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1429 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2358 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 852 73
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 1141 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 962 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1154 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3[4] 2076 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2222 337
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 1170 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1082 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[30] 2434 376
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1137 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 969 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 811 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2409 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2328 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2287 348
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1155 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 978 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0[0] 1426 135
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1225 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 961 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1047 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 960 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 884 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1752 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 895 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1491 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1046 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1173 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 1041 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[1] 2154 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[6] 2013 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1123 91
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1265 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 972 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2339 334
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2164 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2264 337
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 1307 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1180 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_5 2335 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[5] 2124 304
set_location Controler_0/gpio_controler_0/un15_read_signal 1241 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1044 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1047 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1374 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array 2271 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[3] 2038 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1518 237
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 928 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 968 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[3] 2221 294
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 1275 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 2001 267
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1324 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[1] 1992 264
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 1039 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 1172 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1817 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1046 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1491 247
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 852 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1111 70
set_location Controler_0/ADI_SPI_0/data_counter[4] 1217 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2419 342
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 1276 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 918 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_0 2067 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1120 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1 2238 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2411 333
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 757 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1112 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 911 105
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9 1171 162
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 1245 84
set_location Controler_0/Answer_Encoder_0/periph_data[5] 1144 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1079 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[2] 2241 264
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1266 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 1056 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1235 165
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1210 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1077 85
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1263 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2334 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 1082 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[4] 1920 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2327 331
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1167 174
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1263 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 926 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1066 79
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1185 85
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_1 2464 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 977 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1_RNISTB71 2398 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 1094 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1291 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[20] 2433 372
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1057 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1040 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 1073 132
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1276 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 1076 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 979 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[9] 1420 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1776 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2315 370
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 1161 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1989 234
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 1246 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[0] 2207 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1004 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 599 234
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1204 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1184 63
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_0 2140 291
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1214 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 1199 61
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 777 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1377 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_3_2 2033 279
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1134 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1550 238
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 1133 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 946 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 946 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2313 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0_x2[3] 1828 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 1046 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 861 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 956 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1015 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[5] 2214 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[6] 2243 264
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 1262 84
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1154 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 899 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1363 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2412 342
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1284 81
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1241 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 1988 288
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1145 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2246 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 1934 270
set_location Controler_0/ADI_SPI_0/counter[6] 1170 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 956 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[6] 2138 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2311 361
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[11] 2288 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 935 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[24] 2130 303
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1063 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2306 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1996 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2400 363
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 1177 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 2180 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1030 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[3] 2087 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1225 76
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1352 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_0_a2_i 2234 276
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1887 256
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1002 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[5] 1905 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2343 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2029 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 1957 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[0] 2364 352
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 1187 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2393 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[2] 1995 265
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 991 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1233 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1019 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 1278 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[6] 2323 360
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1190 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 988 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1768 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[0] 2008 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 863 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2442 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[4] 2307 325
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1714 69
set_location Controler_0/gpio_controler_0/un36_write_signal_1 1231 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 804 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns[4] 2325 357
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[10] 2311 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2376 333
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1672 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[7] 1960 280
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 1239 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 623 288
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 1144 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1253 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 967 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1100 115
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1313 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 1949 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1513 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[2] 2145 273
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1155 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2312 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2250 331
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 963 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 950 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 961 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1052 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[14] 2445 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1829 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2344 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1055 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[1] 2171 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1 2213 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2253 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_11_9_sn_m12_e_0_a3 2030 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1036 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1369 235
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1264 90
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 1249 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 969 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2312 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1011 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1201 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1478 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2323 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 921 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 804 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1415 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m6_i_a2 2045 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 2126 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1388 133
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[0] 2284 301
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1287 100
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[8] 2309 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 906 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1053 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1090 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV 2375 357
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[4] 2282 301
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 1226 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 964 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1765 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 919 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2042 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2380 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2319 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_1[3] 2224 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 978 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1811 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[0] 2219 280
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1228 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0 2043 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2367 373
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1488 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 916 97
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 923 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 996 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_RNI5F781[3] 2297 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2437 360
set_location Controler_0/REGISTERS_0/state_reg[2] 1215 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[24] 2453 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 1473 144
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 955 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2363 364
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1267 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1738 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 2081 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1410 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 1077 75
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1207 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2090 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2168 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 906 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2315 369
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 1237 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 2280 271
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1568 208
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1155 103
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1255 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1074 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 2152 270
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 955 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2377 334
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1374 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2150 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 2140 256
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1942 42
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1335 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1131 76
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 945 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1301 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[10] 2261 298
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1175 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[6] 2165 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2358 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[12] 2252 298
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 924 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[28] 2423 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 945 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2355 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1101 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1410 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2396 363
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1335 184
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1248 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[1] 2138 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[2] 1994 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[0] 2278 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1072 78
set_location Controler_0/ADI_SPI_0/sdio_1 1196 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1085 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1145 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1032 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1198 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 788 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1093 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1378 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[2] 2127 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2294 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[5] 1933 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 1943 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1194 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2411 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1017 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 1062 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set 2449 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 1979 276
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1164 88
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1346 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1161 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1358 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[17] 2332 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 2188 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2347 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2352 361
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 876 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 917 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 828 76
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9_1 2455 164
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 1036 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2403 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2433 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 2229 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2397 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1022 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 900 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1760 220
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 1055 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 1463 141
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 1922 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[1] 2259 298
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1691 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 1096 76
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1144 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1105 108
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1279 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1120 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2245 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1043 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[3] 2082 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2454 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[20] 2430 333
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 954 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1911 238
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1341 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2438 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 2368 357
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1435 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 946 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1212 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1029 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1513 225
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2286 198
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1054 72
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 1240 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 1083 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1467 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[1] 2150 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 866 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[6] 2273 268
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 405 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2374 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 1214 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[6] 2282 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1004 84
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 1238 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[2] 2189 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 1873 274
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1134 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 865 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1267 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1087 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 992 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1546 199
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 1062 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[3] 2012 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3 2214 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 741 288
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 1034 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 1061 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 739 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[2] 2149 277
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1188 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0_1 2223 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1458 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2291 363
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1126 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2372 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[29] 2324 327
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1459 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1345 198
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1226 73
set_location Controler_0/Command_Decoder_0/state_reg[6] 1156 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1585 244
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 1061 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2427 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2410 364
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1348 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 987 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2418 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1464 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[11] 2256 298
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1026 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1554 219
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1231 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[1] 2102 267
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1350 193
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1024 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1149 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 978 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1498 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2244 331
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1255 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 974 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 1424 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1088 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1807 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2396 337
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 1782 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[1] 2431 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/OrComparatorData_R_i_0_a2_RNIKPM21 2146 297
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 1220 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[7] 1927 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[1] 2102 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1015 112
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 1247 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1078 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 900 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2397 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[5] 2126 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1508 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2447 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2310 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 2027 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA7PF[0] 2275 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[3] 2026 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2359 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 2149 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 1424 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1174 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 1175 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[4] 2189 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 994 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1135 103
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 1212 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 355
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2292 198
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 1156 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[7] 2361 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 2251 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[4] 1897 267
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 969 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1192 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un4_full_for_all_signallto7_a0_0 2072 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2395 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 877 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1084 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1551 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 949 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2441 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 902 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 2162 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[1] 2251 298
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1275 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un1_state_reg_3 2320 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1056 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[26] 2282 325
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[0] 1884 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1915 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1436 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1472 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_o2_2[2] 2243 300
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 1046 42
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1232 184
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1343 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 902 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1057 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[2] 2092 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1971 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1525 244
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 917 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1258 81
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[6] 2307 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[1] 2138 273
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 1270 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[6] 2100 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1016 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 853 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 876 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_a2 2039 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2252 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[3] 2129 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[16] 2429 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[0] 2146 274
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 877 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2400 349
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1073 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1130 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[6] 2270 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[3] 1980 267
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1220 184
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 756 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1010 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 938 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 938 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 984 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2030 217
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 937 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[4] 1880 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2349 345
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1105 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 800 210
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1150 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2372 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 907 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 2356 321
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 1134 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1250 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2355 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2432 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1474 241
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1470 213
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 960 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 852 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2394 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2347 343
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 1314 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1988 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 1939 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 965 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2287 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2383 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1058 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1252 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2405 373
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1192 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 992 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[29] 2458 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1063 129
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 1303 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2274 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1521 226
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1080 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[2] 2150 304
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1063 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1305 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1_0 2060 288
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1287 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1125 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI4F131 2419 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2436 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1053 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 920 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2289 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 1962 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[1] 2359 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9s2 2227 270
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 1433 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1153 112
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1273 168
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1157 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 910 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_RNIVAQR 2379 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1769 253
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 984 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1099 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2442 343
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1028 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1543 199
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 895 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[25] 2459 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[28] 2305 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[7] 1888 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 2020 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1052 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1_1 2212 276
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1350 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2295 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[0] 2191 261
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1344 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1479 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 888 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 914 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[0] 2239 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 2129 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 899 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 974 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[0] 1905 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 2143 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 1076 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1448 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 892 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNICHA4 2263 363
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1293 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[0] 2199 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1086 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1460 175
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1270 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2366 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_19_9_sn_m18_0_a4_1 2185 279
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1990 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 949 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1432 135
set_location Controler_0/Command_Decoder_0/cmd_CDb 1129 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1467 211
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 1198 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[1] 2264 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[0] 2018 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2345 324
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 942 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1100 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 1964 273
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/un1_next_state_0_sqmuxa_0_a3_1 2281 300
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1317 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1041 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 246 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 2446 345
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1154 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1134 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1134 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[4] 2260 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1056 82
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1248 73
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 1258 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1018 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/IlasSeqCount.un13_ilascountergolto7_3 2218 297
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1336 181
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 1133 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 2095 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1551 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1927 256
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 1128 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 951 175
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1200 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1_0 2212 282
set_location Controler_0/ADI_SPI_1/data_counter[8] 1330 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 758 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1 2203 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1077 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1359 202
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 1267 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[31] 2459 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2432 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1481 229
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 1021 61
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 1223 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1485 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1469 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1610 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2354 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 2154 267
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 1045 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2421 349
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1337 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2275 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2228 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNI0Q7T 2386 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIOJPL1 2040 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 2190 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 969 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 932 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1571 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1133 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[1] 1934 268
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1422 133
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 1773 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[16] 2453 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_a2_0 2255 270
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1141 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_16_1_sqmuxa 2191 276
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 1009 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1774 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 948 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 967 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1270 103
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1139 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter 2316 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 981 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[11] 2434 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2377 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2325 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2415 376
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 1243 100
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1184 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1772 256
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 926 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1766 256
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 1277 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 988 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2002 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 992 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[1] 2354 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 905 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[5] 1941 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[3] 2221 295
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 879 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2293 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2289 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[1] 2146 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2355 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 1083 70
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 1279 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2325 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[17] 2261 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[1] 2004 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2229 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 961 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2250 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[7] 1917 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 2198 255
set_location Controler_0/ADI_SPI_1/data_counter[31] 1353 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[7] 1998 264
set_location Controler_0/ADI_SPI_0/data_counter[9] 1222 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1193 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1210 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1088 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[7] 1931 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1584 244
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 1013 61
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 1280 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 1028 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2355 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1439 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ_0 2026 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2235 370
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1334 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2391 375
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2066 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2411 364
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 1318 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 980 103
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 918 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_0_0_sqmuxa 2384 357
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 896 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9s2 2148 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 2062 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[17] 2420 358
set_location Controler_0/ADI_SPI_1/data_counter[29] 1351 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1054 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2427 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[0] 1871 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1076 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 982 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_26_9_sn_m12_e_0_a3 2012 279
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1475 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[4] 2228 264
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1191 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 884 342
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 913 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[8] 2265 297
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1093 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 1249 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 905 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[2] 2130 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[20] 2264 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[2] 2188 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2357 337
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 2081 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1240 91
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 1277 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2394 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1140 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 355
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 1179 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1340 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1355 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[5] 1991 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 912 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1043 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 1048 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 914 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2418 370
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 986 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1529 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1407 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 1264 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1102 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1540 199
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1252 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[6] 2313 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 2091 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[3] 1995 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 1930 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[5] 1922 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1483 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 998 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1084 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[4] 2115 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 852 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1138 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 2234 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1467 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2296 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1091 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1484 214
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1181 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 1211 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1209 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1075 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[6] 2422 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 1991 264
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1163 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2419 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2456 351
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1214 103
set_location Controler_0/ADI_SPI_0/data_counter[3] 1216 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1074 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1062 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2344 346
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 1248 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[3] 2184 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 912 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1756 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1535 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_3[0] 2192 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 2115 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1017 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2431 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_RNO[1] 2082 279
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1300 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1075 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 942 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[0] 2137 301
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1073 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1462 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 1057 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[6] 2136 304
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1392 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 997 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_14_9_sn_m12_e_0_a3 2197 276
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1135 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 914 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2369 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2434 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1315 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[7] 2312 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1051 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 1923 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[5] 2013 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_0 2233 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1141 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[2] 1899 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[4] 1901 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 1930 268
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 1026 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[1] 2014 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1411 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2279 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 1907 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1115 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[1] 2210 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 2044 276
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 1277 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1971 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1071 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1215 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 1015 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1539 214
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNIDLAS[0] 2286 327
set_location Controler_0/Command_Decoder_0/counter[5] 1097 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1394 244
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1371 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2385 376
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1274 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[21] 2455 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1430 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1012 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1466 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1026 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 1910 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[5] 2279 298
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 1165 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 933 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 1968 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 2232 274
set_location Controler_0/ADI_SPI_0/data_counter[7] 1220 82
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 1153 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 960 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1084 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 1907 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[2] 1916 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[5] 1881 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2378 372
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 1017 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1479 136
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1016 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a4 2039 282
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[4] 2329 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1783 216
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1049 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[30] 2449 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[3] 2290 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2320 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m12_e_0_a3 2245 276
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1017 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2357 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 941 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1001 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 903 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2349 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[4] 1933 277
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1193 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1003 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 984 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 998 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[2] 1989 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1351 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2438 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1061 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 847 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1100 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1557 207
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 884 117
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1354 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 813 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1154 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[2] 1970 262
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1207 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 1181 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1140 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1054 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 1093 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 919 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 1982 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2325 345
set_location Controler_0/Command_Decoder_0/counter[4] 1096 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0_RNITHK42 2166 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1775 256
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1164 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 1060 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[1] 2019 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 348 309
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 992 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2330 369
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 921 90
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1363 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1361 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[2] 2277 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 1992 277
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1070 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1039 88
set_location Controler_0/ADI_SPI_1/counter[1] 1319 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1394 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1046 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2396 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 881 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 151 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 966 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1202 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1470 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1753 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 1892 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2255 364
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1277 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1152 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/OrComparatorData_R_i_0_a2 2253 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[1] 2150 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2389 330
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1312 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 1258 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[3] 2016 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 2203 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[3] 2123 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[3] 2151 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1034 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[6] 1978 277
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1062 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1150 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1151 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1386 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1045 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[5] 2233 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1409 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1525 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2416 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1068 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[3] 2271 295
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1505 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2448 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[0] 2153 261
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 1272 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 207 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1170 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1145 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1052 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[6] 1919 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 873 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1898 256
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 954 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 953 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2415 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2395 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1209 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2398 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1686 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2401 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[7] 2128 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[5] 1884 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite[1] 2227 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[5] 1917 265
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1004 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[3] 2327 316
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 991 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1822 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1044 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0_1 2222 273
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 1040 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[2] 1950 283
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1227 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 1167 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2422 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2379 373
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 1080 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_i[1] 2213 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2422 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 860 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 943 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 990 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1025 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 757 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[2] 2355 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1406 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[4] 2092 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1208 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 908 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1808 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9s2 2006 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[0] 1955 274
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1292 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1150 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1110 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1775 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[3] 1959 283
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1169 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2392 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2399 375
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1032 127
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1257 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2407 361
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1562 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1099 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[1] 1953 279
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 1220 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2302 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2461 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[3] 1999 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 915 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[7] 1945 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 1970 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1770 256
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1195 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1197 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1387 244
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1152 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1777 253
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1123 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1103 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2255 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2415 363
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1291 96
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1314 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1084 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2353 337
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1282 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[6] 2432 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 1910 265
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1176 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_4 2250 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2354 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2287 325
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 973 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 1986 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[3] 1981 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2338 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 925 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 980 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 1091 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[6] 2091 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2361 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[4] 2090 261
set_location Controler_0/ADI_SPI_1/data_counter[19] 1341 100
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 1274 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 1097 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m12_0_a2 2049 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[6] 2003 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1080 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 2222 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2374 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1166 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 1266 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1114 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2423 352
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1362 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1487 208
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 972 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[0] 2195 264
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1277 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[5] 2274 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 1964 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RDATA_r[0] 2320 316
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1052 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1238 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1113 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[18] 2453 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[2] 2229 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 978 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2433 352
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 926 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 1088 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 900 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1264 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[0] 2137 298
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1147 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1045 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[1] 2443 360
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 879 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 2226 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2355 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 978 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3_RNIB1071[0] 2033 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1515 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 2128 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[7] 2254 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 2248 264
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1254 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1429 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_6 2326 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_31_1_sqmuxa_3_a2_0_i 2022 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1002 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1050 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 859 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2398 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1053 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2445 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1022 117
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 1230 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 928 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1050 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1061 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 917 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[1] 2266 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0 2212 270
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1265 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1058 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[4] 2025 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2230 331
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1152 103
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1196 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1476 217
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1353 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1177 96
set_location Controler_0/Command_Decoder_0/counter[18] 1110 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 979 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 934 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1114 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[7] 1998 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1010 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 878 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1356 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc0 2361 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2333 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2322 327
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1197 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1237 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2252 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2437 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 940 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1410 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 976 111
set_location Controler_0/gpio_controler_0/un40_write_signal 1239 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 897 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2253 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 1974 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[3] 1928 283
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1310 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1054 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1266 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2447 363
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 1081 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1027 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2392 357
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1057 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 852 54
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2383 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[25] 2389 360
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1005 117
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_1 2467 163
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1322 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 1070 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 904 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIA0IV 2320 348
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1464 175
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 1297 84
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1140 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 1925 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1432 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[6] 1911 276
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1143 96
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 1128 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1116 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1209 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1167 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 1386 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[4] 1880 274
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1227 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[6] 1962 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1484 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2380 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1512 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1519 214
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1193 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1093 111
set_location Controler_0/gpio_controler_0/un11_read_signal_4 1235 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_16_0_sqmuxa_1 2060 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[6] 2191 301
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1526 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[7] 1938 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[5] 2232 268
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 913 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[3] 1936 273
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 1087 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 1924 270
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1129 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 2263 277
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1171 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_a4 2209 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1122 84
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1267 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2398 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 1095 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2425 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2428 357
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1198 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2394 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3_i[0] 1861 279
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1226 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 2067 256
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1523 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2299 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 982 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1526 199
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 1022 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2342 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[2] 1983 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1059 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_3[3] 2315 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[2] 2236 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 1053 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0_RNIQAST 2144 294
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1530 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2268 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1735 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[1] 2056 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1441 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1063 132
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1339 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1206 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 943 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 986 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 2099 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 1059 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1470 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2358 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array_4 2146 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[3] 1954 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1039 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv[1] 2322 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1189 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0_RNIUDNN[5] 2353 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[5] 1994 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1539 207
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1048 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1533 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2451 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2277 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[2] 2110 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2459 363
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1074 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2376 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2303 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2406 337
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1112 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[5] 1953 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[6] 1966 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a4_0_0 2242 270
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 894 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1081 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_1 2073 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1044 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 1105 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 948 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1194 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1781 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1501 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_8_9_sn_m12_e_0_a3 2215 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1514 226
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1121 91
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1202 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 858 243
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1032 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[4] 2143 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1026 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 909 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9s2 2009 276
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1158 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 974 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1435 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 894 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[21] 2260 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 969 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 963 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1207 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[0] 1998 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 912 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 1910 279
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1108 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_0_a4 2209 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 902 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2353 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1079 109
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[10] 2347 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2381 373
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 1301 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 1003 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 957 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9s2 1946 282
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1233 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9s2 2231 270
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 914 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1088 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1070 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1230 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1520 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN1 2422 328
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1344 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[3] 1957 283
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1342 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1051 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2442 355
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 1273 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1399 229
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 1218 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1180 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1020 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[19] 2413 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 990 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 996 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 894 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1078 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2401 370
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1193 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[6] 2140 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 928 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1203 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1809 226
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1049 88
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 1223 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1204 99
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1346 184
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 1273 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1069 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 898 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[3] 2438 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[7] 1922 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[7] 2185 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[7] 2011 273
set_location Controler_0/ADI_SPI_0/data_counter[2] 1215 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1143 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNI2OK81 2041 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1420 130
set_location Controler_0/gpio_controler_0/Outputs_8[7] 1232 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[7] 2231 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 889 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 1068 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1004 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1248 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1711 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2295 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_3 2033 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1078 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1128 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a2 2060 279
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIN7PT[2] 1479 141
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 1279 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2253 334
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1526 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[3] 2288 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 996 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[0] 1904 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1004 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_3_0_a4 2213 270
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1177 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1048 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[5] 2106 261
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1192 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 992 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 968 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4_1 2070 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[7] 2111 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1017 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1058 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 986 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0_RNI1CME2 2022 267
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1475 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 804 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1006 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 2054 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1477 246
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1056 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1407 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[2] 1914 273
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1131 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 1964 280
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1132 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1153 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1412 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[6] 2136 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 995 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2367 337
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1468 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1070 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_26_0_sqmuxa_0 2032 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 689 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1976 235
set_location Controler_0/Answer_Encoder_0/state_reg[2] 1147 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2434 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 998 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 2134 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 978 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1979 235
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 958 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[13] 2249 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0 2053 279
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1249 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 2032 273
set_location Controler_0/ADI_SPI_1/counter[5] 1323 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1173 76
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1335 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9s2 2010 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1 2191 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[24] 2456 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2452 363
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 941 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 1195 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2316 370
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1187 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2346 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1166 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 1007 61
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 990 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1520 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 939 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 1954 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[0] 2201 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 945 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 1903 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 970 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[3] 2438 361
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1177 100
set_location Controler_0/ADI_SPI_0/state_reg[3] 1197 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2226 309
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1104 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2308 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[4] 1936 267
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1188 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 893 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[2] 2103 280
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1474 240
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_RX_VAL_0 2328 324
set_location Controler_0/gpio_controler_0/Outputs_8[3] 1242 87
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1190 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1071 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_5_1_sqmuxa_0_a2 2228 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[7] 2451 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1414 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2383 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 2158 255
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1140 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1396 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_4 2131 303
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 919 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array_2 2142 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[0] 2010 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[1] 2431 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 932 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1477 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[0] 2225 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNITN23 2437 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv[6] 2371 357
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 896 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 913 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_2[6] 2262 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ 2243 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3 2030 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2305 370
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1486 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[7] 2224 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2419 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2444 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1083 109
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1284 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1067 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg_ns[4] 2304 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 1092 69
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1292 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[6] 2151 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2362 355
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1058 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 1448 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[8] 2135 253
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 1081 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 1179 61
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1204 61
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1014 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 1993 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1088 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1278 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2431 333
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 1281 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[0] 2167 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 972 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 986 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1098 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 925 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1218 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1214 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 1072 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2399 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer[8] 2193 301
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1164 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 994 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1237 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1157 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 907 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 833 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1437 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 970 99
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1183 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0 2231 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1370 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[2] 1979 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 2002 276
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1141 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1184 97
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1195 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0[2] 2226 297
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1805 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 1982 267
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2240 171
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1296 169
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 983 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 2151 276
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 1307 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[1] 1940 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[0] 2048 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[6] 2352 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 897 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 1462 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2303 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 1994 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 1976 276
set_location Controler_0/gpio_controler_0/Outputs[5] 1246 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 900 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 2249 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1110 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1808 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[5] 2279 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[0] 1993 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1810 226
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1479 180
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1278 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[6] 2117 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 883 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 920 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2420 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 913 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 897 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1768 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_106_i_i 2216 279
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 1942 265
set_location Controler_0/Reset_Controler_0/state_reg[5] 1219 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1076 88
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 1300 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 2385 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 2126 262
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1169 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 1001 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2412 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2385 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 855 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1409 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2378 346
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1258 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 943 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1489 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1078 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 970 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1082 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 913 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 979 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2360 355
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1171 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2307 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1585 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1430 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[9] 2133 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[4] 1918 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[28] 2422 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1132 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1250 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 992 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2447 355
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 978 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1081 108
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1186 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[1] 1930 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 976 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT_RNO_0[6] 2111 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[4] 1865 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2245 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 1080 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 971 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 884 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 911 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_46_i 2086 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[6] 1918 279
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1277 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1039 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1225 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12] 1425 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1189 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1111 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[2] 2185 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 2443 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv[6] 2380 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 2226 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[10] 1903 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 1952 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2383 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1531 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 839 75
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 1261 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1177 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 1055 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2322 357
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1249 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2230 300
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 876 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[3] 2114 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[3] 1902 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[23] 2159 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2358 334
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 992 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[3] 1911 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1095 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 2012 277
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1180 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 2269 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a4 2008 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 986 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1009 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1091 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2234 330
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1273 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2305 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1390 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1942 256
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 1224 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 2360 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 988 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1007 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 2149 264
set_location I_1/U0_RGB1 587 95
set_location Controler_0/Command_Decoder_0/counter[10] 1102 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1002 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1062 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 1959 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 893 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 997 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1362 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1485 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1376 229
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1216 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1346 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1075 85
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1199 106
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 1317 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[12] 2321 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 974 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[20] 2308 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1076 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1015 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1485 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0 2187 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 989 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[2] 2082 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1086 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_o3[5] 2081 279
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 941 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 270 117
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 1027 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1074 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1099 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 1044 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[0] 2134 301
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1182 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1138 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 879 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2351 336
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2112 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i_1 2177 300
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1148 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_RNO 2290 363
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 903 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1108 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[5] 1982 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 1102 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[20] 2261 295
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1183 85
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns_a3[3] 2144 291
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1064 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1188 79
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1766 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1127 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[5] 1990 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2455 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[22] 2260 295
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1503 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1086 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4 2043 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1228 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[3] 2207 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1388 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1684 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4 2057 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1048 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 902 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2377 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[4] 2141 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 2123 183
set_location I_1_CLK_GATING_AND2 1766 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1146 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1484 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1442 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2301 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2408 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1147 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1212 102
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 1169 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[5] 2127 264
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1724 256
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 999 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2387 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNIPNHS[3] 2354 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1081 85
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1183 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1276 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1231 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 1916 271
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 1086 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[4] 2141 298
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 1016 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[6] 2014 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[20] 2307 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 1092 79
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 1765 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1390 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1010 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1049 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2290 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2038 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 899 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1052 96
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 1231 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[2] 2131 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1049 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1176 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1279 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 848 75
set_location Communication_0/Communication_Controler_0/state_reg[5] 1226 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[2] 2194 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 872 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1051 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 861 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1050 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[4] 2105 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 853 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 1086 63
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 1028 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1523 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.0.un48_input_k_array_4 2278 297
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 1150 102
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 1189 105
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1267 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1013 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1531 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 898 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Last_ILAS_Seq 2219 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_a4_1 2021 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1406 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1091 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1463 184
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1066 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1230 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[12] 2418 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m6_e_0_a4_0_a3 2239 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[3] 1950 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 889 78
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1288 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[5] 2001 282
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 983 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1078 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1190 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 985 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1539 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 784 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1454 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1096 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 1438 135
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1143 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[30] 2449 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[5] 2276 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 894 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 969 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[31] 2147 303
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg[1] 2139 292
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_2 2431 348
set_location Controler_0/gpio_controler_0/Outputs[0] 1226 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1369 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[12] 2447 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[1] 1919 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1050 124
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 1268 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1202 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 899 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[0] 1973 277
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1145 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[7] 1914 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 951 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 877 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1055 261
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 1177 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 952 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2404 328
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 1174 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 2081 280
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 994 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2371 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1025 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 1895 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 919 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[0] 2447 361
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1183 181
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1269 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.3.un44_input_k_array 2255 294
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1346 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 2374 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[5] 2310 355
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1077 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1207 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12] 1426 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 849 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1463 207
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 756 73
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 1284 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1515 235
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[5] 2330 361
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 1136 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[9] 2134 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2381 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[5] 1890 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 2019 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[21] 2267 295
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1556 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 117 201
set_location Controler_0/ADI_SPI_1/data_counter[20] 1342 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[6] 1978 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 1928 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 355
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2119 117
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1219 106
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 1314 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 939 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2386 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[2] 2440 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[31] 2334 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1013 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_2_0 2198 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0/Chain[0] 2357 322
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1061 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 2139 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1172 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1138 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[5] 2277 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2410 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2383 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 1970 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2348 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 1992 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[2] 2419 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 975 180
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 1276 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[2] 1995 280
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 932 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1220 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[14] 2250 298
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 911 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_1_sqmuxa_1_0_a4 1939 282
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1321 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2332 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 886 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[5] 2239 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2392 330
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 331 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2327 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1219 72
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1174 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1219 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1770 220
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1266 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2081 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[15] 2243 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[4] 2118 277
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 1089 136
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1171 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1110 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 463 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[5] 2273 273
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1220 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1791 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[5] 2243 268
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1196 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 2055 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_0 2254 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 2246 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 916 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2384 360
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1004 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 1053 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1370 229
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1033 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1431 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[2] 1951 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[1] 2214 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1066 136
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1214 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2415 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1531 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 988 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2362 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2241 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1009 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[0] 1882 244
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 1037 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1144 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1909 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2247 363
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 588 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1537 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1085 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1537 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1056 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un44_ilasrawcounter 2296 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 989 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_a4_0 2262 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 945 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 981 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2303 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1991 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[27] 2417 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[4] 1945 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[2] 1971 276
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[11] 2348 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc5 2376 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2433 345
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1094 111
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1257 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[7] 1908 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 904 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[2] 1912 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[4] 2157 277
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 967 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2325 355
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1273 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 1915 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1071 118
set_location Controler_0/Reset_Controler_0/state_reg[4] 1212 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[0] 2140 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1 2438 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2294 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 2189 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 798 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 888 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[3] 2060 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[1] 2448 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1065 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1304 174
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 986 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[2] 1993 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1096 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 1256 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1064 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[7] 1969 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter 2321 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 1023 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_0 2194 273
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1288 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1039 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[6] 2168 273
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1889 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2290 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_5_9_sn_m6_i_o4 2235 270
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1194 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1148 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 953 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 964 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 997 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 2193 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 1884 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1050 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[3] 2011 282
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1183 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[23] 2424 372
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1041 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[1] 1924 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 1906 270
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 978 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m12_0_a2 2043 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1272 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[0] 2168 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2341 337
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 885 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 989 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1006 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1149 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2413 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[24] 2434 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[6] 2123 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1050 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0_a3[3] 2086 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2300 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[5] 2102 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1379 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2444 342
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1211 102
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1192 91
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1249 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 2022 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0 2261 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_2_RNO 2418 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1032 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 2149 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 873 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 977 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2435 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[2] 2172 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1089 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 836 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNIVLK81 2069 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 185 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 1383 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[2] 2023 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1475 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2399 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[6] 2311 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[0] 2272 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1145 115
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1169 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 987 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 969 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1171 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[0] 1976 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2312 331
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1125 82
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1585 184
set_location Controler_0/gpio_controler_0/un3_write_signal_1 1238 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 1022 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1131 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2_0[2] 2174 300
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1094 87
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 1243 87
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1177 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1527 244
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1017 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 1886 271
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 1088 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[3] 1914 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1373 234
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1070 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1135 181
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 1747 366
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1207 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[3] 2183 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.ANB0 2055 288
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 1028 108
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_DELAY 2467 4
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 859 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2427 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1014 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIOJPL1_0 2190 273
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 1751 314
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 1132 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[3] 1966 282
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 1151 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2376 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[2] 2242 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1531 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[4] 2394 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1201 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2457 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 1053 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[21] 2292 330
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1467 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 1036 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1587 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 355
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1331 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2348 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2244 330
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1168 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1211 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 994 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1222 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2413 370
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 1180 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[7] 2139 268
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2434 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1056 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1351 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1965 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 981 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1929 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1011 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[2] 1915 282
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1750 366
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1126 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 968 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 864 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9[1] 2009 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 893 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2082 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[4] 2157 276
set_location Controler_0/gpio_controler_0/Outputs[10] 1239 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1290 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1135 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1261 180
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1139 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1154 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 793 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1532 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2446 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 895 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1253 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[2] 1931 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2302 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1582 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2445 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 2198 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1089 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1413 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 1084 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 1090 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1144 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1589 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 1381 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1080 108
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1261 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1150 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 916 112
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 1171 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0_x2[2] 1827 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1548 238
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 2312 247
set_location Controler_0/gpio_controler_0/Outputs[1] 1215 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1769 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2448 369
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 1016 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[2] 1917 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_0_a2 2031 270
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1510 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1532 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2326 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[2] 2174 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.3.OutputK_41_m[3] 2326 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 918 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 909 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 993 124
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 579 366
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1072 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 1949 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3_1 2202 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[0] 2201 265
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1333 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2408 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_AND2_FINE_LOCK_0 2332 324
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 269 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 923 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_6 2391 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 2164 265
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 979 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 1256 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIVHE61[2] 2374 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0 2071 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9s2 2042 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[3] 2250 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[6] 2024 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1125 88
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1204 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 998 63
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2_0 2227 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1053 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 999 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2382 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[3] 2367 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 1067 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.un1_r_FIFO_DATA_3110_6_0_a3_0_RNIGTNU3 2026 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2344 334
set_location Controler_0/ADI_SPI_1/data_counter[10] 1332 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2411 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_3[4] 2244 295
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 866 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 997 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[5] 2157 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 2004 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2367 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2393 331
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1248 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_2[3] 2189 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 2097 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 878 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2394 349
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1508 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1414 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 859 55
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1092 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1093 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 904 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1531 228
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 1229 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2377 331
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 982 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1513 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[2] 2257 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[2] 1996 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 864 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1780 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1104 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1128 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 875 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 981 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1110 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2386 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1471 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2240 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 1903 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 853 54
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 980 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2451 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 888 82
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 1149 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2438 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 1099 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 2011 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[3] 1940 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 1094 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1346 193
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1186 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2276 369
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1394 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[6] 2365 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.SUM_0_x3[0] 2216 282
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1074 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1773 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2350 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[3] 2095 271
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 1449 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1109 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 884 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2438 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 1107 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 886 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[1] 2248 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2430 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1761 220
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 1781 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a2 2267 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1170 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1347 96
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1182 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1928 237
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1136 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2347 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 981 180
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 896 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[4] 2018 282
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 891 118
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 1306 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a4_0_0 2195 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 1937 276
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1345 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 987 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1016 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2423 343
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1926 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[26] 2416 354
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1081 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1055 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1205 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 920 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNO 2258 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 916 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[5] 1914 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 1059 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1110 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2365 328
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 931 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1151 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 944 90
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 1241 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1046 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 2427 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1089 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1005 96
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1152 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1011 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[6] 2161 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2399 328
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 778 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 984 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 2318 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2251 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1111 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2459 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array 2137 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[2] 2441 328
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1266 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2381 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[5] 2219 261
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 1327 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 986 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1422 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1068 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1772 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 1217 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2396 375
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1439 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2402 370
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1338 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 914 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 1051 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 864 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 785 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1422 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 986 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1135 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2364 376
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 1006 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[4] 1985 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1483 217
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1478 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[5] 2132 264
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1340 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 908 91
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 1151 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_82_i_i 2210 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1093 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 2260 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 2007 274
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 1164 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 1087 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[1] 2359 354
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 910 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 936 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1181 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 843 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2450 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1159 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 1001 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1312 202
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1185 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 1094 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 1965 277
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 793 69
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 1212 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1124 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2235 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1059 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2384 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 843 73
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1209 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1201 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1129 79
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 1267 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[2] 1919 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_a4_0 2209 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1031 115
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 1780 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 1922 280
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1278 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 83 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1087 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2449 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[2] 2258 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2425 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 842 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1547 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1479 217
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1340 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2391 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2391 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/update_dout 2333 330
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1638 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 959 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1470 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 944 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[2] 2206 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[6] 2141 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[0] 2189 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[0] 2442 360
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1020 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[3] 1946 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_DFN2 2384 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNILHPL1_0 2188 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1556 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 917 108
set_location Controler_0/Reset_Controler_0/state_reg[3] 1215 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1433 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1478 228
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1471 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2408 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2341 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1114 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 1045 135
set_location Controler_0/gpio_controler_0/un8_write_signal_1 1229 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 1031 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[17] 2451 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1137 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1207 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[7] 2236 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1420 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 1088 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 982 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 877 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[2] 2246 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1184 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2319 327
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1098 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1386 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 1086 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1106 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1417 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[0] 2367 354
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1176 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[1] 1897 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_1_sqmuxa_0_a4 2217 270
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 1094 84
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 1287 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1170 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[29] 2320 328
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 941 126
set_location Controler_0/ADI_SPI_0/data_counter[1] 1214 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1063 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1468 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 1059 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1543 198
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1199 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1515 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2228 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[6] 2010 267
set_location Controler_0/gpio_controler_0/un23_read_signal 1237 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1084 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[0] 2150 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2440 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 906 99
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 1080 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 1255 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 989 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 935 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1015 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 937 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[0] 2320 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[0] 2027 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[6] 1884 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1831 262
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1260 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1253 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 1102 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1282 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2351 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1026 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 1930 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[27] 2417 355
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1180 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 882 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[6] 2007 276
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1313 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 955 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[11] 2433 337
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1175 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 2026 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1015 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[5] 2020 265
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 1159 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 906 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 876 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1159 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 985 123
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1334 96
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 1779 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1586 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNIV6S01 2265 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1046 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1486 181
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1085 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1097 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1234 166
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 1260 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1435 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1413 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1579 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 947 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 2233 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 1985 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 988 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1236 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1756 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[8] 2126 303
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1555 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[4] 1860 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[3] 2113 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2381 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 1101 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1343 193
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1189 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1755 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1519 238
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1191 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1463 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0 2201 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 830 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1010 124
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 1297 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2385 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1163 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2445 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 1953 273
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 1191 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[0] 2145 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 997 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1056 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_13_1_sqmuxa_1_0_a2 2022 264
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1179 87
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1290 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[4] 1965 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1536 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1582 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[27] 2284 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_1 2131 300
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1171 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 939 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 1061 127
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1292 168
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1200 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1220 105
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1482 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2414 370
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 989 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0 2068 276
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 907 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[15] 2138 307
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_12_9_sn_m12_e_0_a3 2038 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 1090 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2357 334
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1231 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1815 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1783 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 910 91
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1144 96
set_location Controler_0/ADI_SPI_0/data_counter[6] 1219 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1457 217
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1131 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 899 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2424 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 978 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1062 106
set_location Controler_0/ADI_SPI_0/counter_3[4] 1168 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1506 228
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 1166 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1477 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1015 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1096 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[4] 1949 276
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 1228 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 925 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2035 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set 2338 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[23] 2267 337
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1538 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 841 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 2266 271
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1109 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_1 2036 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1509 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[1] 1933 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2329 330
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1194 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1140 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1170 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_2_2_sqmuxa 2294 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_2_9_sn_m12_3_i_a3 2187 273
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1224 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2220 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2340 322
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 961 111
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1339 184
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1152 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[0] 2127 276
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 1236 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1664 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_27_1_sqmuxa_1_0_a4 2212 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0 2247 273
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 908 99
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1 1750 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1215 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[1] 2039 256
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1206 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[2] 2288 270
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1107 81
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1349 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1685 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 1992 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 2200 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2245 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[12] 2146 306
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 1088 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1035 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1910 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1412 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1075 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 985 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[0] 2135 301
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 1147 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[4] 2262 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1077 84
set_location I_2 1164 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.0.un32_input_k_array_4 2126 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2390 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 856 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2297 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 861 90
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1136 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1782 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_108_i_i 2042 279
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1920 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1209 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1020 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1084 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1924 237
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1248 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[6] 1912 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[16] 2335 333
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1135 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[24] 2235 331
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1229 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[6] 2090 264
set_location Controler_0/gpio_controler_0/Outputs[2] 1216 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2272 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 926 105
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 1298 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1074 87
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1296 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1295 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 893 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 1191 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/re_set_RNO 2363 327
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 782 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 1075 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[7] 1962 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1141 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1459 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 1037 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[0] 2065 289
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1992 238
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1317 175
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 894 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNI2OE21[1] 2358 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[1] 2202 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 2072 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1527 217
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 911 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1006 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1754 150
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 915 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 974 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 1046 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1586 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[7] 1900 273
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1488 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1190 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[6] 2007 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1532 223
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 978 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1007 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 891 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 860 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 1057 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1484 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1405 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[3] 2021 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1559 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[1] 1971 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2314 324
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[15] 1395 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 1061 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1549 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1237 214
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 898 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 948 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[2] 2249 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2279 342
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1466 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_3_4 2058 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1150 78
set_location Controler_0/gpio_controler_0/Outputs_8[15] 1230 87
set_location Controler_0/gpio_controler_0/Outputs[6] 1234 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 2190 261
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 1231 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 970 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1436 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 1101 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1372 234
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1110 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[1] 1870 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1116 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1264 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1034 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 912 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1022 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_1[7] 2369 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1308 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2350 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2291 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 1999 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[6] 2107 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_5_1_sqmuxa_0_a2 2055 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 941 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1205 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1069 114
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1292 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[2] 1667 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 885 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_14_1_sqmuxa_0_a2 2156 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 2121 276
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 1260 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1086 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[4] 2139 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2315 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 1247 90
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1243 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[7] 1969 273
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1326 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1593 208
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1283 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[3] 2358 354
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1349 91
set_location Communication_0/Communication_Controler_0/state_reg[0] 1234 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 888 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1057 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2415 337
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1224 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[27] 2285 325
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1153 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1471 211
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1338 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[9] 2431 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7_1 2399 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2418 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1005 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 1071 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[8] 2354 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 1055 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1769 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1054 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2260 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[2] 2012 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_26_i_0_1 2056 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9s2 2224 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 901 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[0] 2256 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1059 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[0] 1925 273
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1227 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 973 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 1074 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1012 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1018 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 956 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1083 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[31] 2459 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 1101 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1681 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m1[7] 1911 279
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[3] 2328 361
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1704 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[6] 1892 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1060 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 942 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1168 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[0] 1890 256
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 813 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[3] 2119 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1031 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2389 328
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 1254 87
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 975 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 1081 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[6] 1997 276
set_location Controler_0/Command_Decoder_0/counter[11] 1103 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1149 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1143 115
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1234 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2362 354
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1224 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1087 114
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1256 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1141 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1000 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv[0] 2296 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1546 243
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 966 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2382 346
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1313 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2406 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[9] 2301 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2412 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[9] 2280 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 1045 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[3] 2198 262
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1130 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 794 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[2] 1986 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_3[2] 2009 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2419 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc2 2414 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1028 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[6] 2107 264
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1089 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1072 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1156 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2438 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 2280 270
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1041 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2343 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[4] 2125 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 845 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2377 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2296 328
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1064 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1154 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_0 2017 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1362 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1233 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1117 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2330 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1557 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1535 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI7SKH[1] 2352 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 2421 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[23] 2256 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1007 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2399 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 1452 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1120 85
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 833 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 2197 262
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1065 136
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1240 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1542 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNI805 2348 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[1] 2264 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1120 90
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1261 168
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1235 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1071 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 969 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 870 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 2190 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1220 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1077 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2369 328
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1201 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 956 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1146 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIAH0R[0] 2395 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[2] 2248 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[1] 2274 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2425 364
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1330 103
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1194 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1466 213
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 965 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2352 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[11] 2063 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1826 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[2] 2365 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 1835 277
set_location Controler_0/gpio_controler_0/Outputs[8] 1236 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[0] 2243 261
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1200 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[3] 1923 282
set_location I_2_CLK_GATING_AND2 303 3
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1063 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[5] 2093 264
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 913 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1471 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i 1432 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2393 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1040 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1486 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[3] 2089 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[1] 1966 264
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1185 174
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1183 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1373 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[4] 2137 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2378 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1734 217
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 1081 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9s2 1940 273
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1280 15
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1140 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1072 109
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 1085 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 856 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1149 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0[4] 2085 288
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 907 118
set_location Controler_0/ADI_SPI_1/data_counter[24] 1346 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2384 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 863 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 1096 70
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 1229 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 1069 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2357 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[2] 2010 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[3] 2086 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 1964 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 937 103
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1225 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty 2329 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 911 91
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1153 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1045 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 914 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1696 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[3] 2156 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 905 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 1100 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 1989 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1001 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1230 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 877 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1006 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[0] 2075 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_a2_0 2032 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1449 142
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 1302 88
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1224 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4 2210 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1778 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1082 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1521 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2051 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2313 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_4 2409 351
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1348 207
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 963 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2312 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9_m0[6] 1916 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[1] 2306 355
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1396 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 870 54
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 834 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[8] 2448 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2320 331
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1422 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2040 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 2060 217
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1297 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1003 124
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1288 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[4] 2311 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1369 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[2] 2108 270
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 1272 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[18] 2273 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[4] 2243 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 991 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 2018 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2364 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2384 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[6] 2242 264
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 1272 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1104 84
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1307 168
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 882 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1344 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyilto6_0_a2 2388 375
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 985 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[0] 1898 270
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1165 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1059 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1101 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1912 238
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1651 223
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1264 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 923 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[5] 1941 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[6] 2159 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 968 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2299 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[1] 1889 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[1] 2104 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 971 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 829 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 1062 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[3] 2246 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2316 328
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 797 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[3] 2244 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/REN_d1_RNIO3EQ 2240 369
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 1049 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1027 118
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 1238 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 842 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1300 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2282 348
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 1775 210
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1111 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2382 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 938 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2288 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[1] 2041 288
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1384 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[25] 2412 358
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1178 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[7] 1942 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2317 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[0] 2179 276
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 1342 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2366 352
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1049 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2437 361
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 961 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2447 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1372 201
set_location Controler_0/ADI_SPI_0/sdio_cl 1194 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 999 63
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1186 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1388 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2405 355
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 980 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1581 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[0] 2019 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2350 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1077 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 970 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[1] 1953 267
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1489 181
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1208 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1284 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[0] 2023 274
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1204 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1043 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1073 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1483 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1108 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1145 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1009 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[3] 1966 283
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 853 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1317 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1089 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1542 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 1974 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_Empty_Signal_GEN.3.un26_read_data_empty_signallto6_i_a3 2084 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[2] 2000 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2395 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1544 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[7] 1993 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[0] 2062 288
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1156 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1180 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1193 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1350 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2434 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 2353 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1533 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2363 322
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1219 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1118 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 920 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 1898 280
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1298 168
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1128 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4_0 2243 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[6] 2136 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2001 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1347 235
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1830 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2380 349
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1970 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[2] 2236 264
set_location Controler_0/Answer_Encoder_0/state_reg[3] 1151 97
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1285 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1461 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[27] 2457 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 872 72
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1195 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 981 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1109 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[2] 2203 264
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1211 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[21] 2233 337
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1341 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[6] 2255 298
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1048 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2446 346
set_location Controler_0/gpio_controler_0/un11_read_signal_0 1217 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1219 184
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 1774 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 1074 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2360 343
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1249 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[4] 2286 346
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[8] 2157 292
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 1260 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_7_9_sn_m12_0_a2 2263 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1039 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2319 316
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 882 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 974 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 1916 276
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1338 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1052 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 1173 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1155 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 1461 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[29] 2124 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0 2197 273
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1160 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1079 78
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1346 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1290 180
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1052 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1033 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1450 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.N_96_i_i 2067 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 763 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[0] 2376 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2430 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a4 2060 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1478 211
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 1185 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 860 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2318 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 2103 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1578 253
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1446 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1521 234
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 892 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2356 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2 2200 279
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 909 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[7] 2244 298
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 989 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1490 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 1101 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2428 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 879 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1863 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 979 87
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1311 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[22] 2427 337
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 1009 79
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1333 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 2085 268
set_location Controler_0/ADI_SPI_1/data_counter[27] 1349 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 2051 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2418 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[1] 2200 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 999 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1541 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2421 373
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1168 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1157 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1292 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1409 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1260 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2419 370
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1233 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 979 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1098 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1051 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1142 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_0_1 2066 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[6] 2109 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1483 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 2261 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 963 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1765 261
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1294 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 938 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2407 337
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1006 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1288 103
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1291 180
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1182 102
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1356 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1364 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1256 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[2] 2106 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2422 364
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 925 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1402 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[2] 1999 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 916 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1152 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 1873 273
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1755 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1799 226
set_location Controler_0/ADI_SPI_1/data_counter[26] 1348 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1153 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[14] 2138 306
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1062 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1705 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 1903 279
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1280 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[4] 1901 279
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 878 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2457 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1482 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_a4_1 2266 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1407 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2359 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1032 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1765 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2393 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 907 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1289 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1138 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 763 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint 1747 367
set_location Controler_0/ADI_SPI_0/counter[8] 1172 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1099 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 1103 73
set_location Controler_0/gpio_controler_0/Outputs_8[10] 1239 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[2] 2151 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1765 220
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1107 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2391 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2398 331
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1487 175
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 930 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1540 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2427 357
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1351 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 956 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1413 130
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 1286 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1662 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[3] 2282 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_RNIV09H_0 2036 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2437 337
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1238 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 972 117
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1172 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_valid_RNIRR6U 2392 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[5] 2147 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1443 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2458 372
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 995 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 2445 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a2 2210 264
set_location Controler_0/ADI_SPI_1/data_counter[14] 1336 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[7] 1981 264
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 1218 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1050 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1327 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1275 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[9] 2243 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 933 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 929 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[1] 2257 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 2186 256
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 1183 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[2] 2186 264
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 1073 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1119 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1376 228
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1131 100
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1297 169
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 1265 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1536 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1097 115
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[5] 2282 352
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 1456 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 1088 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 974 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_4 2149 303
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1144 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2366 363
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 888 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1126 124
set_location Controler_0/Answer_Encoder_0/periph_data[10] 1165 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2392 328
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 1294 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1177 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 1088 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 841 102
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1236 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2369 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 872 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 856 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[6] 1965 280
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 1235 88
set_location Controler_0/gpio_controler_0/Outputs[3] 1242 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1329 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un37_ilasrawcounter_5 2320 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1166 112
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1902 256
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1297 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 1110 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1333 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1131 84
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1197 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1112 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[2] 1995 264
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 966 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 1066 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1063 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[7] 2123 274
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 1226 78
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1196 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1133 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1132 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 1983 267
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 1296 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1130 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[2] 1961 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 1947 271
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1343 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[2] 2182 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2360 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2252 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1047 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[6] 2026 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1469 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[6] 2142 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_valid 2245 337
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1354 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 901 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[7] 1905 279
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 1165 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[17] 2265 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a2 2209 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2408 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[3] 2008 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[1] 2217 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1071 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 982 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2067 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array 2145 306
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1141 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[24] 2253 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 2399 336
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1161 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[7] 1963 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2441 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2409 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 806 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1781 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 2006 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 977 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[1] 1977 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1118 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1109 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array_2 2143 306
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 1087 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[3] 2114 273
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1269 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[7] 1997 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[4] 2136 264
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 1277 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[2] 2196 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[5] 2095 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2389 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un6_read_enable_0_1.SUM_0[4] 2061 255
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 1029 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[3] 2421 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 951 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2313 373
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 978 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2244 333
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1089 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[2] 2263 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0_x2[2] 2069 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1401 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1171 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1075 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[1] 1863 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 892 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1177 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[1] 2218 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1092 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1978 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1582 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[28] 2386 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 862 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[4] 1949 277
set_location Controler_0/ADI_SPI_0/data_counter[30] 1243 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[3] 2250 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2370 373
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 952 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1083 43
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 962 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2375 345
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1401 139
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2452 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 1080 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[7] 1988 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[1] 2143 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 2210 267
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1336 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2262 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 973 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_5 2327 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2437 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[3] 2180 300
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1042 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[3] 1994 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[1] 2449 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[3] 2140 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2365 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 945 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[1] 2008 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1576 253
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1511 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[22] 2431 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2424 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 2139 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1099 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2442 337
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1820 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1779 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 932 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1548 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[4] 2128 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[0] 2056 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1114 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1204 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[3] 2093 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 937 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2280 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[5] 2132 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1046 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2359 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 884 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 1416 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 887 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 1096 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[3] 2246 331
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 1030 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 1070 126
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1204 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 880 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 942 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[5] 1917 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1076 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 938 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 909 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1161 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2445 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 900 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1156 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[1] 1938 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[4] 2112 255
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 1309 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[0] 2177 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2380 337
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1130 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1018 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_26_1_sqmuxa_2_0_a4 2208 264
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1254 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_4_9_sn_m6_4 2041 276
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1238 181
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1261 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1118 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 973 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[2] 1910 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[0] 2285 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[2] 2202 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1202 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1147 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1211 90
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 1303 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1408 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[0] 2284 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 949 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2420 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[5] 2242 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 760 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0_0 2221 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2365 324
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1214 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1007 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[20] 2225 331
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1512 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2330 325
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1164 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[6] 2273 267
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1387 69
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[7] 2332 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2406 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1521 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2420 342
set_location Controler_0/ADI_SPI_1/data_counter[17] 1339 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 768 69
set_location Communication_0/UART_Protocol_1/INV_0 883 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[2] 2005 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 2418 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1021 85
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 1220 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1113 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1136 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2391 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[2] 2416 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2247 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2450 351
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1812 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[1] 1948 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1375 247
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1379 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[3] 2254 331
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1685 118
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1200 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[7] 2120 264
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 989 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1052 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1464 213
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 1263 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[4] 2004 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_0[1] 1935 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 881 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1071 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 1062 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1883 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 1939 280
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1153 82
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1269 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1960 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 1923 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 966 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1154 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1130 103
set_location Controler_0/ADI_SPI_0/counter_3[0] 1167 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2386 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1051 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1052 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 1179 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 932 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 973 126
set_location Controler_0/ADI_SPI_1/data_counter[16] 1338 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1294 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2444 355
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1101 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 912 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1404 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1106 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_2[4] 2228 261
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1078 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1089 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1814 261
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1108 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[1] 1925 280
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 887 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1164 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 969 91
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 1236 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 2122 273
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 1271 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[5] 2105 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2399 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[5] 2131 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2043 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 852 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_1 2029 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter_RNIVR1L1 2378 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2254 334
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 1335 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1014 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1701 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1703 228
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1196 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 919 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[2] 1914 280
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 738 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2458 370
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1203 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4_RNIOJPL1 2186 273
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1007 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/REN_d1_RNIKP701 2441 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1392 244
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1549 219
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1286 166
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 1077 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1447 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1766 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 991 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[4] 1958 279
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1179 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 1094 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1477 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2323 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_14_1_sqmuxa_0_a2 2024 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_a4_0 2032 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[1] 1863 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[25] 2128 304
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 971 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1107 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1144 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[5] 1895 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2322 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2405 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[3] 2269 295
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 956 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 992 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1138 105
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 1264 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1210 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1474 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 2286 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1069 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1008 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 1960 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0 2182 267
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1088 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[2] 2306 330
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 782 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1025 115
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1153 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[0] 2021 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/DataWrite_RNO[0] 2226 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 1972 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[5] 1928 256
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1134 90
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1907 36
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2348 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2406 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[6] 2262 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[7] 1956 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 864 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2247 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 985 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[5] 1994 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3_0 2027 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2364 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1127 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2390 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[4] 2142 256
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1355 235
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1099 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1440 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1194 79
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1224 181
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1340 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 1459 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 2017 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_0 2067 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[6] 2121 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 970 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[6] 1885 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1 2041 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.0.OutputK_23_m[0] 2309 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1022 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 899 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 983 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 1985 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2324 328
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1372 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2379 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 2151 277
set_location Controler_0/gpio_controler_0/un44_write_signal_0 1236 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2330 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 1070 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 881 103
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 1173 90
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1196 85
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1342 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 944 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 1089 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[1] 2154 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2246 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 898 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[27] 2455 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2312 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2333 325
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 850 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1044 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[7] 2368 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1024 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI1H851[1] 2426 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2413 363
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1355 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1526 228
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 1074 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1070 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1046 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1645 222
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1260 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1070 112
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 1152 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2299 328
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 1278 105
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[5] 2306 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2294 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r 2424 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_5 2353 354
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 2100 250
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1047 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1051 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1113 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_a2[1] 2182 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 2002 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2343 343
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1271 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1514 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9s2 2025 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 2248 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 1074 109
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1256 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[23] 2396 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1406 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1028 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_2[1] 2061 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_2 2174 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1112 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1095 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1422 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[4] 2439 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[0] 2208 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_1_0_iv_0[6] 2377 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[28] 2132 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[7] 2139 267
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 1160 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 895 106
set_location Controler_0/ADI_SPI_1/data_counter[4] 1326 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 949 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1452 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[5] 2205 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 2231 267
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1197 97
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1177 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2334 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2413 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_2_i_0 2036 270
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 1328 102
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1152 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0_RNIAIHG[5] 2318 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1138 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1394 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 1020 61
set_location Controler_0/ADI_SPI_0/assert_data 1189 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[2] 2130 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 906 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1292 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2296 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2361 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1068 63
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 1244 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1177 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[4] 1894 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1075 108
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1269 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 2321 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[5] 2204 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1182 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1071 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_4 2256 297
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1288 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1258 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[2] 2286 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 919 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1587 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_1 2042 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1100 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[0] 2305 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2384 375
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1464 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[7] 2275 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 990 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 840 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1100 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1380 135
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_1[3] 2340 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 942 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 875 55
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 937 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 879 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1046 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1042 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[6] 1954 271
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1257 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 1047 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 991 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[6] 2004 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 2102 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[0] 2014 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[17] 2455 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[7] 2112 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 839 76
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1177 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 877 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1200 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[5] 1992 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2369 370
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1142 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1370 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[4] 2247 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1519 237
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1349 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_15_i_a4_1 2245 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 882 109
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1287 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2341 364
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1143 106
set_location Communication_0/Communication_Controler_0/state_reg[1] 1227 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 1233 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1056 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[5] 2001 268
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1001 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ 2029 270
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1361 202
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 769 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[2] 2185 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1583 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1896 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2350 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 981 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 1073 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2400 364
set_location Controler_0/Command_Decoder_0/state_reg[0] 1143 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 980 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[7] 2146 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1021 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1011 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 1070 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1066 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m6_e_0_a4_0_a3 2241 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[15] 2451 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2353 352
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 1236 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1441 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1476 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 2293 351
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 1234 91
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 1023 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 957 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1366 238
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1227 190
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1057 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1140 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[0] 2442 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[2] 2444 334
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1316 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1004 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1794 252
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 970 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 972 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1111 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1081 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 1182 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[18] 2419 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2380 364
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_RNO[4] 2282 300
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1044 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1532 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 2071 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[4] 2142 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1463 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0 2025 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2454 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[0] 2436 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_7_i_a4_0_0 2055 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1132 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 2044 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2393 345
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1399 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2374 346
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 912 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[5] 2141 301
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 1297 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[1] 2152 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[26] 2416 355
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1729 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 860 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 849 109
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1200 175
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 889 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[4] 2226 264
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1190 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/re_set 2259 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1190 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_RNO[7] 2325 348
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1251 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 897 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 956 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[8] 2429 361
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 1270 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1043 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_A[3] 2255 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2404 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1067 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[29] 2426 336
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 1244 99
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1124 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 891 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2379 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[18] 2417 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1070 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 971 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1113 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1914 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputK_iv[2] 2297 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1112 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1190 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1069 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1038 115
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1361 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[9] 2416 358
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1 1437 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1081 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 1099 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1092 111
set_location Controler_0/ADI_SPI_1/state_reg[4] 1347 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 928 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0 2222 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[0] 2009 268
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1548 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[9] 2240 334
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1474 153
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 896 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1555 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[1] 2160 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[3] 2257 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1400 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2426 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[0] 1927 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[0] 2252 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0_0 2029 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[3] 2185 264
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1322 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1434 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[3] 1926 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[24] 2242 331
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1408 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2340 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1049 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 970 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 786 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1056 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 977 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2382 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1531 216
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1325 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1181 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 885 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 876 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2377 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_94_i_i 2217 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2237 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1076 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1210 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[0] 2255 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 1069 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1468 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[3] 2105 271
set_location Data_Block_0/DataSource_Transcievers_0/AND3_0 1585 183
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1063 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[2] 2212 279
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1365 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1582 253
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1159 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 920 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 951 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1314 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/IlasRawCounter_2_0_sqmuxa 2284 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[5] 1912 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2415 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1070 124
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1332 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1274 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[7] 2321 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[6] 2148 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAR8F1 2330 327
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 1867 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 1071 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1 2020 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[11] 1970 265
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1261 172
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[10] 2412 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2286 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 910 111
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 1154 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[0] 2100 264
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 893 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2453 370
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 1240 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 907 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 1917 274
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 2238 235
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1279 168
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 992 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2377 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2324 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[9] 2290 343
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1249 84
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 1107 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1131 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 2287 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 989 106
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 1188 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1057 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 991 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1482 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[1] 1829 277
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 842 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1129 181
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1231 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1682 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[28] 2305 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1101 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 1058 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1249 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a2 2252 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[4] 2052 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un59_ilasrawcounter 2365 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[5] 2153 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[3] 2205 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1069 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 887 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1417 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1301 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1093 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1469 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 886 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1065 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1001 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1412 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 871 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[3] 1946 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv_RNO[7] 2318 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2344 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[2] 2109 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2234 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2361 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1913 238
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 948 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 2006 264
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 995 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a2 2222 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[5] 2286 343
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 1200 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2365 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1480 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 2161 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1031 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[2] 2005 280
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 1228 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r 2387 373
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1137 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 2199 261
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 1270 87
set_location Controler_0/ADI_SPI_1/data_counter[23] 1345 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1407 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 855 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un6_read_enable_0_1.N_96_i_i 1832 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1966 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 1045 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1000 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2378 327
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1240 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1250 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1033 112
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1272 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2435 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 913 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 931 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 1103 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[22] 2301 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[2] 1999 280
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1200 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 844 79
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1244 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2371 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2449 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 943 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1137 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[1] 1900 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1056 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2351 373
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 985 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1191 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1430 145
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1185 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2075 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1081 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[5] 2294 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2389 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[4] 2128 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2435 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[3] 2007 283
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 1205 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 1994 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv[7] 2292 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1069 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1269 180
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1274 169
set_location ARBITER_INST/APB_LINK_INST_0/U0 2467 308
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[3] 2122 277
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1278 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1400 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 1071 42
set_location Controler_0/Command_Decoder_0/counter[7] 1099 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 889 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[1] 2159 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 905 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1135 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 858 111
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1309 219
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 906 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1124 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 2350 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 1085 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_1_i_o3[1] 2215 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 1932 282
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1012 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[4] 2015 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[2] 1930 267
set_location Controler_0/Command_Decoder_0/cmd_status_err 1146 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 984 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2393 337
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1062 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 999 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0_RNO 2030 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 2023 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 943 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[3] 2448 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_2 2270 297
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1073 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 1068 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1991 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[4] 1916 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2385 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1544 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 983 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1053 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[22] 2259 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 2117 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2345 373
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 892 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_18_9_sn_m12_0_a2 2185 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 953 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1169 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1255 174
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 1282 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 590 96
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 910 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2431 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/rstn 2453 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2400 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1223 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[9] 2412 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2357 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2423 376
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[11] 2312 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[0] 2182 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 846 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0_RNI8PTV2 2031 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[5] 2003 267
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1355 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[0] 2158 261
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 686 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2352 345
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1337 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[5] 2151 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 2001 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2302 363
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1004 82
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1221 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 865 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1482 238
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 112 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1371 234
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1190 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[22] 2302 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2238 333
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 1060 90
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1154 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1326 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[2] 2011 280
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1189 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1772 219
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 987 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1274 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[3] 1995 283
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1002 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1370 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 1382 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_21_1_sqmuxa_2_1_a2 2046 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2279 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2291 369
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1199 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_0 2235 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 2147 264
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 963 85
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1134 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 852 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1469 216
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 1024 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1035 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1395 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIK9MH1[4] 2436 372
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1226 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1408 127
set_location Controler_0/Answer_Encoder_0/periph_data[0] 1140 102
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1220 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_a4_1_1 2050 282
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[2] 1901 256
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1297 174
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1304 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 989 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1191 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2418 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI42T01[4] 2372 348
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 992 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 951 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2363 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2380 376
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1186 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 902 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[7] 2097 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[5] 1881 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 1066 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1085 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[5] 1916 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[3] 2252 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[5] 1911 270
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 1778 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[1] 2262 298
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1300 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1044 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[3] 2055 256
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1187 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1078 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m18_e_0_a3_0 2225 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2381 361
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 1044 42
set_location Controler_0/gpio_controler_0/un40_write_signal_0 1227 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1322 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[2] 2195 255
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1248 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1289 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1016 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1469 240
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 1085 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 996 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 878 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[26] 2413 358
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[5] 2015 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1032 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 1414 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2413 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1094 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 1096 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 872 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1259 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_18_i_0 2039 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 868 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1520 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1005 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1213 184
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 1114 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter 2334 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1880 244
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 969 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1308 220
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 928 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1031 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 993 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2383 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2455 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.un1_rptr_fwft_cmb 2423 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[6] 1909 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 972 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty_RNIBO651 2259 363
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1110 88
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 1304 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2427 376
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1060 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[14] 2391 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1129 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 856 105
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 1152 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[7] 2182 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[4] 2141 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[6] 2013 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1530 244
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 1083 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 1947 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[5] 2089 264
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1148 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1038 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2362 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 2386 345
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1759 220
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 981 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[3] 2095 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2380 372
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 877 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2401 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1403 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1190 96
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1162 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 900 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[0] 1927 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1100 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1094 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1939 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_5 2281 348
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 979 126
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1258 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[29] 2452 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1129 100
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 1257 102
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1245 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2426 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[0] 2204 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 885 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1429 145
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2440 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_30_9_sn_m12_e_0_a3 2207 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 2148 255
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1153 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 845 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1056 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[6] 2207 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNISE0P[2] 2315 348
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1063 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/REN_d1_RNIKF421 2263 336
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1248 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 261 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1985 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 1079 64
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 1174 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[2] 2067 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[7] 1928 264
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 1292 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2355 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[1] 2436 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[1] 2144 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 972 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 879 103
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1224 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 2174 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1098 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2297 361
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 883 114
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1878 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[7] 2093 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[0] 2164 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 835 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1179 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3_RNO[1] 2080 279
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 1167 73
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 1167 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[1] 1929 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[26] 2145 303
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[0] 2021 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 867 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[19] 2385 361
set_location Controler_0/Reset_Controler_0/state_reg[0] 1222 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1198 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 936 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 849 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 880 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1010 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 937 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1549 174
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 1227 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 942 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 877 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 2150 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1008 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2046 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 973 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 127
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 576 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1262 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 961 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 2317 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1118 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2407 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 899 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 969 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 895 85
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 1268 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1465 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array_4 2142 306
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1180 109
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1351 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[3] 2421 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2342 328
set_location Controler_0/ADI_SPI_1/data_counter[13] 1335 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 1074 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 2305 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[3] 2121 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[3] 2114 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 844 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1369 234
set_location Controler_0/ADI_SPI_1/data_counter[9] 1331 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2425 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2377 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[14] 2391 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2442 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2329 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1020 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 798 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[0] 2281 343
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1527 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[4] 2189 277
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1261 97
set_location Controler_0/Command_Decoder_0/state_reg[5] 1155 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[1] 2002 265
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1063 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1505 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[3] 2012 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0 2220 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 930 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1584 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2322 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1147 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[0] 2159 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2388 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[6] 2145 300
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1073 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1303 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1091 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[0] 1899 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 989 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1469 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1116 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1107 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2323 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2362 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1757 220
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 1166 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[3] 2136 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 906 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[3] 1970 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 977 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2418 333
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 961 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 905 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[0] 1888 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[28] 2247 295
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 1219 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1033 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1104 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[2] 2175 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1438 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1049 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1205 79
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1250 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM[0] 2192 279
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 1057 42
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1037 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1045 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 972 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1386 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence[4] 2309 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[3] 1988 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1348 208
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1293 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1023 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1044 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1352 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[0] 2245 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[6] 2142 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1774 217
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1195 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1054 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1276 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 1943 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 906 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1131 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 1197 61
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1202 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 916 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 1080 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1085 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 950 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1024 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1064 91
set_location Controler_0/gpio_controler_0/Outputs_8[2] 1216 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 2086 253
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 997 82
set_location Controler_0/ADI_SPI_1/data_counter[3] 1325 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2438 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[7] 1894 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[6] 2152 274
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 1232 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 1306 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[0] 2219 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1106 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[2] 2131 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1120 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1481 217
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1336 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un14_ilasrawcounter 2377 357
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1384 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1505 222
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_1_1_sqmuxa_0_a2 2247 270
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1286 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 937 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[1] 1939 267
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 1262 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 2368 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[10] 2423 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[3] 2140 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1458 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 858 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[2] 2253 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[6] 2099 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[2] 1908 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[1] 1932 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2375 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[6] 2152 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[6] 2246 261
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 1281 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1126 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1349 235
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1257 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.r_FIFO_DATA_29_1_sqmuxa_3_a4_0_o3_0 2215 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1545 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[8] 2433 369
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[1] 1870 265
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1095 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[4] 2010 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[2] 2173 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[18] 2437 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2404 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_0_a2 2054 279
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1180 99
set_location Controler_0/gpio_controler_0/Outputs_8[9] 1227 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 871 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1183 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1142 81
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1208 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1466 214
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1002 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 982 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[5] 1997 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[2] 1999 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[0] 2186 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 925 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 979 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[7] 2414 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1089 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 936 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1141 76
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 931 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 2355 363
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1066 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1254 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1285 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1047 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1754 255
set_location Controler_0/ADI_SPI_1/data_counter[7] 1329 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1191 102
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 1237 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[1] 2139 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2386 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 952 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 985 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/emptyi_fwftlto6_4 2339 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m0[4] 1895 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[2] 2153 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 1087 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1079 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 1180 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1433 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 1019 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1089 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1958 237
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1349 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2459 369
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 1092 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1577 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1059 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_9_1_sqmuxa_0_a4 2004 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1511 229
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1118 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[3] 2020 280
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 988 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1062 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un60_ilas_enablelto10 2377 351
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 890 85
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 1029 105
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1287 175
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 1149 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[18] 2437 343
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1267 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1228 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[1] 1935 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[7] 2098 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[1] 2116 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[4] 2138 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_3_RNO 2424 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[6] 2267 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 874 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1375 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23[3] 1989 277
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 879 112
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1249 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2302 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1044 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1105 85
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1085 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2439 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[3] 2176 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[0] 2007 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m0[0] 2125 276
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1087 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1008 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[0] 2317 346
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1337 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1027 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1155 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[0] 2051 280
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1179 99
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 1306 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 977 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter_6 2280 348
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 882 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 1099 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1164 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1080 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[0] 2244 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2343 321
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 1291 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 987 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 989 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 1100 70
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 1293 91
set_location Controler_0/ADI_SPI_1/counter_3[4] 1327 105
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1273 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1313 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 954 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1434 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[2] 2192 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1730 216
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1194 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[14] 2414 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1585 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1106 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 1174 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2319 331
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1206 90
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1294 103
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 1238 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m0s2 2030 273
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 994 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2319 315
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1086 100
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1288 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_K[1] 2144 307
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 934 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1280 166
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 874 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1178 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2420 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2402 355
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 1079 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2332 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[1] 1905 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1433 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 1068 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 974 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[4] 1945 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 1059 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 883 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 941 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 1119 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1055 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1832 262
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 1083 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1152 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2032 217
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 1093 75
set_location Controler_0/ADI_SPI_1/sclk_4 1345 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1221 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1082 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1030 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 970 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 847 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1181 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 941 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1130 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[4] 2368 352
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 959 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[4] 2013 282
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1239 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[6] 1919 282
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1210 105
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1190 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 2023 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[4] 2244 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/RD_Enable_Vector_Encoded_0 2083 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[4] 2156 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[6] 2274 271
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 997 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1141 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[6] 2024 274
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 801 210
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1275 79
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 1238 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1133 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9[1] 1903 267
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 1318 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 896 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2454 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2337 324
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1243 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 1436 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[5] 2092 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1068 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[7] 2138 267
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 890 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1588 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[4] 2285 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1222 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 869 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[29] 2457 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1580 244
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 970 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 912 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[6] 2272 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[4] 2107 273
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1348 193
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 969 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[3] 2027 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[6] 2140 276
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 974 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 965 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2367 324
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1058 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 890 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2069 217
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 1217 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1143 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2073 15
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2233 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1048 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 2013 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_1[7] 1992 283
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1330 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2335 334
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1767 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_a3_4[3] 2313 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 969 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 955 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[4] 2149 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[7] 2003 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 2430 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1090 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1687 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 873 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1102 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 966 126
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1229 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[30] 2331 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1231 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[7] 1922 268
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1231 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_orcomparatordata_a_i_1_a2_0 2145 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[23] 2295 331
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1149 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1439 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_2[7] 2005 271
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 1105 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 984 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1055 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 984 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[2] 2412 372
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1179 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[4] 1965 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1195 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2377 348
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1265 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[13] 2136 306
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 1412 138
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1157 108
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 1273 102
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1216 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 870 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[19] 2455 346
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1199 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_3_4 2215 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9s2 2243 270
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1158 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[0] 2183 273
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 1100 81
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 1129 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1683 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[1] 1939 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2323 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[3] 2144 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 1056 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1026 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 1078 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un52_ilasrawcounter 2285 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2357 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[27] 2281 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[0] 1890 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[4] 2244 261
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1455 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2253 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 904 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock_RNO 2452 351
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1235 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1033 133
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1254 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1437 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 924 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2458 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[5] 2151 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 951 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2283 345
set_location Controler_0/ADI_SPI_1/state_reg[3] 1330 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1108 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[2] 2191 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 869 55
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 920 115
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1470 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[6] 2107 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3_0 2203 276
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1251 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1081 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2449 316
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 1273 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1208 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 892 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1039 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_1[3] 2264 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_25_i_a4_1 2222 276
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 1288 91
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 1175 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1029 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1695 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[2] 2420 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 854 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0/Chain[1] 2225 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[5] 1922 276
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1224 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1506 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[10] 2414 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1454 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 792 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[7] 2240 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2366 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 892 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1543 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[6] 1893 261
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 831 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI6SPA1[0] 2407 327
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1200 84
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 1069 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[2] 2251 364
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1138 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_1 1389 129
set_location Controler_0/Command_Decoder_0/counter[29] 1121 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2397 369
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1253 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[1] 1934 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2446 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[7] 2181 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_1[3] 2255 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 861 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a2 2059 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[3] 1945 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2399 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1070 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2172 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[6] 1985 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 1072 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2392 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2376 373
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1057 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 948 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 898 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1470 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2434 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1081 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1090 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2037 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1813 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[4] 2157 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 919 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1_RNIV09H 2049 276
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1298 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1360 238
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 962 219
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1075 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1429 130
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1195 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[6] 1955 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 920 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 846 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[7] 2094 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[11] 2424 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 1456 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.3.un60_input_k_array 2144 303
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 884 84
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 1306 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 993 79
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1247 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2407 376
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1142 76
set_location Controler_0/gpio_controler_0/Outputs[13] 1240 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1768 220
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1053 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1198 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/RE_d1 2332 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[2] 2130 273
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1530 234
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 931 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 1866 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2450 316
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0 2029 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1061 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 1092 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1426 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_Enable_Vector_1[1] 2040 289
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 1085 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 859 112
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 1309 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[1] 2366 354
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1308 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1023 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 2177 264
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1228 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 2442 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m12_e_0_a3 2035 279
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 1252 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNIM2FD1 2389 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[28] 2243 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[7] 2134 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 968 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[1] 1940 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/fwft_Q_r[1] 2268 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[31] 2317 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2276 370
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1287 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 2061 217
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1331 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1397 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1119 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1334 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[1] 2007 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1499 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1058 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 781 69
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 1315 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 1967 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[2] 2246 363
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1132 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2306 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1025 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 1098 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1545 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2357 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1161 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 1073 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 1079 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2359 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1402 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_18_1_sqmuxa_1_1 2233 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2169 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1062 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1755 220
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 1058 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 837 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[2] 2283 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2269 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[0] 2143 274
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1340 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1202 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[4] 1896 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 864 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 1010 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1544 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[1] 1950 279
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 1019 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1323 175
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1044 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 894 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1125 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1278 153
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2360 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.BufferedData_0[2] 2276 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2387 334
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 1777 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 1430 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1162 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 1052 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1158 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[10] 2413 333
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1494 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 1091 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1148 108
set_location Communication_0/Communication_Controler_0/m11 1242 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1063 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1122 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1151 114
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1254 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_100_i_i 2211 279
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 1092 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2457 363
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1283 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1233 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9[1] 2138 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[11] 2427 369
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 1226 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1053 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 1045 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[1] 2169 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[18] 2321 331
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 921 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 939 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1067 85
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1270 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 926 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 907 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_15_9_sn_m12_e_0_a3_0 2029 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 852 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 2347 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 943 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[3] 2104 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2403 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1111 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1528 217
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 2010 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2384 364
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 1459 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 2244 363
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1284 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[26] 2226 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1109 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1358 238
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1192 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 1023 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1970 238
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1279 15
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 1090 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.SUM[1] 2061 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2408 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0 2031 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 943 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1213 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[5] 1943 262
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1254 174
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1253 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 1294 84
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 1282 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/DataBytesInLastIlasFrame[3] 2378 352
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1035 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI3QKM[1] 2333 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[16] 2455 361
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 919 91
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1323 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1045 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.last_RD_INDEX_2_i_m3[4] 2054 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2389 346
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1265 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[7] 2004 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 2016 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0[1] 2173 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2389 349
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1209 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i_o2_1[0] 2229 300
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2314 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[3] 2091 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNI9G2B 2408 333
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 1074 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNII5VA1[0] 2431 363
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1231 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 865 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[1] 1926 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2359 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[0] 2206 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 988 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 1042 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 1098 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[6] 2197 265
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1269 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1558 237
set_location Controler_0/ADI_SPI_1/data_counter[2] 1324 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2360 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[4] 1892 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 1071 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1053 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1022 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 1022 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[2] 2286 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[26] 2437 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[1] 1906 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 1963 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[7] 2140 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 878 85
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1269 102
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 1227 78
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1772 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[26] 2283 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_Enable_Vector_1_RNIB1071_3[3] 2220 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI2DL91[5] 2316 342
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1266 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIAJ3E 2325 351
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 995 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1022 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1188 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1480 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1431 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 2400 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1053 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 941 106
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 1264 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 853 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1879 244
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1295 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2428 364
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1201 102
set_location Controler_0/gpio_controler_0/state_reg[0] 1220 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1060 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 896 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1528 244
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 1076 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1006 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_0 1975 273
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0_1 2452 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[7] 1960 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[6] 2270 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[7] 2100 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 845 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[6] 1888 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[4] 2118 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1992 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 2218 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 925 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[1] 1952 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 2141 270
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1176 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 994 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2378 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1541 243
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 878 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_3_9_sn_m12_0_a2 2191 273
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1318 175
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1082 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9_m1[4] 2120 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1129 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[3] 2349 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1001 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2220 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1211 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1072 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[0] 2292 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_9_1_sqmuxa_0_a4 2220 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 901 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[5] 2099 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[5] 2375 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1063 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[22] 2258 336
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 1255 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[3] 1912 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1180 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[1] 1917 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[23] 2298 331
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 897 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1072 112
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 1044 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[3] 2204 261
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1362 181
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1224 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[15] 2459 360
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 842 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2437 355
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2261 364
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 796 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1146 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[1] 2101 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1065 81
set_location Controler_0/Command_Decoder_0/state_reg[1] 1152 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1926 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1085 88
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 1045 79
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1270 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1456 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1212 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1554 237
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1002 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 118
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1343 184
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 1217 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 983 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1207 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1271 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 1068 75
set_location Controler_0/Command_Decoder_0/state_reg[4] 1153 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2353 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m0[5] 2163 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[2] 2184 255
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 964 124
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1770 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2336 333
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1039 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1479 175
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1108 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1136 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[4] 2147 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[7] 2113 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 954 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 936 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 2134 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[5] 2121 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2167 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1785 256
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 832 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[5] 1998 267
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1291 186
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[1] 1921 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0_0 2061 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2376 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 930 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0 2030 270
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1197 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1403 244
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1296 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1075 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[5] 2133 261
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 1162 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1579 207
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 1183 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNI2OK81 2257 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[20] 2414 354
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1995 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1526 222
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 1104 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 907 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_RNIV9QL[2] 2152 297
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1487 217
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 932 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 979 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[2] 1935 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 895 91
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1177 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1101 43
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 1112 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1072 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[2] 2005 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2299 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1045 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2401 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 854 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1034 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[17] 2421 354
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1771 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[6] 1891 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1512 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[8] 2292 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/fine_lock 2452 352
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 947 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1050 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 1110 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1595 208
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 830 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2287 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1509 214
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1914 238
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1099 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[3] 2146 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_0_sqmuxa_0_RNI1CME2 2182 270
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1278 168
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1213 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_1_0_iv[6] 2332 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[0] 2183 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[6] 1984 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_RNISE0P[2] 2359 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[7] 2187 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_10_i_0_1 2066 276
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1270 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1.N_106_i_i 2041 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 2407 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 1086 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1243 213
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1082 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2357 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1104 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 2179 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1016 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1102 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2423 370
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 832 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[21] 2410 345
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1255 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 949 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_RNO 2291 336
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1285 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1148 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1059 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1051 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1031 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[7] 2227 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 869 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_0_0 2199 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[6] 1975 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 2091 262
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 913 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 1965 282
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1220 108
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1104 165
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 948 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[1] 2262 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 844 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 842 109
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1453 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1100 111
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1245 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2396 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter 2363 354
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1011 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 2434 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[0] 2272 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[2] 2001 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[1] 2269 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[3] 2177 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2036 217
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 971 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 980 84
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1279 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1927 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 963 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[12] 2416 376
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 992 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 1008 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1066 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1968 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2435 346
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 990 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1510 229
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 874 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1379 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.1.un28_ilas_enablelto10 2363 351
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 1431 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[3] 2152 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[5] 2274 267
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 976 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1114 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[13] 2422 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 909 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1008 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 924 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2425 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[5] 2242 267
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1983 234
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1282 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 958 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 1665 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 954 18
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.3.un58_ilasrawcounter 2388 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r 2436 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1009 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2270 364
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1510 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1476 214
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 926 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1074 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1313 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[5] 2209 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/DataWrite_RNO[0] 2140 294
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2381 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[3] 1953 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1986 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2454 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[4] 2015 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_a4_1 2170 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1207 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1434 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1132 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 857 55
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1219 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1052 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2360 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[7] 1878 274
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1311 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2378 349
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 961 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 2398 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1027 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 1193 61
set_location Controler_0/ADI_SPI_0/counter[5] 1169 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1258 97
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 1089 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[0] 2204 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[3] 2027 283
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1345 184
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1083 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1480 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1486 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[7] 2317 325
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[3] 2314 346
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1173 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[7] 2148 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2382 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 2150 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 779 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[2] 2004 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 1094 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1525 210
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 1048 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1062 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1048 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1464 214
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1339 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 903 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1159 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20[4] 2149 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 982 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 896 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1065 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 984 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1390 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[3] 2246 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 2318 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_5_RNO 2388 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[1] 2208 268
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1172 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1979 237
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1263 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/sync_st_RNIINHQ[2] 2371 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1010 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[7] 2293 348
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1134 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2389 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2406 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 2264 270
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 1436 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1179 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2347 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[5] 2138 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[3] 2009 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[5] 1911 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 938 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2376 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[12] 2319 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2390 346
set_location Controler_0/Command_Decoder_0/counter[13] 1105 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2379 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[4] 2146 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[2] 2124 256
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1089 88
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1272 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[2] 2441 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 924 108
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1275 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 2071 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[6] 2371 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.3.un69_ilas_enablelto7 2289 348
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1530 216
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1469 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[0] 2287 349
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 1058 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2436 361
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 1078 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1379 201
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 981 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1266 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 886 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 929 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_1 2198 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[7] 1924 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2370 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1462 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1356 198
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1209 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_3_1_sqmuxa_3_0_a4 2234 270
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1253 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2[2] 2126 256
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1166 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1377 237
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1129 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 886 109
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1135 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 2450 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2251 334
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 865 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1189 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1529 244
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1277 15
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1092 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1592 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNICPI01[1] 2375 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 996 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[3] 2156 268
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1992 262
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1845 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[7] 2216 268
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 925 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 46 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1525 211
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 875 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[3] 2042 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1099 84
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1277 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid_RNI325Q 2433 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[3] 2136 261
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 978 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1201 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 1051 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1366 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[7] 2299 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1206 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2299 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 978 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[15] 2453 337
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1062 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1132 75
set_location Controler_0/Reset_Controler_0/un1_write_signal 1233 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2274 364
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1297 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 2356 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1088 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[15] 1392 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_R.1.un52_input_k_array 2140 306
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 860 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_28_0_sqmuxa_0 2223 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[0] 2244 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 935 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0_0/Output_Data[10] 2062 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a4 2002 282
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1250 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1032 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 985 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[26] 2454 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc4 2379 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[1] 2144 270
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1304 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 848 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 933 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1479 210
set_location Controler_0/ADI_SPI_1/ss_n 1350 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 1169 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1116 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[19] 2418 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 886 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1556 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[6] 2269 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 858 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 945 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2316 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.1.un20_input_k_array 2144 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[2] 2264 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 2368 349
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1298 181
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 876 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1112 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 994 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 655 174
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 979 124
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 1776 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_fwft_cmb_axbxc3 2378 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1539 213
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 1072 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.2.un43_ilasrawcounter_6 2325 360
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1264 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 1969 276
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1142 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 2109 264
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1264 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 1075 127
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1273 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1015 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1132 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1535 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[0] 2150 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a4 2053 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 2079 216
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1146 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[0] 2356 322
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2238 370
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 1155 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2418 352
set_location Controler_0/Command_Decoder_0/counter[27] 1119 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 876 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 915 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 914 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1044 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[3] 1987 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1029 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[4] 2109 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 885 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4[4] 2111 274
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1262 96
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 1296 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[2] 1993 261
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1470 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 1056 63
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 1186 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_2[2] 2071 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1113 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[7] 1964 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[16] 2430 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 915 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2458 364
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 874 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1926 237
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1490 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 1071 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 929 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1725 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 2350 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 880 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1766 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[5] 1891 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 1088 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 946 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1051 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 870 55
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1_RNI68E91[4] 2037 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[14] 2293 327
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1014 81
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 1331 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[0] 1965 273
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 1420 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[4] 2220 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m0[5] 2211 261
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1083 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[3] 2284 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0[2] 2351 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[1] 2418 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9[0] 2239 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 943 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1070 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1394 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.ANB0 2210 282
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1308 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[2] 2011 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[4] 2360 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 2366 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[2] 2046 289
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1185 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1432 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_18_0_sqmuxa_1 2195 276
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 757 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[3] 2144 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1081 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[5] 2133 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_17_9_sn_m18_0_a4_1 2059 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1069 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2436 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1143 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1471 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[3] 2113 264
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1152 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 2383 373
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 1056 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1143 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 1056 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2330 373
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1171 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1065 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1591 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1031 117
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 936 103
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1211 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1124 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1141 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1047 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2079 217
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1251 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 972 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_Last_A[3] 2137 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[3] 2288 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[2] 2314 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[6] 1994 264
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1289 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1031 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_31_9_sn_m6_e_0_a2 2234 273
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 1226 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1551 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[2] 2196 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[0] 2007 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un28_ilasrawcounter_6 2331 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[29] 2433 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[2] 1996 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_ADD_INDEX_1_3[1] 2213 283
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 975 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1017 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1054 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 2247 330
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1068 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[1] 1927 264
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1177 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 766 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[30] 2251 294
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1035 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[6] 2013 276
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 853 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/ComparatorData_R[1] 2140 307
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1122 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 2422 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[2] 2005 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_0[5] 2317 360
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1150 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1026 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1477 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1586 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 1081 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 1071 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0_1 2230 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[0] 2284 270
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2256 291
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_2[9] 2286 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[4] 2312 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1776 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[2] 2282 274
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1403 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[6] 1957 282
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1278 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 1086 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 1416 135
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 1245 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 1271 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[0] 2125 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1930 237
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 952 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[4] 1918 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1142 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1479 228
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1231 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 937 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1077 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1374 235
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1427 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2405 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2382 361
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 1225 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[4] 1963 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 890 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 1014 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 795 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 735 288
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1056 130
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 1156 99
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1188 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2234 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[7] 2238 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2AM1[0] 2407 354
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2247 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 876 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[6] 2148 271
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1161 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[1] 2435 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[17] 2392 361
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1205 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2400 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1050 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[3] 1934 273
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 1017 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[2] 2083 274
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 980 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 990 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1232 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 796 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2416 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[28] 2451 345
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 1076 130
set_location Controler_0/ADI_SPI_1/assert_data 1354 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1507 181
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1138 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1360 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[5] 1987 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2321 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[16] 2425 333
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1430 136
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1194 97
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1166 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1130 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1181 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1107 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/FIFO_COUNT[0] 2101 280
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1310 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1008 118
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 1225 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2033 217
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1137 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1930 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 1992 282
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 950 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1218 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1284 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1042 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 881 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 2016 262
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1547 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_1[4] 1913 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m0[5] 1921 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2340 343
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1315 100
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1189 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 955 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9s2 2164 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[1] 2170 274
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 868 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1513 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2344 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9[2] 2205 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.CO1 2047 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1530 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 1075 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4 2058 273
set_location Controler_0/Command_Decoder_0/counter[12] 1104 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[5] 2287 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1531 234
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1663 226
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 1080 69
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 915 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2361 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid_RNI3C4F 2328 330
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1553 220
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1286 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_3[6] 1995 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1400 243
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 1460 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 766 69
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 1276 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 1063 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_13_9_sn_m6_e_0_a2_i 2017 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1402 244
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 911 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1122 88
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 583 121
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1196 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2371 361
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 968 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1099 43
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[3] 1922 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 870 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7[3] 2136 262
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1284 168
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[5] 2279 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[6] 2014 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2448 351
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1147 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[9] 2280 346
set_location Controler_0/ADI_SPI_0/counter[0] 1167 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 956 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1128 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[0] 2289 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[4] 1911 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1153 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[4] 2371 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[4] 2101 264
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1368 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 982 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 1051 42
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 841 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[0] 2001 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_RNIRE7D1_1 2065 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1034 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1259 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_24_i_a2_RNINEQQ_0 2242 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 967 108
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1176 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 976 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m0[0] 1931 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2354 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 870 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1168 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m1[0] 2185 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 926 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_0_i_o4 2196 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0_RNI8PTV2 2162 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIPNRM 1766 252
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1405 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1219 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2342 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[28] 2311 331
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 1299 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1027 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2065 217
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1402 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[16] 2451 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1037 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 932 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1003 85
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 2467 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[4] 1985 268
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1467 214
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1053 81
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1207 61
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 933 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.memory_store.r_FIFO_DATA_27_9_sn_m6_e_0_a2 2240 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 878 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2450 363
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1154 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_17_1_sqmuxa_1 2172 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1057 78
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1285 180
set_location Controler_0/Reset_Controler_0/state_reg[2] 1218 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[0] 2160 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1029 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[7] 2116 264
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1135 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1134 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1527 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0 2197 279
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1666 226
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_2_0_iv[1] 2294 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2452 316
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 1003 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2291 348
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1540 243
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 805 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1319 103
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 1158 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[25] 2455 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[0] 2253 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2_RNI2OK81 2046 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 1050 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 509 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1392 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un22_read_enable_0_1.SUM_0[3] 2058 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 926 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1113 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1237 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_RNO 2370 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_2[4] 2234 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[2] 1832 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2378 376
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 936 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 914 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1152 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[6] 2142 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1038 133
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1327 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[1] 2268 295
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1264 96
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 1261 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1213 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 943 118
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1260 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2338 325
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1059 106
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 2449 164
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[6] 1973 276
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 789 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1191 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9[3] 2115 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1106 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1216 73
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 886 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[19] 2417 361
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 1074 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/empty_RNO 2414 372
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1767 220
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1703 262
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 1287 88
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 1225 99
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_3[8] 2333 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_94_i_i 2050 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_22_0_sqmuxa_0_RNID0FE1 1910 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 2354 346
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1128 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 891 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[6] 1995 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 1382 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1393 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1711 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter 2330 342
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1126 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2433 342
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 877 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 828 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 764 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2335 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1069 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1021 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1375 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1196 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 994 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m1[7] 1992 261
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 1278 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1188 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[29] 2424 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1078 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 873 85
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 1240 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 931 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2359 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[2] 2263 267
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1292 166
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2406 328
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 903 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 1098 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/Q[3] 2438 360
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 1068 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[24] 2395 343
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 1401 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[3] 2131 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0_2 2196 279
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1201 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_30_0_sqmuxa_0 2161 276
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1083 96
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1259 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 914 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2361 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 927 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1051 108
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1289 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_2[3] 2143 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_o2 2163 276
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1170 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1786 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 2313 330
set_location Controler_0/Command_Decoder_0/counter[16] 1108 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1964 238
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1185 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1179 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1150 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[2] 1984 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[4] 1923 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2175 217
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1244 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1396 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 2317 327
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1165 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[20] 2458 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m0[7] 2159 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 370
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1655 223
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 955 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1977 238
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1184 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 995 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1471 181
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 1278 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 896 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1473 180
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 1219 99
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1179 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 1283 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 900 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.1.un36_input_k_array_1 2263 297
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1336 96
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/pll_inst_0_1 4 4
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 1221 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_0_1_sqmuxa_3_1 2225 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[0] 1896 270
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 1167 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 962 124
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[2] 2284 346
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1581 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[7] 2117 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 983 117
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1278 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 2421 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1785 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[7] 1998 282
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1107 124
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1176 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2430 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2413 343
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1503 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[3] 2251 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[10] 2153 307
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 1312 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 938 123
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1254 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1064 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2075 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[5] 2267 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 2317 330
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1396 138
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2415 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI20FM1[0] 2335 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2 2238 273
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 1213 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2407 349
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 902 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1500 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1525 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[13] 2323 328
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1400 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2054 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1051 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2286 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 845 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1279 174
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 1135 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[5] 1912 264
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 974 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1282 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 958 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 912 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9s2 2229 267
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1068 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2344 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[5] 2005 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 990 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2420 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.ILAS_RawSeqCounter.0.un11_ilas_enablelto9 2385 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1019 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 1182 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1154 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1073 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 846 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2426 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2289 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10_9_m1[0] 1921 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[4] 1917 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1497 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1113 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[7] 2288 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[2] 2151 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[6] 2100 261
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1197 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 908 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[13] 2325 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_3[2] 2072 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[22] 2426 376
set_location Controler_0/ADI_SPI_1/data_counter[1] 1323 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1028 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 1073 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1435 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[6] 2293 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9s2 2249 270
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1027 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 992 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[6] 2165 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/emptyi_fwftlto6 2389 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[10] 2414 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 904 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1270 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1111 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[3] 1948 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[3] 2091 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m1[4] 2102 255
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0 1168 162
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[6] 1929 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0 2460 371
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 1067 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[5] 2211 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1064 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[4] 2118 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2386 334
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1650 222
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1157 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 1081 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 840 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_R[0] 2271 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2347 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2416 334
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 977 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array 2272 297
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1268 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1046 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1733 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2415 354
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 958 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1048 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2411 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9_m0[6] 1988 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1525 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 902 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2415 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1104 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[12] 2238 334
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1089 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1158 111
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1584 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1269 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1583 244
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2282 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1048 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[6] 2071 289
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1398 130
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1933 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m1[5] 1996 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[2] 2242 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1962 238
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 956 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[4] 2223 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1112 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1278 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2275 199
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 867 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 2423 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_10[5] 1929 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[3] 2107 255
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1176 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1536 213
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 832 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[19] 2223 330
set_location Controler_0/ADI_SPI_1/sdio_1 1323 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1008 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 938 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[14] 2421 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1471 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[18] 2272 294
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1263 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1145 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8[1] 2116 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2378 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_1[3] 1999 283
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1175 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1069 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 1082 69
set_location Controler_0/ADI_SPI_1/sclk 1345 97
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 1314 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[1] 2110 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2338 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 1918 264
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1554 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[3] 1989 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1_RNIRE7D1 1974 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 935 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1024 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9[1] 1963 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.N_17_i 2096 279
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1164 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[2] 2232 262
set_location Controler_0/ADI_SPI_1/data_counter[6] 1328 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 966 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1771 220
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2402 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1114 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1060 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[4] 1947 276
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 1881 280
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 1338 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[3] 2150 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1375 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2350 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1068 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m0[6] 1958 282
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1250 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 955 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 1112 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a2_1_RNI68E91 2220 276
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1292 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2372 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 2352 373
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 967 84
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1266 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 959 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_LANE0_SD_OR2 2384 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 2301 361
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1223 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2381 343
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 1216 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1489 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1144 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 955 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2352 357
set_location Controler_0/Command_Decoder_0/counter[14] 1106 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[6] 2432 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 957 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI2PKM[0] 2329 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1530 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[5] 2315 325
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 927 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1080 109
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 1279 102
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1333 87
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 1784 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS.0.un6_ilasrawcounter_4 2356 354
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 871 54
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[2] 1951 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2419 373
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1555 207
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1160 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1159 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[4] 1990 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1779 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_4 2256 294
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 986 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1140 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9s2 2237 267
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1044 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 1130 78
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 1225 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1098 123
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1475 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 983 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[0] 1881 244
set_location Communication_0/Communication_Controler_0/m4_e 1193 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1527 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 949 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2353 343
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1123 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[7] 2414 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_0_1 2064 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[19] 2256 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[4] 1904 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_RNI6RKH[0] 2381 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19[5] 2099 265
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1195 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 965 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 1440 144
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 995 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1339 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1007 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1026 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1052 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_0_0_0_o2[2] 2196 300
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 1275 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 887 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 950 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[8] 1908 253
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 982 88
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 1229 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1984 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0[1] 2156 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1531 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 2356 373
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1437 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[5] 1958 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_2_0_iv_RNO[7] 2316 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_R.2.un56_input_k_array_4 2258 294
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1226 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_3_0_iv_0[5] 2322 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 906 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1071 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1106 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[4] 1944 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 1460 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6[1] 2154 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/fifo_valid 2336 328
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1501 213
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2451 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1987 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 1077 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1055 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0[5] 2083 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[4] 2044 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[30] 2136 303
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1883 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m0[2] 2010 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 883 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1054 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1342 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16_9_m1_1[6] 2146 270
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1907 256
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 1148 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[5] 2002 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 939 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 853 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 858 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1690 229
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1127 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[1] 2446 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[0] 1973 261
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1458 184
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1050 82
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1309 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2373 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[1] 1926 271
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1581 253
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_fifo_count_1_0[4] 2085 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1574 244
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1154 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m0[5] 1894 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 871 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1826 241
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 903 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1051 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 994 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1486 247
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1060 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 963 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 1079 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[30] 2251 295
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_13_i_0_RNO 2210 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_16_i_0 2059 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2093 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[0] 2376 360
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 1062 133
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1353 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0[3] 2299 348
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 892 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1514 225
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2405 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2372 324
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[1] 2439 361
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1308 175
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1010 118
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1173 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 946 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 950 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[7] 2147 301
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 871 85
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1330 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1072 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 705 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9_m1_1[4] 2232 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 2250 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 884 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT_RNO_0[6] 2064 282
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1269 165
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 896 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2273 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1[15] 2300 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_10_9_sn_m12_e_0_a3 2031 279
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 1083 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1427 129
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1289 166
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 1280 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1161 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1023 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m0[5] 1944 279
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1276 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1101 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2324 370
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2378 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2303 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[26] 2290 324
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1029 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_fwft_cmb_ac0_1 2373 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 985 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2231 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/OutputData_3_2_sqmuxa_RNIBK3E 2326 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1058 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1049 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1651 222
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 990 111
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 1339 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[3] 1909 271
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 2031 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[7] 2156 255
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m0[0] 1970 264
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 1065 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array_2 2262 294
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 919 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1038 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 995 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 918 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[16] 2316 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 2319 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RDATA_r[1] 2436 364
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1186 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1205 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1047 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2373 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1468 211
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[20] 2451 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[31] 2399 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_3_0_iv_0[6] 2364 357
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1074 79
set_location Controler_0/ADI_SPI_1/data_counter[22] 1344 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1713 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2171 217
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 854 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[3] 1981 267
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1189 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m1[2] 2245 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1404 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1144 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2404 346
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1303 174
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1199 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1165 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1409 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 883 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[0] 1979 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.OutputData_0[1] 1939 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[3] 2254 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1047 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1557 183
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1000 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2346 334
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1456 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg[4] 2222 301
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1030 79
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1229 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[2] 2042 289
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[8] 2242 334
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1937 256
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 1293 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 1925 271
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1456 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1777 256
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1192 100
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1265 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1311 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[6] 2197 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[1] 2320 369
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 933 165
set_location Controler_0/gpio_controler_0/Outputs[9] 1227 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1764 220
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1784 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 1067 64
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1287 168
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 1318 102
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[3] 2139 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2417 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9[4] 2127 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[6] 2314 325
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2076 216
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 981 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 929 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[4] 2413 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[5] 1948 283
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 891 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[3] 1936 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2387 337
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1314 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 2073 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[25] 2448 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1011 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 963 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[31] 2248 295
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1347 184
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_21_i_0_1 2065 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1576 247
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1270 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1412 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1481 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 2238 261
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 1082 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1164 111
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/state_reg_ns[1] 2136 291
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_1[7] 2292 348
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1226 190
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[1] 1889 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1057 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 964 103
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 964 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 990 115
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 1267 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 954 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1072 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 1915 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence[3] 2140 298
set_location Controler_0/ADI_SPI_0/sclk 1199 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1406 129
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.SUM_0_0_a3[0] 2062 291
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1774 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 2393 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m0[7] 2192 264
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1279 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 2376 349
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 873 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1364 181
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1015 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 1160 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 1055 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1076 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2421 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 977 108
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 1059 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[4] 2258 270
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 831 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1533 246
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1084 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 1044 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[7] 2253 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 1044 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 903 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2380 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2384 349
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1088 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[1] 2153 270
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 1086 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[6] 2148 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[1] 2271 268
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 933 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 888 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[21] 2427 375
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2408 364
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2009 238
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1272 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1046 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1812 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_17_i_a4_0 2064 279
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1055 96
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer[3] 2152 292
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 958 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 1068 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[5] 1960 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m1[4] 2094 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[0] 2006 276
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1145 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1141 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_valid 2387 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[3] 1831 277
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1473 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2253 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[9] 1913 253
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 1311 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9_m0[1] 2109 267
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1283 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9_m1_1[1] 1925 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[3] 2387 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_28_i_a4_0_1 2085 276
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1166 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1544 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RE_d1 2415 334
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1166 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2381 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[15] 2450 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[5] 1893 264
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1285 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[21] 2292 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[1] 2377 360
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 968 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/history[0] 2451 364
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 1164 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1438 136
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 837 226
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1373 201
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 1100 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[6] 2143 267
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1447 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 1182 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1112 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1141 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 991 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1178 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1454 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_4 2052 273
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 979 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[7] 2011 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1484 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[3] 2145 264
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1437 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_1[7] 1926 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1040 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 893 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 908 117
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 2085 237
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14[6] 2140 277
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[3] 2084 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 936 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1126 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 1846 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_0[2] 2048 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_i_o4_RNIUG7D1_2 1973 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[2] 1975 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 911 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[7] 2117 274
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1135 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2422 373
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1286 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 2313 369
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 964 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 888 78
set_location Controler_0/ADI_SPI_0/counter[2] 1166 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_11_1_sqmuxa_0_a4 1979 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[1] 1960 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[2] 2108 271
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 1113 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[17] 2452 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[9] 2413 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1214 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/DataBytesInLastIlasFrame[1] 2291 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9_m1[3] 1901 273
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1237 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[4] 2114 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1205 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 1094 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1102 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1129 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[12] 2412 354
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 1070 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 973 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1158 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 2035 315
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m1[0] 1960 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2326 370
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1145 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[6] 2287 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 974 100
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1317 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1704 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1483 208
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1302 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 2417 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 2108 264
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1299 84
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1333 193
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18_9_m1_2[1] 1902 267
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 1211 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1068 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1120 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 990 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[22] 2459 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2347 321
set_location Controler_0/ADI_SPI_0/data_counter[23] 1236 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[4] 2243 255
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 870 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[0] 2009 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 1089 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9_m1[0] 1969 264
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1312 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1[0] 2178 274
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1060 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1410 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2279 199
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 947 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1057 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[25] 2241 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[8] 1895 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2273 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 2325 315
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1073 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 966 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 1078 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[19] 2455 345
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 894 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[5] 1895 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_18[4] 1897 268
set_location Controler_0/Answer_Encoder_0/periph_data[15] 1157 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 2078 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2376 364
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2098 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[3] 2193 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[2] 2105 256
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1066 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 877 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[0] 2201 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[6] 2286 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1093 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_1[6] 1889 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1975 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[13] 2456 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[4] 2137 261
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 907 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2363 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2179 300
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1136 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/re_set_RNO 2398 369
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 1212 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1134 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1956 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2454 351
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1081 114
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 1250 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9_m1[5] 1917 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_0[4] 2286 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1541 208
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 893 91
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1275 165
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1222 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg[3] 2323 358
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 959 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1415 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9_m0[1] 2183 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[2] 2380 361
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 829 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1086 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 898 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2228 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1473 240
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1065 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13_9[0] 2258 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_22_1_sqmuxa_3_0_a2 2256 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[5] 2285 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 2361 348
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[7] 2287 337
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1158 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1076 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m0[5] 1945 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[5] 2062 280
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1072 84
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 1084 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1482 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/REN_d1 2398 364
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1217 106
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg_RNO[0] 2284 300
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 942 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1470 154
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2343 364
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 876 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[18] 2226 330
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/state_reg[1] 2312 349
set_location Controler_0/ADI_SPI_1/data_counter[12] 1334 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1086 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24_9[2] 1925 270
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1649 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/state_reg_ns_i_o3[3] 2314 354
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1156 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_2_0 2187 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[1] 2210 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_dout[3] 2250 364
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1064 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_12_i_0 2208 273
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1047 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1147 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1261 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1547 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/OutputData_2_2_sqmuxa 2324 357
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1224 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1482 229
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_a2_0 2231 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1378 235
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21[0] 2019 274
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1541 238
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1207 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1574 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1404 130
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.0.un16_input_k_array_2 2136 300
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1478 210
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1301 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2007 238
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1230 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1993 240
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 838 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5[0] 2246 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m1[5] 2089 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_29_9_sn_m12_e_0_a3_0 2206 276
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 801 70
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1263 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 879 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 848 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_6_9[2] 1912 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[0] 2270 294
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1059 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_31_1_sqmuxa_3_0_a4 1918 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 2370 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_8_1_sqmuxa_0_a2 2218 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[27] 2234 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9s2 2226 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[1] 2195 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1534 223
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 960 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1357 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1549 175
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Data_0_1[9] 2310 346
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 990 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 909 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1528 229
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1152 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1036 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 2299 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_2[4] 2194 280
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2422 343
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 868 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 961 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 981 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 2281 270
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1236 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1055 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1306 181
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 907 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[1] 2208 267
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 1067 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/re_set_RNO 2436 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/MUX_OUTS_ILAS.1.un22_ilasrawcounter_5 2328 342
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 978 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 925 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1467 210
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1386 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1992 240
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1590 208
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1174 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[1] 2138 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_16[3] 2140 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.N_100_i_i 2044 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9[3] 1948 279
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1028 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 975 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1256 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[27] 2139 303
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1265 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 1046 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_31_i_a2_1 2056 273
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1319 175
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0[2] 2291 346
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 1079 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 1099 64
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[25] 2237 331
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1529 217
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1285 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 1044 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1375 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2451 316
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1353 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1540 208
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1189 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 976 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1603 342
set_location Controler_0/REGISTERS_0/state_reg[3] 1212 100
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1229 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2236 370
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1567 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[23] 2458 360
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 2059 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1035 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 2297 364
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1057 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9_m0[6] 2097 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 894 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[5] 2287 345
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 746 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_9_i_0_RNO 2028 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1504 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1081 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9_m1[7] 2193 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 2114 264
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 859 78
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1712 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 928 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1209 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1099 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1013 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un14_read_enable_0_0_1.SUM_0[3] 1825 276
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1689 229
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1216 190
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1091 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[0] 1989 288
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1210 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_a4_0_1 2202 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 947 103
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1252 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1092 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2401 373
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 1171 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1131 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1094 127
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[2] 2282 337
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1207 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[9] 2421 337
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 1225 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[2] 1929 283
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1065 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 1201 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_3[0] 2130 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[4] 2159 304
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_0[0] 2124 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout[3] 2438 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.N_102_i_i 2194 279
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1542 213
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1648 223
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2368 370
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1099 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 840 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m1[0] 2005 276
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1539 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1367 202
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 2401 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[7] 2258 276
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1455 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 939 99
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1281 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 1092 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 2001 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[30] 2424 376
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 949 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1272 165
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 1159 75
set_location Controler_0/ADI_SPI_0/data_counter[26] 1239 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1199 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2282 199
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1276 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 886 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[4] 2049 289
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1140 103
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 1214 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Synchronizer_0_0/Chain[1] 2221 301
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1032 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 2414 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1239 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1107 166
set_location Data_Block_0/DataSource_Transcievers_0/TxMainLinkController_0/state_reg[1] 2280 301
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1240 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 1332 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[29] 2221 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[2] 1978 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1070 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1373 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29[3] 1947 268
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1065 106
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 1283 105
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1306 174
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1343 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1166 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1765 252
set_location Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1 1740 13
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1192 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un1_state_reg_4 2379 357
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2448 370
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 975 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 1457 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2397 346
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1200 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 1063 127
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1262 103
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 1147 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1148 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[7] 2230 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1533 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2282 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26_9_m1[6] 2144 267
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1148 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1071 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 940 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1129 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 936 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/r_FIFO_DATA_18_1_sqmuxa_3 2028 273
set_location Controler_0/gpio_controler_0/un20_write_signal_1 1268 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1066 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1061 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_RNO[0] 2284 348
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 923 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 1061 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2305 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9s2 2233 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/SampleCompose_0/Output_Data[4] 1922 256
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1308 99
set_location Controler_0/ADI_SPI_0/data_counter[13] 1226 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1217 108
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1165 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_A.2.un40_input_k_array 2156 303
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 966 103
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1477 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1535 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2458 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1521 235
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1165 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 865 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 953 174
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1038 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 1170 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3[5] 2096 265
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 921 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2378 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2432 360
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1452 142
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence[0] 2209 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[0] 1974 265
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 791 70
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2418 342
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 879 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1057 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2418 349
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 2057 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_13[2] 1971 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31_9[5] 2208 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 2369 376
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1775 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2320 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[6] 2423 358
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 1302 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 993 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2277 199
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1059 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1242 181
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 888 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 851 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 2296 361
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1268 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1532 217
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 778 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_31_9_sn_m12_e_0_a3 2201 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[29] 2229 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/MUX_OUTS_ILAS_Last.1.OutputK_29_m[1] 2376 354
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1075 87
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1282 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 937 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt[5] 2417 328
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1174 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1365 238
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 914 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_3 2338 333
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1164 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1058 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 976 112
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1255 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 937 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2431 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[4] 2412 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m1[5] 2024 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1063 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1046 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 853 103
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[3] 2401 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2390 349
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 1824 265
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1776 256
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1111 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1477 214
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2401 328
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1192 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[0] 1956 273
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 904 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1430 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1526 234
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1112 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_24[2] 2124 274
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 1052 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 972 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[31] 2458 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 899 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 2389 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[26] 2454 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2368 325
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9_m0[5] 2263 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2388 349
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1044 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9_m1[0] 1938 273
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 961 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2397 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2401 349
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 2283 324
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1470 241
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30[6] 1884 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1166 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1078 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2398 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1455 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 973 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/state_reg_ns_i_0_i_a2_1[0] 2183 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[16] 2435 334
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1228 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 895 115
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 1775 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1773 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[4] 2362 336
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1116 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[5] 1903 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[20] 2223 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_1_1.SUM[2] 2042 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1369 247
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[7] 2137 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 940 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[7] 2434 361
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 966 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_20_9[1] 2156 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_1[1] 2068 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[1] 2261 271
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1267 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIJ87S3[0] 2424 357
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1176 87
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 1244 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_19_9[1] 2002 261
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 934 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9[2] 2083 273
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 925 102
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 1771 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[26] 2280 325
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 781 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 927 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[7] 2361 354
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1261 181
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/write_shift.WR_Data_Array_1_2[4] 2019 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/middle_valid 2421 370
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 896 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1048 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_2[1] 2260 271
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1014 97
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 1086 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 1027 61
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1009 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1105 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 1093 76
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1192 81
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1282 169
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1104 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1490 217
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[19] 2419 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_31[5] 2208 262
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1111 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 897 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_0_5[2] 2291 345
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 1026 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1429 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 896 118
set_location Controler_0/gpio_controler_0/un7_read_signal_0 1218 102
set_location Controler_0/gpio_controler_0/un1_write_signal_4 1224 96
set_location Communication_0/Communication_Controler_0/state_reg[3] 1233 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[13] 2245 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 902 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 1304 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE344[0] 2239 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1532 229
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 996 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1836 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9_m0[7] 1979 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1256 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1826 256
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 1072 64
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1053 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2340 321
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2334 324
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1061 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9[6] 1909 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/data_D.OutputData_3[0] 2226 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 2379 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/WR_INDEX_0[4] 2216 280
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1031 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 981 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 930 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2345 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[7] 2012 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_14_9[4] 2142 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 870 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9[5] 1884 264
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1199 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 948 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 1096 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1096 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[15] 2448 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1105 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 951 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0/Output_Data[3] 1837 274
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[0] 2074 256
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 970 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[31] 2456 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11[5] 2192 262
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1128 103
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1347 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1073 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2398 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Output_Data_0_m0[7] 2364 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[4] 1985 262
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 961 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 919 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12[1] 1963 283
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2365 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[14] 2297 328
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2409 346
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1055 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2318 370
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1403 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1098 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1994 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/empty 2258 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[18] 2318 331
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/comparator_K.Comparator_K.3.un28_input_k_array_2 2138 303
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1324 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1085 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 1063 79
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1257 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 850 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 936 115
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1322 175
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 919 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1517 226
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 925 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_4_1_sqmuxa_2_0_a2 2220 267
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1172 88
set_location Controler_0/Answer_Encoder_0/periph_data[14] 1152 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2076 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2[6] 2298 343
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 2423 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/fwft_Q_r[1] 2444 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_11_9[4] 2155 264
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1171 115
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_29_i_a2_0 2028 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1530 228
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 911 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIRVRD 1583 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[6] 2113 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un30_read_enable_0_1.SUM_0[4] 1860 279
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 1214 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1125 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17[0] 1997 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2348 324
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1564 208
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1183 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_17_9[0] 1997 264
set_location Controler_0/ADI_SPI_1/data_counter[25] 1347 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1464 210
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9_m1[2] 2176 273
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 938 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/fifo_valid 2276 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_26[5] 2171 274
set_location Controler_0/gpio_controler_0/SET_PULSE 1317 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1351 193
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1347 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_2_9[1] 2103 261
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1143 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1135 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2282 361
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[2] 1995 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_22_i_0 2208 270
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 976 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 759 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 2412 346
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1773 253
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1155 112
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m1[7] 2122 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27[1] 1965 265
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 1435 180
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1002 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1165 73
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1247 102
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25_9[5] 1981 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_1_9[0] 2178 273
set_location Controler_0/ADI_SPI_0/data_counter[16] 1229 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/data_D.BufferedData_2[5] 2153 304
set_location Controler_0/gpio_controler_0/Outputs[7] 1232 85
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 1281 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1481 208
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 1079 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1470 216
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_20_i_0 2052 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 1083 127
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1192 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/FIFO_COUNT[4] 2069 289
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 893 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9[6] 1884 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/state_reg_ns_i_0_i[0] 2222 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[1] 1944 267
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1274 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1716 256
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9_m1[5] 1886 261
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 981 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2273 373
set_location Controler_0/Command_Decoder_0/counter[15] 1107 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[6] 2248 331
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1099 111
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 1049 130
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1207 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1471 136
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[5] 2418 337
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 886 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_20_1_sqmuxa_2_0_a2 2053 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28[0] 1952 283
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1135 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1526 208
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 950 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 924 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 863 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1148 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_30_9_m1[6] 1885 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_7_9[1] 2202 264
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1452 174
set_location Controler_0/ADI_SPI_0/data_counter[22] 1235 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_17_1_sqmuxa_1_1 2028 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1[8] 2289 343
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 952 109
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 2442 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2403 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2370 337
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 949 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_27_i_0 2052 282
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 1102 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1345 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1560 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15_9_m0[3] 2019 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/RE_d1 2437 364
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 881 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1415 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1060 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[16] 2454 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_23_9[5] 1887 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[15] 2244 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 842 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_28_9_m1[5] 1951 282
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1160 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 856 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 913 106
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2307 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 2383 376
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2341 346
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1374 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.un1_r_FIFO_DATA_3110_8_i_0 2028 264
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1295 169
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1841 274
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1267 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/int_MEMRD_fwft_1_i_m2[3] 2250 363
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 972 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22_9[6] 1934 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 2383 337
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 946 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1011 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 964 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_23_1_sqmuxa_1_0_a2 2024 276
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 1312 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2313 208
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2420 373
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1475 211
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1114 112
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1308 183
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1178 88
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[1] 2423 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Output_Data_0_m0[6] 2292 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_28_9_sn_m12_e_0_a3 2198 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_5_9[2] 1951 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/Q[0] 2275 297
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1083 118
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1_i_m2[5] 2383 360
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 1180 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 816 234
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1147 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1064 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1336 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/int_MEMRD_fwft_1[23] 2426 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[16] 2149 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 2300 360
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1121 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/read_index_control.RD_INDEX_0[1] 1868 280
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1439 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 954 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2378 328
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1529 199
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/RDATA_r[17] 2421 355
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 795 234
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1261 169
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/un1_state_reg_4_i_i 2178 300
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1139 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1127 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1028 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2315 373
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 1275 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9[2] 2011 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_21_9_m1[6] 2137 267
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1179 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_0_9_m0[2] 1957 273
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1149 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk17.u_corefifo_fwft/middle_dout[25] 2324 325
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1769 220
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 780 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1064 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1200 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 1088 75
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_8_9[5] 1956 276
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1312 181
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1038 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 2362 364
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_2_1_sqmuxa_1_0_a4 1942 276
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 971 111
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 1056 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 932 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1919 238
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/ComparatorData_K[1] 2246 298
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1142 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9[1] 2236 267
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1178 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 962 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout_4[16] 2425 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 2362 346
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1066 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1530 222
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1490 180
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 1080 73
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_4_9_m0[7] 1976 273
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1137 84
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.r_FIFO_DATA_7_1_sqmuxa_2_0_a4 2236 270
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1194 87
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1281 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1692 229
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1101 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_25[3] 1986 268
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2366 324
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1484 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1495 175
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 1244 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1492 247
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1252 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 983 85
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2329 373
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[16] 2237 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_1[3] 2050 289
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1047 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 945 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1110 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1063 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[2] 2232 264
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 867 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2041 217
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1049 108
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9_9_m0[7] 1886 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_3_9_m0[7] 2101 255
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1080 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1011 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1754 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/Q[7] 2458 342
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1332 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence[7] 2324 346
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/RDATA_r[30] 2331 334
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1007 82
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un36_write_enable_0_1.RD_Enable_Vector_i_0_a3[3] 2095 279
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1130 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1057 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/WR_INDEX_3[3] 2045 289
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1303 169
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1071 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/fwft_Q_r[3] 2419 358
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1156 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1521 237
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1023 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1137 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_22[0] 1906 271
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_12_9_m1[6] 2155 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk17.u_corefifo_fwft/dout[1] 2432 334
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 2421 346
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1140 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 993 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1538 244
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 1012 61
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2458 352
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_9[3] 2139 265
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1516 235
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 853 76
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/fwft_Q_r[9] 2267 298
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 2251 261
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1237 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 860 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 1180 75
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1168 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1577 246
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 1060 133
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3[1] 2281 337
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_29_9_m1_2[7] 2242 255
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1407 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 857 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1133 79
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/Q[25] 2127 303
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1098 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 965 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1533 229
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1258 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1156 87
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 1221 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 1086 76
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1257 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 1078 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 1436 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1580 207
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1243 91
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Synchronizer_0_0/Chain[1] 2176 301
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/r_FIFO_DATA_19_1_sqmuxa_1_0_a4 2250 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[3] 1847 262
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2410 349
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1314 100
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_15[4] 2281 274
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 985 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1206 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/SampleCompose_0_0/Output_Data[5] 1943 265
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2458 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1003 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 977 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 904 99
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1262 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 956 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 1020 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1015 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_WR_INDEX_3_2_1.memory_store.r_FIFO_DATA_25_9_sn_m12_e_0_a3_1 2028 279
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1067 97
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/memory_store.r_FIFO_DATA_27_9_m1_2[3] 1927 282
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2364 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1380 14
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 180 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1824 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 876 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 2040 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2004 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1308 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2364 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1824 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2328 41
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 840 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1236 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 360 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2112 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2436 260
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2328 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1968 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2256 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1788 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1416 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 468 14
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1860 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 804 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1596 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2004 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 36 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 252 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 1236 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 588 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 468 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1704 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 288 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 0 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 108 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1860 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1056 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1896 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1860 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2292 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2076 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 876 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1056 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1704 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1824 287
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2256 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1128 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1860 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1788 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2256 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 432 368
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1704 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1632 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2436 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2112 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 1272 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 180 233
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1416 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1092 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1632 314
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 360 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2256 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 504 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2256 206
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 72 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 72 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 144 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 504 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 660 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 36 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 360 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1896 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 804 368
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2364 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 180 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1272 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1416 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 1236 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 288 206
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2292 95
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1488 179
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1788 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 696 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1560 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2364 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 2040 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2112 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 912 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2004 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2436 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 588 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1308 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2148 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 588 206
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 324 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 144 233
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1164 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1452 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 252 287
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 252 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1704 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1524 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 876 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2364 95
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 144 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2400 179
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 108 341
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1968 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 0 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 768 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1932 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 288 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1752 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 804 206
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 1380 149
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1056 68
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1056 14
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 324 233
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1308 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1380 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1968 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2400 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 72 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 144 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 396 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 180 206
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1896 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 396 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 216 341
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1704 341
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2328 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1236 260
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2292 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 324 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 732 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1932 287
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 660 95
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1056 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 360 233
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top_R0C0_INST_HI1 2400 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1164 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1128 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2292 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 468 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 912 206
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 696 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 588 368
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 876 149
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2112 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 912 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2364 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1164 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 540 14
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 732 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 660 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 2220 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2436 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1092 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1344 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1668 233
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 660 41
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 624 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2364 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 768 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 2184 179
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1056 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 324 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 840 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1752 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 216 68
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top_R0C0 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1200 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1968 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 144 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 396 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2328 314
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 984 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 36 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1524 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 876 314
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1092 122
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0 2076 288
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1080 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 2028 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 1069 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2424 351
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_912 1236 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2403 336
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 990 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 1080 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1524 243
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1212 189
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 1202 78
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1170 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_877 2184 300
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2388 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 876 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1769 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1044 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1563 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_873 2364 369
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 1224 72
set_location Controler_0/Command_Decoder_0/counter_s_1328 1092 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_881 2379 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2340 354
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1332 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1818 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1481 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2424 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2376 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_875 2232 300
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1534 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 888 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_877 2340 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 1044 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 888 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1383 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0 2088 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 888 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 1158 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2301 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2388 336
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_913 1259 165
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879 2304 369
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1356 201
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1188 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2400 351
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 852 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1008 87
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_876 2136 297
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_872 2352 351
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2029 219
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2279 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2424 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2340 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2322 369
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 1032 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2292 363
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 984 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_871 2376 342
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1200 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2400 333
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_911 1286 174
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 854 54
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I 2064 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1452 216
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1115 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2376 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2340 363
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2316 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2] 2400 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1104 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1356 237
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 1284 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1068 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 1020 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 862 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_876 2316 345
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 1212 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 996 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF 2350 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1764 255
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 354
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_880 2304 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2316 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2376 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4 2342 372
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_s_1_919 2304 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1008 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 1044 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_873 2340 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1780 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1380 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2412 345
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2271 198
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1263 78
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2364 360
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 1128 105
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 1272 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 1057 123
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2328 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2292 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1908 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1234 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916 1212 183
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1104 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 1176 60
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0 2379 351
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 1075 132
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2436 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131 2388 363
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 861 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 960 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I 2100 279
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 840 72
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2381 372
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1479 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1383 246
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 876 78
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1332 192
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2268 363
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915 1295 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 1104 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2328 372
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1890 252
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 1248 90
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_cry_3 2340 360
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1797 225
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 996 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1115 78
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 1284 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11 1453 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1891 255
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1452 180
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 1162 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 1020 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2388 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879 2412 351
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 965 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 996 60
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 840 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1476 216
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 1080 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_874 2268 372
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1428 141
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0 2268 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2280 363
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 1080 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0 2292 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1380 132
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 1167 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1455 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 984 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 900 87
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_918 1260 171
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_872 2352 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_881 2268 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4] 2448 327
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 2055 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1680 228
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 948 96
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_cry_3 2328 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2388 369
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1092 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1443 144
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_883 2340 351
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1422 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1737 216
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1332 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0 2340 369
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914 1319 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_880 2331 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_878 2304 354
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 1188 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910 1050 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1537 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1116 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2402 345
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1020 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1056 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 1161 78
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917 1312 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54 2400 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2166 216
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1191 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 996 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1968 234
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1869 255
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 1056 135
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2232 369
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_874 2208 297
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 983 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 972 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1869 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2292 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1681 225
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 879 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH 2400 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2304 372
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 1318 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9 2400 369
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 864 81
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J 2340 333
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 2340 345
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9 2361 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1483 246
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_882 2328 354
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 1321 99
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_870 2280 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1572 243
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1764 216
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 1092 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2] 2400 327
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2390 372
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2084 216
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_cry_2 2280 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2412 327
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 864 78
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1492 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1995 237
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1524 198
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1080 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2364 351
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_878 2388 333
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1452 183
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2] 2364 372
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4] 2364 336
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 1191 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1755 219
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 852 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1359 198
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4] 2448 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1960 237
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1176 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 888 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0 2280 336
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1356 246
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1284 165
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 1023 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1075 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 960 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1575 252
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 984 105
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 1320 90
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_875 2268 369
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 1164 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1457 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4] 2352 369
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1517 207
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2352 336
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 984 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1140 114
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0 2292 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 2367 345
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1266 81
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0] 2148 291
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1056 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 876 105
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1] 2364 327
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1909 234
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2] 2280 360
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 1932 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 1860 282
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 1860 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 2124 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 1860 270
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 687 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 183 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 2223 117
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 1968 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 2165 288
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 2040 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[6] 1836 279
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 602 243
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 1956 270
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1275 15
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 591 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1875 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1935 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 1822 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[2] 2184 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 2052 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 1836 264
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 1167 336
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 2220 288
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 936 126
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 2112 267
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1383 69
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[4] 2076 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 745 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 649 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 180 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 797 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1601 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 2239 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 1860 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 1980 273
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1308 213
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 188 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 2028 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[1] 2160 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 2076 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 2100 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 2184 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[7] 1826 273
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 1980 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[4] 1860 276
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 2064 270
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 732 174
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 2052 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 1932 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[7] 2064 264
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 907 150
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 888 111
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[7] 1836 270
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[3] 1968 279
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[6] 1848 273
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 828 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1707 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 531 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 1059 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 363 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1164 336
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 2040 264
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 2028 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[5] 2028 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1752 150
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[3] 2112 270
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 2085 96
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[2] 1956 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[1] 2160 267
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 744 342
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 2076 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[6] 1836 276
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1992 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[5] 2052 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 267 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 360 306
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_3_31_1_0_wmux[7] 1814 270
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 528 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 240 180
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[6] 1872 279
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1272 15
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1381 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 588 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1092 228
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_1_31_1_0_wmux[5] 1836 267
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[0] 2160 261
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_2_31_1_0_wmux[4] 1884 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1932 42
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[4] 1884 276
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 1711 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 264 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 733 309
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[5] 2028 252
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Read_Data_0_31_1_0_wmux[0] 2160 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1596 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 2076 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 1872 315
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[3] 2342 322
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st[4] 2345 322
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[3] 2342 321
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_ns_a2_0_a2[4] 2345 321
set_location ARBITER_INST/CORELNKARBMUX_0/grant_st_RNO[2] 2349 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[0] 2341 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[1] 2324 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[2] 2327 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[3] 2311 318
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[4] 2309 318
set_location ARBITER_INST/CORELNKARBMUX_0/RQI[5] 2312 318
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[1] 2331 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[2] 2323 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[3] 2316 321
set_location ARBITER_INST/CORELNKARBMUX_0/RQI_0[4] 2317 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[0] 2378 319
set_location ARBITER_INST/CORELNKMSTR_0/bitrange[2] 2384 319
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNI3LEG[2] 2434 324
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIO72C2[2] 2430 327
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ[0] 2411 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNISRUJ_0[0] 2401 321
set_location ARBITER_INST/CORELNKMSTR_0/bitrange_RNIUCOM[0] 2432 321
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[0] 2387 316
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[1] 2382 316
set_location ARBITER_INST/CORELNKMSTR_0/bitSel[2] 2378 316
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIN1Q9[0] 2399 318
set_location ARBITER_INST/CORELNKMSTR_0/bitSel_RNIPAH6[0] 2436 315
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[0] 2366 319
set_location ARBITER_INST/CORELNKMSTR_0/byteSel[1] 2379 316
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNI1CHK[1] 2447 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIG5VC[1] 2438 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIH0202[1] 2434 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIHHG11[1] 2437 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIM5202[1] 2421 315
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIPMSO[1] 2436 318
set_location ARBITER_INST/CORELNKMSTR_0/byteSel_RNIQNSO[1] 2417 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[1]/un1_Y 2337 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[2]/un1_Y 2337 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[3]/un1_Y 2328 321
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[4]/un1_Y 2332 318
set_location ARBITER_INST/CORELNKMSTR_0/ca/MAJ3_Carry[6]/un1_Y 2335 318
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[1]/Y 2350 315
set_location ARBITER_INST/CORELNKMSTR_0/ca/XOR3_Sum[6]/Y 2328 318
set_location ARBITER_INST/CORELNKMSTR_0/cache[0] 2420 322
set_location ARBITER_INST/CORELNKMSTR_0/cache[1] 2430 325
set_location ARBITER_INST/CORELNKMSTR_0/cache[2] 2427 316
set_location ARBITER_INST/CORELNKMSTR_0/cache[3] 2424 316
set_location ARBITER_INST/CORELNKMSTR_0/cache[4] 2413 322
set_location ARBITER_INST/CORELNKMSTR_0/cache[5] 2389 322
set_location ARBITER_INST/CORELNKMSTR_0/cache[6] 2398 322
set_location ARBITER_INST/CORELNKMSTR_0/cache[7] 2431 316
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_h1_nx7 2403 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx433_0_a3_0_a3 2380 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx434_0_a3_0_a3 2377 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[2] 2431 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[3] 2428 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21[4] 2416 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[2] 2435 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[3] 2434 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_21_d[4] 2419 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[1] 2429 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[2] 2439 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[3] 2419 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24[5] 2395 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[1] 2431 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[2] 2437 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[3] 2418 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_24_d[5] 2391 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[5] 2392 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25[7] 2444 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d[5] 2394 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0[7] 2442 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_d_0_d[7] 2447 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_25_s[7] 2440 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1[7] 2423 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNI2O781[7] 2427 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNII8881[7] 2390 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIJ73P[7] 2422 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_1_RNIMC881[7] 2406 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_3_2[7] 2423 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53[2] 2414 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[0] 2409 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[1] 2410 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[2] 2404 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[3] 2402 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_1[4] 2406 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d[2] 2420 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_d_0[2] 2415 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_53_s[2] 2416 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_1[2] 2426 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_sn_m2 2429 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u[2] 2432 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.cache_nx_63_u_d[2] 2433 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un179_cache_nx_9 2396 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10 2404 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_10_RNIB7F31 2405 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_11 2400 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_6 2426 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un44_cache_nx_7 2441 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[2] 2433 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_cmb.un47_cache_nx[3] 2429 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3[2] 2434 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_3_nx_1_sqmuxa 2400 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4[2] 2426 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h2_4_nx_1_sqmuxa 2408 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[0] 2409 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[1] 2401 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[2] 2404 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[3] 2402 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3[4] 2406 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h3_nx_1_sqmuxa 2411 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[0] 2410 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[1] 2411 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[2] 2405 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[3] 2403 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4[4] 2407 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_h4_nx_1_sqmuxa 2401 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[0] 2420 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[1] 2430 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[2] 2427 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[3] 2424 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[4] 2413 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[5] 2389 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[6] 2398 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx[7] 2431 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[4] 2417 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[5] 2397 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[6] 2394 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d[7] 2429 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[4] 2413 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[5] 2425 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[6] 2409 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO[7] 2401 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[4] 2418 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[5] 2427 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[6] 2408 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_0[7] 2406 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[4] 2412 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[6] 2407 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_1[7] 2415 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[4] 2417 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_2[7] 2416 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_3[4] 2419 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_4[4] 2417 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_10_d_RNO_5[4] 2413 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[0] 2444 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[1] 2433 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[2] 2425 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11[5] 2388 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1[1] 2428 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_1_RNO[1] 2427 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d[2] 2428 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO[2] 2439 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_0[2] 2444 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_d_RNO_1[2] 2443 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_N_2L1 2425 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[0] 2443 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO[5] 2394 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[0] 2436 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_0[5] 2396 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[0] 2441 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_1[5] 2389 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[0] 2439 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_2[5] 2393 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[0] 2437 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_3[5] 2395 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_4[0] 2438 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_11_RNO_5[0] 2440 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[0] 2422 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[1] 2435 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1[4] 2415 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[0] 2421 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO[4] 2414 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[0] 2407 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_0[4] 2423 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_1_RNO_1[4] 2418 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[5] 2388 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[6] 2398 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2[7] 2425 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa 2405 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_1 2404 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_2_sqmuxa_RNI06PF 2421 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_1 2410 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_3_sqmuxa_2 2409 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4[4] 2412 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[0] 2416 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3[1] 2432 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_N_2L1 2415 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_4_i_m3_sx[1] 2424 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[5] 2393 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_5[7] 2434 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[1] 2428 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[2] 2432 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_7[3] 2428 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[1] 2426 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[2] 2411 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9[3] 2430 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1[2] 2427 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_1_0[2] 2410 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d[3] 2431 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO[3] 2413 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_d_RNO_0[3] 2422 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO[1] 2423 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_9_RNO_0[1] 2422 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[2] 2433 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[3] 2435 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d[7] 2430 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[3] 2424 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO[7] 2430 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_0[3] 2424 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_d_RNO_1[3] 2432 327
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO[6] 2393 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_0[6] 2386 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_1[6] 2402 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_2[6] 2399 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_3[6] 2403 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_4[6] 2392 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_5[6] 2400 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_6[6] 2388 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_7[6] 2398 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_8[6] 2402 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_RNO_9[6] 2403 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sn_m18 2383 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_sx[5] 2396 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_nx_s[7] 2426 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI4LJC[1] 2445 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI6NJC[2] 2440 318
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNI8PJC[3] 2414 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNICTJC[5] 2390 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIEVJC[6] 2395 321
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIG1KC[7] 2446 315
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIIP2C[0] 2419 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_RNIQ13C[4] 2412 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[0] 2426 325
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[1] 2427 325
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[2] 2429 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[3] 2424 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[4] 2423 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[5] 2390 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[6] 2388 322
set_location ARBITER_INST/CORELNKMSTR_0/cache_s[7] 2430 319
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_a3 2376 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o2 2378 324
set_location ARBITER_INST/CORELNKMSTR_0/cache_s_nx_1_sqmuxa_0_o2_1_o3 2382 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[0] 2367 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[1] 2371 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr[2] 2365 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv[1] 2371 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_0_iv_0[1] 2374 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_cnst_i_o3[1] 2387 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv[0] 2367 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_0[0] 2370 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_2[0] 2372 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4[0] 2375 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_4_RNO[0] 2364 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_nx_iv_5[0] 2366 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkAddr_RNO[2] 2365 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn 2352 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkEn_cmb.un1_lnkEn_nx5 2354 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[0] 2411 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[10] 2409 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[11] 2401 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[12] 2417 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[13] 2422 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[14] 2412 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[15] 2414 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[16] 2419 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[17] 2391 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[18] 2408 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[19] 2404 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[1] 2369 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[20] 2405 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[2] 2406 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[3] 2375 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[4] 2370 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[5] 2368 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[6] 2372 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[7] 2374 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[8] 2366 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm[9] 2364 322
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns[20] 2405 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_i_o3[1] 2404 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_ns_o3[2] 2406 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI6BQN[1] 2373 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI7R2P[11] 2414 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI8GTB[12] 2418 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNI9HTB[13] 2442 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIAITB[14] 2412 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIBJTB[15] 2421 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICKTB[16] 2391 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNICL7R[12] 2446 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIDLTB[17] 2408 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFJSA[11] 2442 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFNTB[18] 2443 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIFO7R[13] 2441 318
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIIR7R[14] 2420 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIO18R[16] 2392 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIR48R[17] 2391 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIS35K1[18] 2438 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIU78R[18] 2445 315
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNIUUL91[3] 2368 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[0] 2411 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[11] 2401 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkfsm_RNO[1] 2369 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[0] 2400 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[1] 2403 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[2] 2407 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata[3] 2410 325
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_0_0[3] 2378 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_1_0[3] 2377 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_2_0[3] 2380 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_3_0[3] 2384 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_nx_0_iv_i_a3_6[3] 2376 321
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[0] 2400 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[1] 2403 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[2] 2407 324
set_location ARBITER_INST/CORELNKMSTR_0/lnkWdata_RNO[3] 2410 324
set_location ARBITER_INST/CORELNKMSTR_0/ofst[2] 2369 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[3] 2386 316
set_location ARBITER_INST/CORELNKMSTR_0/ofst[4] 2376 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[5] 2382 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[6] 2367 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[7] 2371 319
set_location ARBITER_INST/CORELNKMSTR_0/ofst[8] 2380 319
set_location ARBITER_INST/CORELNKMSTR_0/page 2380 316
set_location ARBITER_INST/CORELNKMSTR_0/rqDone 2356 325
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3 2356 324
set_location ARBITER_INST/CORELNKMSTR_0/rqDone_cmb.rqDone_nx4_0_a3_1 2355 324
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata 2376 328
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0 2408 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_0_RNI7RV92 2433 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_1 2435 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2 2407 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_2_RNI9RV92 2429 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4 2426 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_4_RNIBRV92 2425 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5 2434 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.cache_dec_5_RNICRV92 2431 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx5_0_a3 2385 324
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3 2376 327
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0 2382 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_0_6 2381 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1 2383 321
set_location ARBITER_INST/CORELNKMSTR_0/rqRdata_cmb.rqRdata_nx_2_7_i_m3_1_6 2379 321
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[2] 2395 322
set_location ARBITER_INST/CORELNKMSTR_0/RQ_LANE_SYNC[3] 2373 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100 2345 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_1_0 2348 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m100_2 2340 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102 2347 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m102_1_2 2333 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108 2357 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m108_1 2359 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112 2353 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m112_1 2363 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m114 2354 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m117 2339 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m119 2338 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m120 2331 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m122 2348 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124 2334 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m124_1 2335 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m125 2355 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m128 2358 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m129 2362 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m130 2354 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m132_e 2352 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m133 2361 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m135 2359 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m137 2350 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140 2345 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m140_1 2342 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m141 2362 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m143 2360 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m146 2360 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m148 2363 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m15 2342 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m153 2343 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155 2347 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0 2344 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_0_1 2346 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m155_1_1 2349 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m156 2351 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m157 2341 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m158 2348 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m160 2356 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m161 2355 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m162 2358 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m164 2361 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18 2329 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0 2333 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_0_1 2330 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1 2334 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m18_1_1_1 2332 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m19 2367 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m20 2374 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m22 2346 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_0 2372 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m24_1_1 2344 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m26 2343 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m28 2365 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_0 2351 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m30_1_1 2349 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31 2341 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m31_1 2340 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m32 2340 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m34 2368 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m37 2371 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m38 2369 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m41 2370 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m43 2353 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m45 2341 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m46 2352 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m48 2363 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m49 2362 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51 2354 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m51_1_2 2359 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55 2355 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m55_1 2361 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m6 2347 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61 2357 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_0 2353 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m61_1_1 2358 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m62 2367 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67 2366 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_0 2365 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m67_1_1 2364 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69 2356 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m69_1_2 2360 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76 2366 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_0 2375 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m76_1_1 2373 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m79 2364 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m81 2356 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m82 2332 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m83 2342 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m85 2328 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m86 2329 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m87 2343 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90 2349 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_1_0 2350 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_2 2345 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m90_3 2346 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94 2330 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m94_1 2336 315
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m95 2351 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_5_0_.m98 2344 309
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[0] 2353 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[1] 2356 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[2] 2354 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[3] 2359 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[4] 2363 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg[5] 2361 319
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNI60TJ[5] 2357 318
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIJQ3G[0] 2424 321
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71[3] 2379 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNIL7S71_0[3] 2381 324
set_location ARBITER_INST/CORELNKMSTR_0/sqCode_cmb.sqCode_nx_2_0_dreg_RNITMJC[3] 2384 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[0] 2362 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[1] 2360 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[2] 2363 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[3] 2353 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[4] 2361 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm[5] 2359 325
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[0] 2362 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns[4] 2361 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a2_1[5] 2353 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[1] 2360 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_a3[4] 2352 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_ns_o3[5] 2359 324
set_location ARBITER_INST/CORELNKMSTR_0/sqfsm_RNIC66R[1] 2363 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[0] 2337 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[1] 2339 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[2] 2338 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[3] 2331 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[4] 2333 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[5] 2334 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[6] 2336 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr[7] 2329 319
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13 2305 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m13_1 2304 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m14 2314 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m16 2306 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m17 2319 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m19 2321 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m20 2310 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m22 2315 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m24 2318 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m25 2317 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m26 2323 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m28 2322 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m3 2320 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m30 2308 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m31 2307 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m33 2313 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m35 2316 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m36 2321 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m38 2320 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m39 2324 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m40 2325 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m41 2330 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m42 2326 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m45 2319 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m47_0 2326 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m48 2327 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m6 2322 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m8 2318 321
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.sq_start_3_7_0_.m9 2325 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_cmb.un1_sqfsm_nx_0_sqmuxa_0 2357 324
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[0] 2337 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[1] 2339 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[2] 2338 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[3] 2331 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[4] 2333 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[5] 2334 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[6] 2336 318
set_location ARBITER_INST/CORELNKMSTR_0/sqPtr_nx[7] 2329 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt[0] 2357 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[1] 2362 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[2] 2352 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[3] 2355 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt[4] 2358 319
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m11 2383 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m15 2381 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m16 2379 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m2 2385 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m20 2364 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m21 2373 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m23 2370 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m24 2366 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m25 2390 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m27 2377 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m28 2378 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m31 2384 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m33 2387 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m37 2381 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m38 2380 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m39 2383 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m41 2384 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m43 2365 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m44 2368 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m46 2371 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m47 2374 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m48 2367 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m49 2379 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m5 2382 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m50 2388 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m51 2377 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m52 2387 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m54 2382 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m55 2386 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m57 2378 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59 2376 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m59_1_2 2385 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m62 2395 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m63 2389 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m64 2386 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m65 2375 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68 2369 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m68_1_2 2372 318
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.m8 2376 315
set_location ARBITER_INST/CORELNKMSTR_0/tgt_decode_cmb.tgt_byte_sel_3_1_0_.tgt_bit_sel_i[0] 2380 315
set_location ARBITER_INST/CORELNKMSTR_0/un115_cache_nx[5] 2397 318
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_0_o3 2352 318
set_location ARBITER_INST/CORELNKMSTR_0/un1_cache_nx430_0_a2_i 2358 324
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[5] 2389 318
set_location ARBITER_INST/CORELNKMSTR_0/un98_cache_nx[6] 2390 318
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1750 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1750 286
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 1744 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 586 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 586 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1750 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 586 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1750 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1744 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 585 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1744 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1750 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 579 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 585 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1744 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1750 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 579 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 585 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1744 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1750 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 579 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1751 367
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 585 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1744 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1750 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 579 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 585 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1744 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1750 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 579 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 585 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1744 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 579 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1750 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 579 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 585 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1744 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1750 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 579 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 585 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1744 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 579 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 585 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 585 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1744 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1750 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 579 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1744 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1750 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 585 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1744 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1744 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1750 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 579 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 585 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1744 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1750 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1750 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 579 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 585 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1744 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 583 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 1742 122
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 583 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB3 1742 95
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB4 583 68
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB5 1742 68
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB0 1751 312
set_location Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1_RGB1 1751 231
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB0 1747 177
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1 576 12
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2 1747 12
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 1741 121
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 583 94
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 1741 94
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB3 583 67
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB4 1741 67
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1750 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB1 1747 313
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint/U0_RGB0 1747 340
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB0 1751 341
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint/U0_RGB1 1750 313
set_location Data_Block_0/DataSource_Transcievers_0/PF_CCC_C5_0/PF_CCC_C5_0/clkint_0/U0_RGB1_RGB0 1750 341
set_location I_1/U0_RGB1_RGB0 1745 95
set_location I_1/U0_RGB1_RGB1 581 68
set_location I_1/U0_RGB1_RGB2 587 68
set_location I_1/U0_RGB1_RGB3 581 41
set_location I_1/U0_RGB1_RGB4 587 41
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1171 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1165 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 1166 163
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0 1164 163
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0 1168 163
set_location I_1/U0_GB0 1167 163
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1115 83
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_1 1116 83
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1115 80
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 1116 80
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1104 71
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 1080 101
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1068 98
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1080 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 1188 74
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 1161 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_1 1164 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 1202 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_1 1212 80
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 1248 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1234 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 1236 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 1162 83
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_1 1164 83
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1188 71
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1200 74
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 1080 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 1057 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 1068 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 1104 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1176 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1140 116
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 1069 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1080 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1104 116
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1056 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1044 107
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1116 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1092 128
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1056 110
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 1158 71
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 1164 71
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 1176 62
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 1188 62
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 1200 62
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 983 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_1 984 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 1032 83
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 1020 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 1044 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1020 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 1020 83
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1008 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 996 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 840 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 888 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 876 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 984 116
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 960 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 888 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 852 110
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 861 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_1 864 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 984 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 996 107
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1008 98
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 996 98
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 984 110
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 965 83
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 972 83
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 996 62
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 1008 62
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 1020 62
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 948 98
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 984 98
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 972 98
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 960 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 990 101
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 996 101
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 864 80
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 888 74
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 852 74
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 1092 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 1080 44
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 876 74
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 876 80
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 840 74
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 879 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 888 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 854 56
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 864 56
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 862 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 864 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_2 876 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 864 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 876 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 888 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 900 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 900 89
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 912 89
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 1224 74
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 1236 74
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 1248 74
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 1212 83
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 1224 83
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 1236 83
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 1164 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 1320 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 1332 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 1344 92
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 1321 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 1332 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 1344 101
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 1318 107
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_1 1320 107
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 1092 101
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 1104 101
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 1116 101
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 1284 92
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 1296 92
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 1308 92
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1263 80
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1272 80
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1266 83
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1272 83
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 1284 89
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 1296 89
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 1308 89
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 1191 110
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 1200 110
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 1167 110
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 1176 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1191 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1200 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1170 107
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1176 107
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 1272 98
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 1128 107
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_911_CC_0 1286 176
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_913_CC_0 1259 167
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_913_CC_1 1260 167
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_918_CC_0 1260 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_912_CC_0 1236 182
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_912_CC_1 1248 182
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1212 191
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1224 191
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1332 194
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1344 194
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1332 191
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1344 191
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1284 167
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1332 185
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1344 185
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 1044 134
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 1056 134
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 1056 137
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 1068 137
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 1023 128
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 1032 128
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1075 137
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 1080 137
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910_CC_0 1050 128
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_910_CC_1 1056 128
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 1075 134
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 1080 134
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0_CC_0 2088 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I_CC_0 2100 281
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2400 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2402 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2388 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2400 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_871_CC_0 2376 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2367 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2376 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2361 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_1 2364 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2340 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2364 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2328 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_872_CC_0 2352 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_873_CC_0 2340 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2352 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2340 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2340 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2400 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2424 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2448 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2436 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879_CC_0 2412 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2424 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2412 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2388 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2350 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_1 2352 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2448 317
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2400 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_877_CC_0 2340 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_878_CC_0 2388 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2376 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2403 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2400 335
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2364 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2412 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/Counter_IlasSequence_s_874_CC_0 2208 299
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/RxLaneControl_0/fsm_timer_s_875_CC_0 2232 302
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/Counter_IlasSequence_s_876_CC_0 2316 347
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_870_CC_0 2280 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2292 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2280 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un26_ilas_enable_s_1_881_CC_0 2268 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un42_ilas_enable_s_1_880_CC_0 2304 344
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2268 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2292 338
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/un1_FIFO_COUNT_5_cry_0_CC_0 2076 290
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/Alignment_Fifo_0/Write_Enable_1_RNI2N3I_CC_0 2064 290
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNITKMH_CC_0 2388 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.full_r_RNIOA54_CC_0 2400 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI50H81[4]_CC_0 2352 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3FH2[2]_CC_0 2340 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_873_CC_0 2364 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2390 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2381 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI5QR9_CC_0 2292 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_0 2279 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.empty_r_RNID54J_CC_1 2280 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI51MN[4]_CC_0 2268 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GMH2[2]_CC_0 2280 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.rptr_s_874_CC_0 2268 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/genblk10.wptr_s_875_CC_0 2268 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2292 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2292 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C12_0_1/COREFIFO_C12_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2280 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3O131_CC_0 2388 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.full_r_RNIQH9_CC_0 2400 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHUE02[4]_CC_0 2424 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIFDFQ[2]_CC_0 2364 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_881_CC_0 2379 365
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2364 362
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 2376 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI7LN4_CC_0 2342 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_0 2322 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIGCBF_CC_1 2328 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIBB66[4]_CC_0 2232 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI9Q602[2]_CC_0 2316 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.rptr_s_879_CC_0 2304 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/genblk10.wptr_s_880_CC_0 2331 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 2328 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_0_cry_0_CC_0 2340 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/COREFIFO_C13_0_0/COREFIFO_C13_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_FCINST1_CC_0 2304 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIHRSC1[1]_CC_0 2388 329
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 374
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 371
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/Counter_IlasSequence_s_876_CC_0 2136 299
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/RxLaneControl_0/fsm_timer_s_877_CC_0 2184 302
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/Counter_IlasSequence_s_878_CC_0 2304 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_1_5_s_0_872_CC_0 2352 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_2_5_cry_0_0_CC_0 2316 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/ILAS_GENERATOR.IlasRawCounter_3_5_cry_0_CC_0 2364 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un26_ilas_enable_s_1_883_CC_0 2340 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un42_ilas_enable_s_1_882_CC_0 2328 356
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_0 2379 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un58_ilas_enable_cry_0_CC_1 2388 353
set_location Data_Block_0/DataSource_Transcievers_0/OneLane_Transciever_0_0/TxLaneControl_0/un73_ilasrawcounter_cry_0_CC_0 2340 356
set_location Data_Block_0/DataSource_Transcievers_0/RxMainLinkController_0/fsm_timer_cry_cy[0]_CC_0 2148 293
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 2340 362
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 2280 353
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 2328 362
set_location Data_Block_0/DataSource_Transcievers_0/Test_Generator_for_Lanes_0/un27_test_data_1_s_1_919_CC_0 2304 347
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_0 1295 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_1 1296 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_915_CC_2 1308 182
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914_CC_0 1319 182
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_914_CC_1 1320 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917_CC_0 1312 176
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_917_CC_1 1320 176
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916_CC_0 1212 185
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_916_CC_1 1224 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1680 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1692 230
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1769 254
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1776 254
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1764 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1776 257
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1818 263
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1824 263
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1681 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1692 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1908 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1920 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1960 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1968 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1995 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2004 239
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1968 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1980 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1909 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1920 236
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1452 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1464 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1476 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1488 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1517 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1524 209
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1524 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1536 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1481 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1488 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1764 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1776 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1755 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1764 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1737 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1752 218
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1797 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1800 227
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1780 221
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1788 221
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1869 257
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1872 257
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1890 254
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1896 254
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1356 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1368 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1563 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1572 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2271 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2280 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2301 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2304 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1359 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1368 200
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 2028 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 2040 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 2055 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 2064 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2084 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2088 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2166 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2172 218
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2029 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2040 221
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1524 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1536 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1537 239
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1548 239
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1575 254
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1584 254
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1572 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1584 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1534 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1536 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1548 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1356 239
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1368 239
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1380 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1392 245
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1356 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1368 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1483 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1488 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1383 248
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1392 248
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1869 254
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1872 254
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1891 257
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1896 257
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1452 185
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1464 185
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1492 182
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1500 182
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1457 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1464 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1479 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1488 176
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1452 182
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1464 182
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1383 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1392 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1404 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1422 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1428 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1440 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_3 1452 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1455 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1464 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1476 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_0 1453 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_1 1464 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIVMS11_CC_2 1476 137
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1380 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1392 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1404 134
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1428 143
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1440 143
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1443 146
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1452 146
