{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709221913230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709221913230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:51:53 2024 " "Processing started: Thu Feb 29 18:51:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709221913230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709221913230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLstart03 -c VHDLstart03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709221913230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709221913423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count250000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count250000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count250000-Behavioral " "Found design unit 1: Count250000-Behavioral" {  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count250000 " "Found entity 1: Count250000" {  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicillumination4indicators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamicillumination4indicators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DynamicIllumination4Indicators-Behavioral " "Found design unit 1: DynamicIllumination4Indicators-Behavioral" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""} { "Info" "ISGN_ENTITY_NAME" "1 DynamicIllumination4Indicators " "Found entity 1: DynamicIllumination4Indicators" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlstart03.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vhdlstart03.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VHDLstart03 " "Found entity 1: VHDLstart03" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataconversionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataconversionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataConversionUnit-Behavioral " "Found design unit 1: DataConversionUnit-Behavioral" {  } { { "DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DataConversionUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataConversionUnit " "Found entity 1: DataConversionUnit" {  } { { "DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DataConversionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilter8-Behavioral " "Found design unit 1: DigitalFilter8-Behavioral" {  } { { "DigitalFilter8.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DigitalFilter8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter8 " "Found entity 1: DigitalFilter8" {  } { { "DigitalFilter8.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DigitalFilter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiveruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiveruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ReceiverUART-Behavioral " "Found design unit 1: ReceiverUART-Behavioral" {  } { { "ReceiverUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/ReceiverUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReceiverUART " "Found entity 1: ReceiverUART" {  } { { "ReceiverUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/ReceiverUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitteruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmitteruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TransmitterUART-Behavioral " "Found design unit 1: TransmitterUART-Behavioral" {  } { { "TransmitterUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransmitterUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 TransmitterUART " "Found entity 1: TransmitterUART" {  } { { "TransmitterUART.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransmitterUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Setter-Behavioral " "Found design unit 1: Setter-Behavioral" {  } { { "Setter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Setter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Setter " "Found entity 1: Setter" {  } { { "Setter.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Setter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count500-Behavioral " "Found design unit 1: Count500-Behavioral" {  } { { "Count500.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count500.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count500 " "Found entity 1: Count500" {  } { { "Count500.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count500.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transceiveri2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transceiveri2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TransceiverI2C-Behavioral " "Found design unit 1: TransceiverI2C-Behavioral" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""} { "Info" "ISGN_ENTITY_NAME" "1 TransceiverI2C " "Found entity 1: TransceiverI2C" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709221913752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDLstart03 " "Elaborating entity \"VHDLstart03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator " "Converted elements in bus name \"indicator\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator\[3..0\] indicator3..0 " "Converted element name(s) from \"indicator\[3..0\]\" to \"indicator3..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator0 " "Converted elements in bus name \"indicator0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator0\[6..0\] indicator06..0 " "Converted element name(s) from \"indicator0\[6..0\]\" to \"indicator06..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator1 " "Converted elements in bus name \"indicator1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator1\[6..0\] indicator16..0 " "Converted element name(s) from \"indicator1\[6..0\]\" to \"indicator16..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator2 " "Converted elements in bus name \"indicator2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator2\[6..0\] indicator26..0 " "Converted element name(s) from \"indicator2\[6..0\]\" to \"indicator26..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "indicator3 " "Converted elements in bus name \"indicator3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "indicator3\[6..0\] indicator36..0 " "Converted element name(s) from \"indicator3\[6..0\]\" to \"indicator36..0\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransmitterUART TransmitterUART:inst15 " "Elaborating entity \"TransmitterUART\" for hierarchy \"TransmitterUART:inst15\"" {  } { { "VHDLstart03.bdf" "inst15" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 448 696 848 560 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setter Setter:inst14 " "Elaborating entity \"Setter\" for hierarchy \"Setter:inst14\"" {  } { { "VHDLstart03.bdf" "inst14" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 568 496 656 712 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter8 DigitalFilter8:inst7 " "Elaborating entity \"DigitalFilter8\" for hierarchy \"DigitalFilter8:inst7\"" {  } { { "VHDLstart03.bdf" "inst7" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 440 312 456 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransceiverI2C TransceiverI2C:inst10 " "Elaborating entity \"TransceiverI2C\" for hierarchy \"TransceiverI2C:inst10\"" {  } { { "VHDLstart03.bdf" "inst10" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { -168 552 704 -24 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "deviceAddress TransceiverI2C.vhd(26) " "VHDL Signal Declaration warning at TransceiverI2C.vhd(26): used explicit default value for signal \"deviceAddress\" because signal was never assigned a value" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|TransceiverI2C:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "readBit TransceiverI2C.vhd(27) " "VHDL Signal Declaration warning at TransceiverI2C.vhd(27): used explicit default value for signal \"readBit\" because signal was never assigned a value" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|TransceiverI2C:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "writeBit TransceiverI2C.vhd(28) " "VHDL Signal Declaration warning at TransceiverI2C.vhd(28): used explicit default value for signal \"writeBit\" because signal was never assigned a value" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|TransceiverI2C:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pointerByte TransceiverI2C.vhd(29) " "VHDL Signal Declaration warning at TransceiverI2C.vhd(29): used explicit default value for signal \"pointerByte\" because signal was never assigned a value" {  } { { "TransceiverI2C.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/TransceiverI2C.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|TransceiverI2C:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count500 Count500:inst11 " "Elaborating entity \"Count500\" for hierarchy \"Count500:inst11\"" {  } { { "VHDLstart03.bdf" "inst11" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { -8 560 704 72 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count250000 Count250000:inst " "Elaborating entity \"Count250000\" for hierarchy \"Count250000:inst\"" {  } { { "VHDLstart03.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 312 456 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicIllumination4Indicators DynamicIllumination4Indicators:inst2 " "Elaborating entity \"DynamicIllumination4Indicators\" for hierarchy \"DynamicIllumination4Indicators:inst2\"" {  } { { "VHDLstart03.bdf" "inst2" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 88 560 776 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(36) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator0 DynamicIllumination4Indicators.vhd(36) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(36): signal \"indicator0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(37) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(37): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator1 DynamicIllumination4Indicators.vhd(37) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(37): signal \"indicator1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(38) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(38): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator2 DynamicIllumination4Indicators.vhd(38) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(38): signal \"indicator2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DynamicIllumination4Indicators.vhd(39) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(39): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indicator3 DynamicIllumination4Indicators.vhd(39) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(39): signal \"indicator3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indicator DynamicIllumination4Indicators.vhd(33) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(33): inferring latch(es) for signal or variable \"indicator\", which holds its previous value in one or more paths through the process" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segment DynamicIllumination4Indicators.vhd(33) " "VHDL Process Statement warning at DynamicIllumination4Indicators.vhd(33): inferring latch(es) for signal or variable \"segment\", which holds its previous value in one or more paths through the process" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[0\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[0\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[1\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[1\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[2\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[2\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[3\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[3\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[4\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[4\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[5\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[5\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment\[6\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"segment\[6\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[0\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[0\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[1\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[1\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[2\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[2\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indicator\[3\] DynamicIllumination4Indicators.vhd(33) " "Inferred latch for \"indicator\[3\]\" at DynamicIllumination4Indicators.vhd(33)" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1709221913799 "|VHDLstart03|DynamicIllumination4Indicators:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataConversionUnit DataConversionUnit:inst1 " "Elaborating entity \"DataConversionUnit\" for hierarchy \"DataConversionUnit:inst1\"" {  } { { "VHDLstart03.bdf" "inst1" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 184 312 504 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReceiverUART ReceiverUART:inst6 " "Elaborating entity \"ReceiverUART\" for hierarchy \"ReceiverUART:inst6\"" {  } { { "VHDLstart03.bdf" "inst6" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 336 488 640 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709221913799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[3\] VCC " "Pin \"indicator\[3\]\" is stuck at VCC" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 128 880 1056 144 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709221914662 "|VHDLstart03|indicator[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "indicator\[2\] VCC " "Pin \"indicator\[2\]\" is stuck at VCC" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 128 880 1056 144 "indicator\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709221914662 "|VHDLstart03|indicator[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709221914662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709221914740 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1709221915037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709221915146 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709221915146 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 392 80 248 408 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709221915209 "|VHDLstart03|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1709221915209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709221915209 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709221915209 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1709221915209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Implemented 292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709221915209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709221915209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709221915240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:51:55 2024 " "Processing ended: Thu Feb 29 18:51:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709221915240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709221915240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709221915240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709221915240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709221916734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709221916734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:51:56 2024 " "Processing started: Thu Feb 29 18:51:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709221916734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709221916734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709221916734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1709221916781 ""}
{ "Info" "0" "" "Project  = VHDLstart03" {  } {  } 0 0 "Project  = VHDLstart03" 0 0 "Fitter" 0 0 1709221916797 ""}
{ "Info" "0" "" "Revision = VHDLstart03" {  } {  } 0 0 "Revision = VHDLstart03" 0 0 "Fitter" 0 0 1709221916797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1709221916844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VHDLstart03 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"VHDLstart03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709221916859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709221916891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709221916891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709221916891 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709221916969 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709221917109 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709221917109 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709221917109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709221917109 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709221917109 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709221917109 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1709221917507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VHDLstart03.sdc " "Synopsys Design Constraints File file not found: 'VHDLstart03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709221917507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709221917507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709221917522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709221917522 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709221917522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""}  } { { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 112 72 240 128 "clk" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 672 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709221917538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Count250000:inst\|clkOutBuf  " "Automatically promoted node Count250000:inst\|clkOutBuf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataConversionUnit:inst1\|updatePrev " "Destination node DataConversionUnit:inst1\|updatePrev" {  } { { "DataConversionUnit.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DataConversionUnit.vhd" 20 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataConversionUnit:inst1|updatePrev } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataConversionUnit:inst1\|process_0~0 " "Destination node DataConversionUnit:inst1\|process_0~0" {  } { { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataConversionUnit:inst1|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Count250000:inst\|clkOutBuf~0 " "Destination node Count250000:inst\|clkOutBuf~0" {  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 19 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count250000:inst|clkOutBuf~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1709221917538 ""}  } { { "Count250000.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/Count250000.vhd" 19 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Count250000:inst|clkOutBuf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709221917538 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "Automatically promoted node DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DynamicIllumination4Indicators:inst2\|clkCounter\[1\]~0 " "Destination node DynamicIllumination4Indicators:inst2\|clkCounter\[1\]~0" {  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 24 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DynamicIllumination4Indicators:inst2|clkCounter[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1709221917538 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1709221917538 ""}  } { { "DynamicIllumination4Indicators.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/DynamicIllumination4Indicators.vhd" 24 -1 0 } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DynamicIllumination4Indicators:inst2|clkCounter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1709221917538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709221917772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709221917803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709221917803 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709221917803 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709221917835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709221918319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709221918444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709221918460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709221919257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709221919257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709221919505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709221920005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709221920005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709221920663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709221920663 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709221920663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709221920679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709221920726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709221920851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709221920897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709221921054 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709221921380 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "scl 3.3-V LVTTL 112 " "Pin scl uses I/O standard 3.3-V LVTTL at 112" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { scl } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { -144 880 1056 -128 "scl" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL 115 " "Pin rx uses I/O standard 3.3-V LVTTL at 115" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 392 80 248 408 "rx" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL 113 " "Pin sda uses I/O standard 3.3-V LVTTL at 113" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { sda } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { -128 880 1056 -112 "sda" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 112 72 240 128 "clk" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 25 " "Pin reset uses I/O standard 3.3-V LVTTL at 25" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 832 80 248 848 "reset" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key4 3.3-V LVTTL 91 " "Pin key4 uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key4 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key4" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 744 80 248 760 "key4" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL 90 " "Pin key3 uses I/O standard 3.3-V LVTTL at 90" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key3 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 656 80 248 672 "key3" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL 89 " "Pin key2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key2 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 568 80 248 584 "key2" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL 88 " "Pin key1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/13.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "VHDLstart03.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/VHDLstart03.bdf" { { 480 80 248 496 "key1" "" } } } } { "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1709221921599 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1709221921599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/output_files/VHDLstart03.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/output_files/VHDLstart03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709221921646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5381 " "Peak virtual memory: 5381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709221921958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:52:01 2024 " "Processing ended: Thu Feb 29 18:52:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709221921958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709221921958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709221921958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709221921958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709221923318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709221923318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:52:03 2024 " "Processing started: Thu Feb 29 18:52:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709221923318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709221923318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709221923318 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709221923755 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709221923771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709221923973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:52:03 2024 " "Processing ended: Thu Feb 29 18:52:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709221923973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709221923973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709221923973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709221923973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709221924551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709221925444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:52:05 2024 " "Processing started: Thu Feb 29 18:52:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709221925444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709221925444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VHDLstart03 -c VHDLstart03 " "Command: quartus_sta VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709221925444 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709221925507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709221925585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709221925600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709221925632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1709221925632 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1709221925772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VHDLstart03.sdc " "Synopsys Design Constraints File file not found: 'VHDLstart03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709221925835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709221925835 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Count250000:inst\|clkOutBuf Count250000:inst\|clkOutBuf " "create_clock -period 1.000 -name Count250000:inst\|clkOutBuf Count250000:inst\|clkOutBuf" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DynamicIllumination4Indicators:inst2\|clkCounter\[1\] DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " "create_clock -period 1.000 -name DynamicIllumination4Indicators:inst2\|clkCounter\[1\] DynamicIllumination4Indicators:inst2\|clkCounter\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925835 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709221925913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925913 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709221925913 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709221925913 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709221925944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709221925944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.537 " "Worst-case setup slack is -3.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.537            -249.719 clk  " "   -3.537            -249.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744             -13.569 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "   -1.744             -13.569 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680             -17.587 Count250000:inst\|clkOutBuf  " "   -1.680             -17.587 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.422 " "Worst-case hold slack is -0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.422 Count250000:inst\|clkOutBuf  " "   -0.422              -0.422 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 clk  " "    0.003               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.366               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221925944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221925944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221925944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -229.024 clk  " "   -3.000            -229.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 Count250000:inst\|clkOutBuf  " "   -1.487             -17.844 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.364               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221925960 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709221926038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709221926053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709221926274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709221926337 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709221926337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.266 " "Worst-case setup slack is -3.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266            -221.991 clk  " "   -3.266            -221.991 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544             -11.576 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "   -1.544             -11.576 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503             -15.673 Count250000:inst\|clkOutBuf  " "   -1.503             -15.673 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.359 " "Worst-case hold slack is -0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.359 Count250000:inst\|clkOutBuf  " "   -0.359              -0.359 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059               0.000 clk  " "    0.059               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.269               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221926399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221926399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -229.024 clk  " "   -3.000            -229.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 Count250000:inst\|clkOutBuf  " "   -1.487             -17.844 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.243               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926399 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709221926493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1709221926649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1709221926649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.933 " "Worst-case setup slack is -0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933             -36.136 clk  " "   -0.933             -36.136 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -1.316 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "   -0.237              -1.316 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -1.031 Count250000:inst\|clkOutBuf  " "   -0.114              -1.031 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.302 " "Worst-case hold slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.302 Count250000:inst\|clkOutBuf  " "   -0.302              -0.302 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.830 clk  " "   -0.095              -0.830 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.091               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926649 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221926665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709221926665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -200.996 clk  " "   -3.000            -200.996 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 Count250000:inst\|clkOutBuf  " "   -1.000             -12.000 Count250000:inst\|clkOutBuf " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\]  " "    0.355               0.000 DynamicIllumination4Indicators:inst2\|clkCounter\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1709221926665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709221927040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709221927040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709221927134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:52:07 2024 " "Processing ended: Thu Feb 29 18:52:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709221927134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709221927134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709221927134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709221927134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709221928580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709221928580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 18:52:08 2024 " "Processing started: Thu Feb 29 18:52:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709221928580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709221928580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VHDLstart03 -c VHDLstart03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709221928580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_8_1200mv_85c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_8_1200mv_85c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221928892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_8_1200mv_0c_slow.vho D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_8_1200mv_0c_slow.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221928939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_min_1200mv_0c_fast.vho D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_min_1200mv_0c_fast.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221928986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03.vho D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03.vho in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221929033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_8_1200mv_85c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_8_1200mv_85c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221929080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_8_1200mv_0c_vhd_slow.sdo D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_8_1200mv_0c_vhd_slow.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221929111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_min_1200mv_0c_vhd_fast.sdo D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_min_1200mv_0c_vhd_fast.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221929158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VHDLstart03_vhd.sdo D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/ simulation " "Generated file VHDLstart03_vhd.sdo in folder \"D:/GITEA/GitHub/ES/pcbteach/VHDLstart03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709221929205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709221929252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 18:52:09 2024 " "Processing ended: Thu Feb 29 18:52:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709221929252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709221929252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709221929252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709221929252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709221929850 ""}
