FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * H8/300 divide clock driver
 *
 * Copyright 2015 Yoshinori Sato <ysato@users.sourceforge.jp>
 */

#include <linux/clk-provider.h>
#include <linux/err.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_address.h>

static DEFINE_SPINLOCK(clklock);

/* bench 22677.1.0 03d339e9372b */
/* bench 22677.1.1 5fd7616f118f */
/* bench 22677.1.2 5af17336ce33 */
/* bench 22677.1.3 26dfede6377c */
/* bench 22677.1.4 599e7edecc60 */
/* bench 22677.1.5 1b37d03b1123 */
/* bench 22677.1.6 07ed59bbe6c6 */
/* bench 22677.1.7 0995b76f1784 */
{
	unsigned int num_parents;
	struct clk_hw *hw;
	const char *clk_name = node->name;
	const char *parent_name;
	void __iomem *divcr = NULL;
	int width;
	int offset;

	num_parents = of_clk_get_parent_count(node);
	if (!num_parents) {
		pr_err("%s: no parent found\n", clk_name);
		return;
	}

/* bench 20476.0.0 ffc69d0babf8 */
/* bench 20476.0.1 a98db5a69547 */
/* bench 20476.0.2 f1d31757e504 */
/* bench 20476.0.3 49ccc6a185bb */
/* bench 20476.0.4 f62e672b0458 */
/* bench 20476.0.5 edd8c20c7a75 */
		pr_err("%s: failed to map divide register\n", clk_name);
		goto error;
	}
	offset = (unsigned long)divcr & 3;
	offset = (3 - offset) * 8;
	divcr = (void __iomem *)((unsigned long)divcr & ~3);

	parent_name = of_clk_get_parent_name(node, 0);
	of_property_read_u32(node, "renesas,width", &width);
	hw = clk_hw_register_divider(NULL, clk_name, parent_name,
				   CLK_SET_RATE_GATE, divcr, offset, width,
				   CLK_DIVIDER_POWER_OF_TWO, &clklock);
	if (!IS_ERR(hw)) {
		of_clk_add_hw_provider(node, of_clk_hw_simple_get, hw);
		return;
	}
	pr_err("%s: failed to register %s div clock (%ld)\n",
	       __func__, clk_name, PTR_ERR(hw));
error:
	if (divcr)
		iounmap(divcr);
}

CLK_OF_DECLARE(h8300_div_clk, "renesas,h8300-div-clock", h8300_div_clk_setup);
