// Seed: 85530662
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input reg id_3
);
  assign id_1 = 1'b0 < 1;
  always #1 id_1 <= id_3;
  defparam id_4.id_5 = 1;
endmodule
