// Seed: 3530512479
module module_0 ();
  assign id_1 = 1;
  assign module_2.id_5 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_4;
  module_0 modCall_1 ();
  id_5 :
  assert property (@(posedge id_5 && 1) id_5)
  else $display(~id_1 - 1, 1, 1, 1'b0, 1, id_1, id_4 != 1);
  assign id_5 = id_4;
endmodule
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output tri id_12,
    output wand id_13,
    output wire id_14,
    input wor id_15,
    input supply0 id_16,
    input wire id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input tri id_21,
    output wand id_22,
    input supply0 id_23,
    output wand id_24,
    input wor id_25,
    input wire id_26,
    input wire id_27,
    output tri0 id_28,
    output supply1 id_29,
    input supply0 id_30,
    input supply1 id_31,
    input tri0 id_32,
    output tri0 id_33,
    input tri1 id_34,
    output tri0 id_35,
    output tri id_36,
    inout tri id_37,
    output uwire id_38,
    output uwire id_39,
    output supply1 id_40,
    input wand id_41,
    output supply1 id_42,
    input supply0 id_43,
    input supply1 id_44,
    inout tri id_45,
    input wor id_46,
    output tri1 module_2,
    output tri id_48,
    input wand id_49
);
  supply1 id_51 = id_9;
  assign id_38 = "" ? id_1 : id_31;
  module_0 modCall_1 ();
endmodule
