
project1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002628  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08002734  08002734  00012734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002820  08002820  00020038  2**0
                  CONTENTS
  4 .ARM          00000000  08002820  08002820  00020038  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002820  08002820  00020038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002820  08002820  00012820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002824  08002824  00012824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000038  20000000  08002828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000038  08002860  00020038  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08002860  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020061  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008915  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001943  00000000  00000000  000289b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b0  00000000  00000000  0002a300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000772  00000000  00000000  0002acb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000165e0  00000000  00000000  0002b422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ac50  00000000  00000000  00041a02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081f11  00000000  00000000  0004c652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002730  00000000  00000000  000ce564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000d0c94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	0800271c 	.word	0x0800271c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	0800271c 	.word	0x0800271c

0800014c <lcd_init>:



/*--------------- Initialize LCD ------------------*/
void lcd_init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	
	HAL_Delay(30);
 8000150:	201e      	movs	r0, #30
 8000152:	f000 ffc3 	bl	80010dc <HAL_Delay>
	
	PIN_LOW(D4_PORT,D4_PIN);
 8000156:	2200      	movs	r2, #0
 8000158:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800015c:	481c      	ldr	r0, [pc, #112]	; (80001d0 <lcd_init+0x84>)
 800015e:	f001 fa54 	bl	800160a <HAL_GPIO_WritePin>
	PIN_HIGH(D5_PORT,D5_PIN);
 8000162:	2201      	movs	r2, #1
 8000164:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000168:	4819      	ldr	r0, [pc, #100]	; (80001d0 <lcd_init+0x84>)
 800016a:	f001 fa4e 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(D6_PORT,D6_PIN);
 800016e:	2200      	movs	r2, #0
 8000170:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000174:	4816      	ldr	r0, [pc, #88]	; (80001d0 <lcd_init+0x84>)
 8000176:	f001 fa48 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(D7_PORT,D7_PIN);
 800017a:	2200      	movs	r2, #0
 800017c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000180:	4813      	ldr	r0, [pc, #76]	; (80001d0 <lcd_init+0x84>)
 8000182:	f001 fa42 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(RS_PORT,RS_PIN);
 8000186:	2200      	movs	r2, #0
 8000188:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800018c:	4810      	ldr	r0, [pc, #64]	; (80001d0 <lcd_init+0x84>)
 800018e:	f001 fa3c 	bl	800160a <HAL_GPIO_WritePin>
	
	PIN_HIGH(EN_PORT,EN_PIN);
 8000192:	2201      	movs	r2, #1
 8000194:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000198:	480d      	ldr	r0, [pc, #52]	; (80001d0 <lcd_init+0x84>)
 800019a:	f001 fa36 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 800019e:	2200      	movs	r2, #0
 80001a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001a4:	480a      	ldr	r0, [pc, #40]	; (80001d0 <lcd_init+0x84>)
 80001a6:	f001 fa30 	bl	800160a <HAL_GPIO_WritePin>
	
	lcd_write(0,0x28);
 80001aa:	2128      	movs	r1, #40	; 0x28
 80001ac:	2000      	movs	r0, #0
 80001ae:	f000 f811 	bl	80001d4 <lcd_write>
	lcd_write(0,0x0c);
 80001b2:	210c      	movs	r1, #12
 80001b4:	2000      	movs	r0, #0
 80001b6:	f000 f80d 	bl	80001d4 <lcd_write>
	lcd_write(0,0x06);
 80001ba:	2106      	movs	r1, #6
 80001bc:	2000      	movs	r0, #0
 80001be:	f000 f809 	bl	80001d4 <lcd_write>
	lcd_write(0,0x01);
 80001c2:	2101      	movs	r1, #1
 80001c4:	2000      	movs	r0, #0
 80001c6:	f000 f805 	bl	80001d4 <lcd_write>
}
 80001ca:	bf00      	nop
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	40010c00 	.word	0x40010c00

080001d4 <lcd_write>:

/*--------------- Write To LCD ---------------*/
void lcd_write(uint8_t type,uint8_t data)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	460a      	mov	r2, r1
 80001de:	71fb      	strb	r3, [r7, #7]
 80001e0:	4613      	mov	r3, r2
 80001e2:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(2);
 80001e4:	2002      	movs	r0, #2
 80001e6:	f000 ff79 	bl	80010dc <HAL_Delay>
	if(type)
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d006      	beq.n	80001fe <lcd_write+0x2a>
	{
		PIN_HIGH(RS_PORT,RS_PIN);
 80001f0:	2201      	movs	r2, #1
 80001f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001f6:	485a      	ldr	r0, [pc, #360]	; (8000360 <lcd_write+0x18c>)
 80001f8:	f001 fa07 	bl	800160a <HAL_GPIO_WritePin>
 80001fc:	e005      	b.n	800020a <lcd_write+0x36>
	}else
	{
		PIN_LOW(RS_PORT,RS_PIN);
 80001fe:	2200      	movs	r2, #0
 8000200:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000204:	4856      	ldr	r0, [pc, #344]	; (8000360 <lcd_write+0x18c>)
 8000206:	f001 fa00 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	//Send High Nibble
	if(data&0x80)
 800020a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800020e:	2b00      	cmp	r3, #0
 8000210:	da06      	bge.n	8000220 <lcd_write+0x4c>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 8000212:	2201      	movs	r2, #1
 8000214:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000218:	4851      	ldr	r0, [pc, #324]	; (8000360 <lcd_write+0x18c>)
 800021a:	f001 f9f6 	bl	800160a <HAL_GPIO_WritePin>
 800021e:	e005      	b.n	800022c <lcd_write+0x58>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 8000220:	2200      	movs	r2, #0
 8000222:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000226:	484e      	ldr	r0, [pc, #312]	; (8000360 <lcd_write+0x18c>)
 8000228:	f001 f9ef 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x40)
 800022c:	79bb      	ldrb	r3, [r7, #6]
 800022e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000232:	2b00      	cmp	r3, #0
 8000234:	d006      	beq.n	8000244 <lcd_write+0x70>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 8000236:	2201      	movs	r2, #1
 8000238:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800023c:	4848      	ldr	r0, [pc, #288]	; (8000360 <lcd_write+0x18c>)
 800023e:	f001 f9e4 	bl	800160a <HAL_GPIO_WritePin>
 8000242:	e005      	b.n	8000250 <lcd_write+0x7c>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 8000244:	2200      	movs	r2, #0
 8000246:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800024a:	4845      	ldr	r0, [pc, #276]	; (8000360 <lcd_write+0x18c>)
 800024c:	f001 f9dd 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x20)
 8000250:	79bb      	ldrb	r3, [r7, #6]
 8000252:	f003 0320 	and.w	r3, r3, #32
 8000256:	2b00      	cmp	r3, #0
 8000258:	d006      	beq.n	8000268 <lcd_write+0x94>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 800025a:	2201      	movs	r2, #1
 800025c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000260:	483f      	ldr	r0, [pc, #252]	; (8000360 <lcd_write+0x18c>)
 8000262:	f001 f9d2 	bl	800160a <HAL_GPIO_WritePin>
 8000266:	e005      	b.n	8000274 <lcd_write+0xa0>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000268:	2200      	movs	r2, #0
 800026a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800026e:	483c      	ldr	r0, [pc, #240]	; (8000360 <lcd_write+0x18c>)
 8000270:	f001 f9cb 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x10)
 8000274:	79bb      	ldrb	r3, [r7, #6]
 8000276:	f003 0310 	and.w	r3, r3, #16
 800027a:	2b00      	cmp	r3, #0
 800027c:	d006      	beq.n	800028c <lcd_write+0xb8>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 800027e:	2201      	movs	r2, #1
 8000280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000284:	4836      	ldr	r0, [pc, #216]	; (8000360 <lcd_write+0x18c>)
 8000286:	f001 f9c0 	bl	800160a <HAL_GPIO_WritePin>
 800028a:	e005      	b.n	8000298 <lcd_write+0xc4>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 800028c:	2200      	movs	r2, #0
 800028e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000292:	4833      	ldr	r0, [pc, #204]	; (8000360 <lcd_write+0x18c>)
 8000294:	f001 f9b9 	bl	800160a <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8000298:	2201      	movs	r2, #1
 800029a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800029e:	4830      	ldr	r0, [pc, #192]	; (8000360 <lcd_write+0x18c>)
 80002a0:	f001 f9b3 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 80002a4:	2200      	movs	r2, #0
 80002a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002aa:	482d      	ldr	r0, [pc, #180]	; (8000360 <lcd_write+0x18c>)
 80002ac:	f001 f9ad 	bl	800160a <HAL_GPIO_WritePin>
	

	//Send Low Nibble
	if(data&0x08)
 80002b0:	79bb      	ldrb	r3, [r7, #6]
 80002b2:	f003 0308 	and.w	r3, r3, #8
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d006      	beq.n	80002c8 <lcd_write+0xf4>
	{
		PIN_HIGH(D7_PORT,D7_PIN);
 80002ba:	2201      	movs	r2, #1
 80002bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002c0:	4827      	ldr	r0, [pc, #156]	; (8000360 <lcd_write+0x18c>)
 80002c2:	f001 f9a2 	bl	800160a <HAL_GPIO_WritePin>
 80002c6:	e005      	b.n	80002d4 <lcd_write+0x100>
	}else
	{
		PIN_LOW(D7_PORT,D7_PIN);
 80002c8:	2200      	movs	r2, #0
 80002ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002ce:	4824      	ldr	r0, [pc, #144]	; (8000360 <lcd_write+0x18c>)
 80002d0:	f001 f99b 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x04)
 80002d4:	79bb      	ldrb	r3, [r7, #6]
 80002d6:	f003 0304 	and.w	r3, r3, #4
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d006      	beq.n	80002ec <lcd_write+0x118>
	{
		PIN_HIGH(D6_PORT,D6_PIN);
 80002de:	2201      	movs	r2, #1
 80002e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002e4:	481e      	ldr	r0, [pc, #120]	; (8000360 <lcd_write+0x18c>)
 80002e6:	f001 f990 	bl	800160a <HAL_GPIO_WritePin>
 80002ea:	e005      	b.n	80002f8 <lcd_write+0x124>
	}else
	{
		PIN_LOW(D6_PORT,D6_PIN);
 80002ec:	2200      	movs	r2, #0
 80002ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002f2:	481b      	ldr	r0, [pc, #108]	; (8000360 <lcd_write+0x18c>)
 80002f4:	f001 f989 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x02)
 80002f8:	79bb      	ldrb	r3, [r7, #6]
 80002fa:	f003 0302 	and.w	r3, r3, #2
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d006      	beq.n	8000310 <lcd_write+0x13c>
	{
		PIN_HIGH(D5_PORT,D5_PIN);
 8000302:	2201      	movs	r2, #1
 8000304:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000308:	4815      	ldr	r0, [pc, #84]	; (8000360 <lcd_write+0x18c>)
 800030a:	f001 f97e 	bl	800160a <HAL_GPIO_WritePin>
 800030e:	e005      	b.n	800031c <lcd_write+0x148>
	}else
	{
		PIN_LOW(D5_PORT,D5_PIN);
 8000310:	2200      	movs	r2, #0
 8000312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000316:	4812      	ldr	r0, [pc, #72]	; (8000360 <lcd_write+0x18c>)
 8000318:	f001 f977 	bl	800160a <HAL_GPIO_WritePin>
	}
	
	if(data&0x01)
 800031c:	79bb      	ldrb	r3, [r7, #6]
 800031e:	f003 0301 	and.w	r3, r3, #1
 8000322:	2b00      	cmp	r3, #0
 8000324:	d006      	beq.n	8000334 <lcd_write+0x160>
	{
		PIN_HIGH(D4_PORT,D4_PIN);
 8000326:	2201      	movs	r2, #1
 8000328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032c:	480c      	ldr	r0, [pc, #48]	; (8000360 <lcd_write+0x18c>)
 800032e:	f001 f96c 	bl	800160a <HAL_GPIO_WritePin>
 8000332:	e005      	b.n	8000340 <lcd_write+0x16c>
	}else
	{
		PIN_LOW(D4_PORT,D4_PIN);
 8000334:	2200      	movs	r2, #0
 8000336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800033a:	4809      	ldr	r0, [pc, #36]	; (8000360 <lcd_write+0x18c>)
 800033c:	f001 f965 	bl	800160a <HAL_GPIO_WritePin>
	}
	PIN_HIGH(EN_PORT,EN_PIN);
 8000340:	2201      	movs	r2, #1
 8000342:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000346:	4806      	ldr	r0, [pc, #24]	; (8000360 <lcd_write+0x18c>)
 8000348:	f001 f95f 	bl	800160a <HAL_GPIO_WritePin>
	PIN_LOW(EN_PORT,EN_PIN);
 800034c:	2200      	movs	r2, #0
 800034e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000352:	4803      	ldr	r0, [pc, #12]	; (8000360 <lcd_write+0x18c>)
 8000354:	f001 f959 	bl	800160a <HAL_GPIO_WritePin>
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	40010c00 	.word	0x40010c00

08000364 <lcd_puts>:

void lcd_puts(uint8_t x, uint8_t y, int8_t *string)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	603a      	str	r2, [r7, #0]
 800036e:	71fb      	strb	r3, [r7, #7]
 8000370:	460b      	mov	r3, r1
 8000372:	71bb      	strb	r3, [r7, #6]
	//Set Cursor Position
	#ifdef LCD16xN	//For LCD16x2 or LCD16x4
	switch(x)
 8000374:	79fb      	ldrb	r3, [r7, #7]
 8000376:	2b03      	cmp	r3, #3
 8000378:	d837      	bhi.n	80003ea <lcd_puts+0x86>
 800037a:	a201      	add	r2, pc, #4	; (adr r2, 8000380 <lcd_puts+0x1c>)
 800037c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000380:	08000391 	.word	0x08000391
 8000384:	080003a1 	.word	0x080003a1
 8000388:	080003b1 	.word	0x080003b1
 800038c:	080003c1 	.word	0x080003c1
	{
		case 0: //Row 0
			lcd_write(0,0x80+0x00+y);
 8000390:	79bb      	ldrb	r3, [r7, #6]
 8000392:	3b80      	subs	r3, #128	; 0x80
 8000394:	b2db      	uxtb	r3, r3
 8000396:	4619      	mov	r1, r3
 8000398:	2000      	movs	r0, #0
 800039a:	f7ff ff1b 	bl	80001d4 <lcd_write>
			break;
 800039e:	e018      	b.n	80003d2 <lcd_puts+0x6e>
		case 1: //Row 1
			lcd_write(0,0x80+0x40+y);
 80003a0:	79bb      	ldrb	r3, [r7, #6]
 80003a2:	3b40      	subs	r3, #64	; 0x40
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	4619      	mov	r1, r3
 80003a8:	2000      	movs	r0, #0
 80003aa:	f7ff ff13 	bl	80001d4 <lcd_write>
			break;
 80003ae:	e010      	b.n	80003d2 <lcd_puts+0x6e>
		case 2: //Row 2
			lcd_write(0,0x80+0x10+y);
 80003b0:	79bb      	ldrb	r3, [r7, #6]
 80003b2:	3b70      	subs	r3, #112	; 0x70
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	4619      	mov	r1, r3
 80003b8:	2000      	movs	r0, #0
 80003ba:	f7ff ff0b 	bl	80001d4 <lcd_write>
			break;
 80003be:	e008      	b.n	80003d2 <lcd_puts+0x6e>
		case 3: //Row 3
			lcd_write(0,0x80+0x50+y);
 80003c0:	79bb      	ldrb	r3, [r7, #6]
 80003c2:	3b30      	subs	r3, #48	; 0x30
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	4619      	mov	r1, r3
 80003c8:	2000      	movs	r0, #0
 80003ca:	f7ff ff03 	bl	80001d4 <lcd_write>
			break;
 80003ce:	bf00      	nop
 80003d0:	e00b      	b.n	80003ea <lcd_puts+0x86>
			lcd_write(0,0x80+0x54+y);
			break;
	}
	#endif
	
	while(*string)
 80003d2:	e00a      	b.n	80003ea <lcd_puts+0x86>
	{
		lcd_write(1,*string);
 80003d4:	683b      	ldr	r3, [r7, #0]
 80003d6:	f993 3000 	ldrsb.w	r3, [r3]
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	4619      	mov	r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	f7ff fef8 	bl	80001d4 <lcd_write>
		string++;
 80003e4:	683b      	ldr	r3, [r7, #0]
 80003e6:	3301      	adds	r3, #1
 80003e8:	603b      	str	r3, [r7, #0]
	while(*string)
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	f993 3000 	ldrsb.w	r3, [r3]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d1ef      	bne.n	80003d4 <lcd_puts+0x70>
	}
}
 80003f4:	bf00      	nop
 80003f6:	bf00      	nop
 80003f8:	3708      	adds	r7, #8
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop

08000400 <lcd_clear>:
void lcd_clear(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
	lcd_write(0,0x01);
 8000404:	2101      	movs	r1, #1
 8000406:	2000      	movs	r0, #0
 8000408:	f7ff fee4 	bl	80001d4 <lcd_write>
}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}

08000410 <HAL_GPIO_EXTI_Callback>:


/* USER CODE END 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
 8000416:	4603      	mov	r3, r0
 8000418:	80fb      	strh	r3, [r7, #6]
	if(vrata_otvorena==1)
 800041a:	4b0e      	ldr	r3, [pc, #56]	; (8000454 <HAL_GPIO_EXTI_Callback+0x44>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d103      	bne.n	800042a <HAL_GPIO_EXTI_Callback+0x1a>
		  enable_dugme_UNOS=0;
 8000422:	4b0d      	ldr	r3, [pc, #52]	; (8000458 <HAL_GPIO_EXTI_Callback+0x48>)
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
		  enable_dugme_UNOS=1;
		  kliknuo_OK=0;
		  kliknuo_UNOS=1;
		  vrata_otvorena=0;
	}
}
 8000428:	e010      	b.n	800044c <HAL_GPIO_EXTI_Callback+0x3c>
   		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	2180      	movs	r1, #128	; 0x80
 800042e:	480b      	ldr	r0, [pc, #44]	; (800045c <HAL_GPIO_EXTI_Callback+0x4c>)
 8000430:	f001 f8eb 	bl	800160a <HAL_GPIO_WritePin>
		  enable_dugme_UNOS=1;
 8000434:	4b08      	ldr	r3, [pc, #32]	; (8000458 <HAL_GPIO_EXTI_Callback+0x48>)
 8000436:	2201      	movs	r2, #1
 8000438:	601a      	str	r2, [r3, #0]
		  kliknuo_OK=0;
 800043a:	4b09      	ldr	r3, [pc, #36]	; (8000460 <HAL_GPIO_EXTI_Callback+0x50>)
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
		  kliknuo_UNOS=1;
 8000440:	4b08      	ldr	r3, [pc, #32]	; (8000464 <HAL_GPIO_EXTI_Callback+0x54>)
 8000442:	2201      	movs	r2, #1
 8000444:	601a      	str	r2, [r3, #0]
		  vrata_otvorena=0;
 8000446:	4b03      	ldr	r3, [pc, #12]	; (8000454 <HAL_GPIO_EXTI_Callback+0x44>)
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
}
 800044c:	bf00      	nop
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200000d0 	.word	0x200000d0
 8000458:	20000028 	.word	0x20000028
 800045c:	40010800 	.word	0x40010800
 8000460:	200000c8 	.word	0x200000c8
 8000464:	200000cc 	.word	0x200000cc

08000468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800046e:	f000 fe03 	bl	8001078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000472:	f000 fb85 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000476:	f000 fc11 	bl	8000c9c <MX_GPIO_Init>
  MX_TIM3_Init();
 800047a:	f000 fbc1 	bl	8000c00 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim3);
 800047e:	489d      	ldr	r0, [pc, #628]	; (80006f4 <main+0x28c>)
 8000480:	f001 fd88 	bl	8001f94 <HAL_TIM_Base_Start_IT>

  lcd_init();
 8000484:	f7ff fe62 	bl	800014c <lcd_init>
  lcd_puts(0,0,(int8_t*)"Sef je zakljucan");
 8000488:	4a9b      	ldr	r2, [pc, #620]	; (80006f8 <main+0x290>)
 800048a:	2100      	movs	r1, #0
 800048c:	2000      	movs	r0, #0
 800048e:	f7ff ff69 	bl	8000364 <lcd_puts>
  HAL_Delay(500);
 8000492:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000496:	f000 fe21 	bl	80010dc <HAL_Delay>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(col<=10){
 800049a:	4b98      	ldr	r3, [pc, #608]	; (80006fc <main+0x294>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2b0a      	cmp	r3, #10
 80004a0:	dcfb      	bgt.n	800049a <main+0x32>

	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 80004a2:	4b96      	ldr	r3, [pc, #600]	; (80006fc <main+0x294>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b09      	cmp	r3, #9
 80004a8:	dc28      	bgt.n	80004fc <main+0x94>
 80004aa:	2101      	movs	r1, #1
 80004ac:	4894      	ldr	r0, [pc, #592]	; (8000700 <main+0x298>)
 80004ae:	f001 f895 	bl	80015dc <HAL_GPIO_ReadPin>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d121      	bne.n	80004fc <main+0x94>
 80004b8:	4b92      	ldr	r3, [pc, #584]	; (8000704 <main+0x29c>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d11d      	bne.n	80004fc <main+0x94>
 80004c0:	4b91      	ldr	r3, [pc, #580]	; (8000708 <main+0x2a0>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d119      	bne.n	80004fc <main+0x94>
		  kliknuo_UNOS=0;
 80004c8:	4b90      	ldr	r3, [pc, #576]	; (800070c <main+0x2a4>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"0"); //lcd_puts(1,col,(int8_t*)"*"); //za prekrivanje unosa
 80004ce:	4b8b      	ldr	r3, [pc, #556]	; (80006fc <main+0x294>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	b2db      	uxtb	r3, r3
 80004d4:	4a8e      	ldr	r2, [pc, #568]	; (8000710 <main+0x2a8>)
 80004d6:	4619      	mov	r1, r3
 80004d8:	2001      	movs	r0, #1
 80004da:	f7ff ff43 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 80004de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80004e2:	f000 fdfb 	bl	80010dc <HAL_Delay>
		  array[col]=0;
 80004e6:	4b85      	ldr	r3, [pc, #532]	; (80006fc <main+0x294>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	4a8a      	ldr	r2, [pc, #552]	; (8000714 <main+0x2ac>)
 80004ec:	2100      	movs	r1, #0
 80004ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 80004f2:	4b82      	ldr	r3, [pc, #520]	; (80006fc <main+0x294>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	3301      	adds	r3, #1
 80004f8:	4a80      	ldr	r2, [pc, #512]	; (80006fc <main+0x294>)
 80004fa:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_1)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 80004fc:	4b7f      	ldr	r3, [pc, #508]	; (80006fc <main+0x294>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b09      	cmp	r3, #9
 8000502:	dc28      	bgt.n	8000556 <main+0xee>
 8000504:	2102      	movs	r1, #2
 8000506:	487e      	ldr	r0, [pc, #504]	; (8000700 <main+0x298>)
 8000508:	f001 f868 	bl	80015dc <HAL_GPIO_ReadPin>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d121      	bne.n	8000556 <main+0xee>
 8000512:	4b7c      	ldr	r3, [pc, #496]	; (8000704 <main+0x29c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d11d      	bne.n	8000556 <main+0xee>
 800051a:	4b7b      	ldr	r3, [pc, #492]	; (8000708 <main+0x2a0>)
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d119      	bne.n	8000556 <main+0xee>
		  kliknuo_UNOS=0;
 8000522:	4b7a      	ldr	r3, [pc, #488]	; (800070c <main+0x2a4>)
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"1");
 8000528:	4b74      	ldr	r3, [pc, #464]	; (80006fc <main+0x294>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	b2db      	uxtb	r3, r3
 800052e:	4a7a      	ldr	r2, [pc, #488]	; (8000718 <main+0x2b0>)
 8000530:	4619      	mov	r1, r3
 8000532:	2001      	movs	r0, #1
 8000534:	f7ff ff16 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 8000538:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800053c:	f000 fdce 	bl	80010dc <HAL_Delay>
		  array[col]=1;
 8000540:	4b6e      	ldr	r3, [pc, #440]	; (80006fc <main+0x294>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a73      	ldr	r2, [pc, #460]	; (8000714 <main+0x2ac>)
 8000546:	2101      	movs	r1, #1
 8000548:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 800054c:	4b6b      	ldr	r3, [pc, #428]	; (80006fc <main+0x294>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	3301      	adds	r3, #1
 8000552:	4a6a      	ldr	r2, [pc, #424]	; (80006fc <main+0x294>)
 8000554:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_2)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 8000556:	4b69      	ldr	r3, [pc, #420]	; (80006fc <main+0x294>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b09      	cmp	r3, #9
 800055c:	dc28      	bgt.n	80005b0 <main+0x148>
 800055e:	2104      	movs	r1, #4
 8000560:	4867      	ldr	r0, [pc, #412]	; (8000700 <main+0x298>)
 8000562:	f001 f83b 	bl	80015dc <HAL_GPIO_ReadPin>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d121      	bne.n	80005b0 <main+0x148>
 800056c:	4b65      	ldr	r3, [pc, #404]	; (8000704 <main+0x29c>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d11d      	bne.n	80005b0 <main+0x148>
 8000574:	4b64      	ldr	r3, [pc, #400]	; (8000708 <main+0x2a0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	2b01      	cmp	r3, #1
 800057a:	d119      	bne.n	80005b0 <main+0x148>
		  kliknuo_UNOS=0;
 800057c:	4b63      	ldr	r3, [pc, #396]	; (800070c <main+0x2a4>)
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"2");
 8000582:	4b5e      	ldr	r3, [pc, #376]	; (80006fc <main+0x294>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	4a64      	ldr	r2, [pc, #400]	; (800071c <main+0x2b4>)
 800058a:	4619      	mov	r1, r3
 800058c:	2001      	movs	r0, #1
 800058e:	f7ff fee9 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 8000592:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000596:	f000 fda1 	bl	80010dc <HAL_Delay>
		  array[col]=2;
 800059a:	4b58      	ldr	r3, [pc, #352]	; (80006fc <main+0x294>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a5d      	ldr	r2, [pc, #372]	; (8000714 <main+0x2ac>)
 80005a0:	2102      	movs	r1, #2
 80005a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 80005a6:	4b55      	ldr	r3, [pc, #340]	; (80006fc <main+0x294>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	3301      	adds	r3, #1
 80005ac:	4a53      	ldr	r2, [pc, #332]	; (80006fc <main+0x294>)
 80005ae:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_3)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 80005b0:	4b52      	ldr	r3, [pc, #328]	; (80006fc <main+0x294>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	2b09      	cmp	r3, #9
 80005b6:	dc28      	bgt.n	800060a <main+0x1a2>
 80005b8:	2108      	movs	r1, #8
 80005ba:	4851      	ldr	r0, [pc, #324]	; (8000700 <main+0x298>)
 80005bc:	f001 f80e 	bl	80015dc <HAL_GPIO_ReadPin>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d121      	bne.n	800060a <main+0x1a2>
 80005c6:	4b4f      	ldr	r3, [pc, #316]	; (8000704 <main+0x29c>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d11d      	bne.n	800060a <main+0x1a2>
 80005ce:	4b4e      	ldr	r3, [pc, #312]	; (8000708 <main+0x2a0>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d119      	bne.n	800060a <main+0x1a2>
		  kliknuo_UNOS=0;
 80005d6:	4b4d      	ldr	r3, [pc, #308]	; (800070c <main+0x2a4>)
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"3");
 80005dc:	4b47      	ldr	r3, [pc, #284]	; (80006fc <main+0x294>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	4a4f      	ldr	r2, [pc, #316]	; (8000720 <main+0x2b8>)
 80005e4:	4619      	mov	r1, r3
 80005e6:	2001      	movs	r0, #1
 80005e8:	f7ff febc 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 80005ec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f0:	f000 fd74 	bl	80010dc <HAL_Delay>
		  array[col]=3;
 80005f4:	4b41      	ldr	r3, [pc, #260]	; (80006fc <main+0x294>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a46      	ldr	r2, [pc, #280]	; (8000714 <main+0x2ac>)
 80005fa:	2103      	movs	r1, #3
 80005fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 8000600:	4b3e      	ldr	r3, [pc, #248]	; (80006fc <main+0x294>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	4a3d      	ldr	r2, [pc, #244]	; (80006fc <main+0x294>)
 8000608:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 800060a:	4b3c      	ldr	r3, [pc, #240]	; (80006fc <main+0x294>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b09      	cmp	r3, #9
 8000610:	dc28      	bgt.n	8000664 <main+0x1fc>
 8000612:	2110      	movs	r1, #16
 8000614:	483a      	ldr	r0, [pc, #232]	; (8000700 <main+0x298>)
 8000616:	f000 ffe1 	bl	80015dc <HAL_GPIO_ReadPin>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d121      	bne.n	8000664 <main+0x1fc>
 8000620:	4b38      	ldr	r3, [pc, #224]	; (8000704 <main+0x29c>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d11d      	bne.n	8000664 <main+0x1fc>
 8000628:	4b37      	ldr	r3, [pc, #220]	; (8000708 <main+0x2a0>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d119      	bne.n	8000664 <main+0x1fc>
		  kliknuo_UNOS=0;
 8000630:	4b36      	ldr	r3, [pc, #216]	; (800070c <main+0x2a4>)
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"4");
 8000636:	4b31      	ldr	r3, [pc, #196]	; (80006fc <main+0x294>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	b2db      	uxtb	r3, r3
 800063c:	4a39      	ldr	r2, [pc, #228]	; (8000724 <main+0x2bc>)
 800063e:	4619      	mov	r1, r3
 8000640:	2001      	movs	r0, #1
 8000642:	f7ff fe8f 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 8000646:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800064a:	f000 fd47 	bl	80010dc <HAL_Delay>
		  array[col]=4;
 800064e:	4b2b      	ldr	r3, [pc, #172]	; (80006fc <main+0x294>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a30      	ldr	r2, [pc, #192]	; (8000714 <main+0x2ac>)
 8000654:	2104      	movs	r1, #4
 8000656:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 800065a:	4b28      	ldr	r3, [pc, #160]	; (80006fc <main+0x294>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	3301      	adds	r3, #1
 8000660:	4a26      	ldr	r2, [pc, #152]	; (80006fc <main+0x294>)
 8000662:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_5)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 8000664:	4b25      	ldr	r3, [pc, #148]	; (80006fc <main+0x294>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	2b09      	cmp	r3, #9
 800066a:	dc28      	bgt.n	80006be <main+0x256>
 800066c:	2120      	movs	r1, #32
 800066e:	4824      	ldr	r0, [pc, #144]	; (8000700 <main+0x298>)
 8000670:	f000 ffb4 	bl	80015dc <HAL_GPIO_ReadPin>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d121      	bne.n	80006be <main+0x256>
 800067a:	4b22      	ldr	r3, [pc, #136]	; (8000704 <main+0x29c>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d11d      	bne.n	80006be <main+0x256>
 8000682:	4b21      	ldr	r3, [pc, #132]	; (8000708 <main+0x2a0>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	2b01      	cmp	r3, #1
 8000688:	d119      	bne.n	80006be <main+0x256>
		  kliknuo_UNOS=0;
 800068a:	4b20      	ldr	r3, [pc, #128]	; (800070c <main+0x2a4>)
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"5");
 8000690:	4b1a      	ldr	r3, [pc, #104]	; (80006fc <main+0x294>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	4a24      	ldr	r2, [pc, #144]	; (8000728 <main+0x2c0>)
 8000698:	4619      	mov	r1, r3
 800069a:	2001      	movs	r0, #1
 800069c:	f7ff fe62 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 80006a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006a4:	f000 fd1a 	bl	80010dc <HAL_Delay>
		  array[col]=5;
 80006a8:	4b14      	ldr	r3, [pc, #80]	; (80006fc <main+0x294>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a19      	ldr	r2, [pc, #100]	; (8000714 <main+0x2ac>)
 80006ae:	2105      	movs	r1, #5
 80006b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <main+0x294>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	4a10      	ldr	r2, [pc, #64]	; (80006fc <main+0x294>)
 80006bc:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_13)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 80006be:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <main+0x294>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b09      	cmp	r3, #9
 80006c4:	dc46      	bgt.n	8000754 <main+0x2ec>
 80006c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ca:	480d      	ldr	r0, [pc, #52]	; (8000700 <main+0x298>)
 80006cc:	f000 ff86 	bl	80015dc <HAL_GPIO_ReadPin>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d13e      	bne.n	8000754 <main+0x2ec>
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <main+0x29c>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d13a      	bne.n	8000754 <main+0x2ec>
 80006de:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <main+0x2a0>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d136      	bne.n	8000754 <main+0x2ec>
		  kliknuo_UNOS=0;
 80006e6:	4b09      	ldr	r3, [pc, #36]	; (800070c <main+0x2a4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"6");
 80006ec:	4b03      	ldr	r3, [pc, #12]	; (80006fc <main+0x294>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	e01b      	b.n	800072c <main+0x2c4>
 80006f4:	20000054 	.word	0x20000054
 80006f8:	08002734 	.word	0x08002734
 80006fc:	200000c4 	.word	0x200000c4
 8000700:	40010800 	.word	0x40010800
 8000704:	200000c8 	.word	0x200000c8
 8000708:	200000d4 	.word	0x200000d4
 800070c:	200000cc 	.word	0x200000cc
 8000710:	08002748 	.word	0x08002748
 8000714:	2000009c 	.word	0x2000009c
 8000718:	0800274c 	.word	0x0800274c
 800071c:	08002750 	.word	0x08002750
 8000720:	08002754 	.word	0x08002754
 8000724:	08002758 	.word	0x08002758
 8000728:	0800275c 	.word	0x0800275c
 800072c:	4a84      	ldr	r2, [pc, #528]	; (8000940 <main+0x4d8>)
 800072e:	4619      	mov	r1, r3
 8000730:	2001      	movs	r0, #1
 8000732:	f7ff fe17 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 8000736:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073a:	f000 fccf 	bl	80010dc <HAL_Delay>
		  array[col]=6;
 800073e:	4b81      	ldr	r3, [pc, #516]	; (8000944 <main+0x4dc>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a81      	ldr	r2, [pc, #516]	; (8000948 <main+0x4e0>)
 8000744:	2106      	movs	r1, #6
 8000746:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 800074a:	4b7e      	ldr	r3, [pc, #504]	; (8000944 <main+0x4dc>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	3301      	adds	r3, #1
 8000750:	4a7c      	ldr	r2, [pc, #496]	; (8000944 <main+0x4dc>)
 8000752:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_10)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 8000754:	4b7b      	ldr	r3, [pc, #492]	; (8000944 <main+0x4dc>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2b09      	cmp	r3, #9
 800075a:	dc29      	bgt.n	80007b0 <main+0x348>
 800075c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000760:	487a      	ldr	r0, [pc, #488]	; (800094c <main+0x4e4>)
 8000762:	f000 ff3b 	bl	80015dc <HAL_GPIO_ReadPin>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d121      	bne.n	80007b0 <main+0x348>
 800076c:	4b78      	ldr	r3, [pc, #480]	; (8000950 <main+0x4e8>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d11d      	bne.n	80007b0 <main+0x348>
 8000774:	4b77      	ldr	r3, [pc, #476]	; (8000954 <main+0x4ec>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d119      	bne.n	80007b0 <main+0x348>
		  kliknuo_UNOS=0;
 800077c:	4b76      	ldr	r3, [pc, #472]	; (8000958 <main+0x4f0>)
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"7");
 8000782:	4b70      	ldr	r3, [pc, #448]	; (8000944 <main+0x4dc>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	b2db      	uxtb	r3, r3
 8000788:	4a74      	ldr	r2, [pc, #464]	; (800095c <main+0x4f4>)
 800078a:	4619      	mov	r1, r3
 800078c:	2001      	movs	r0, #1
 800078e:	f7ff fde9 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 8000792:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000796:	f000 fca1 	bl	80010dc <HAL_Delay>
		  array[col]=7;
 800079a:	4b6a      	ldr	r3, [pc, #424]	; (8000944 <main+0x4dc>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a6a      	ldr	r2, [pc, #424]	; (8000948 <main+0x4e0>)
 80007a0:	2107      	movs	r1, #7
 80007a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 80007a6:	4b67      	ldr	r3, [pc, #412]	; (8000944 <main+0x4dc>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	3301      	adds	r3, #1
 80007ac:	4a65      	ldr	r2, [pc, #404]	; (8000944 <main+0x4dc>)
 80007ae:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_11)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 80007b0:	4b64      	ldr	r3, [pc, #400]	; (8000944 <main+0x4dc>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b09      	cmp	r3, #9
 80007b6:	dc29      	bgt.n	800080c <main+0x3a4>
 80007b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007bc:	4863      	ldr	r0, [pc, #396]	; (800094c <main+0x4e4>)
 80007be:	f000 ff0d 	bl	80015dc <HAL_GPIO_ReadPin>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d121      	bne.n	800080c <main+0x3a4>
 80007c8:	4b61      	ldr	r3, [pc, #388]	; (8000950 <main+0x4e8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d11d      	bne.n	800080c <main+0x3a4>
 80007d0:	4b60      	ldr	r3, [pc, #384]	; (8000954 <main+0x4ec>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d119      	bne.n	800080c <main+0x3a4>
		  kliknuo_UNOS=0;
 80007d8:	4b5f      	ldr	r3, [pc, #380]	; (8000958 <main+0x4f0>)
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"8");
 80007de:	4b59      	ldr	r3, [pc, #356]	; (8000944 <main+0x4dc>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	4a5e      	ldr	r2, [pc, #376]	; (8000960 <main+0x4f8>)
 80007e6:	4619      	mov	r1, r3
 80007e8:	2001      	movs	r0, #1
 80007ea:	f7ff fdbb 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 80007ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007f2:	f000 fc73 	bl	80010dc <HAL_Delay>
		  array[col]=8;
 80007f6:	4b53      	ldr	r3, [pc, #332]	; (8000944 <main+0x4dc>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a53      	ldr	r2, [pc, #332]	; (8000948 <main+0x4e0>)
 80007fc:	2108      	movs	r1, #8
 80007fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 8000802:	4b50      	ldr	r3, [pc, #320]	; (8000944 <main+0x4dc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3301      	adds	r3, #1
 8000808:	4a4e      	ldr	r2, [pc, #312]	; (8000944 <main+0x4dc>)
 800080a:	6013      	str	r3, [r2, #0]
	  }
	  if(col<10 && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12)==0 && kliknuo_OK==0 && dozvoljen_unos==1){
 800080c:	4b4d      	ldr	r3, [pc, #308]	; (8000944 <main+0x4dc>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b09      	cmp	r3, #9
 8000812:	dc29      	bgt.n	8000868 <main+0x400>
 8000814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000818:	484c      	ldr	r0, [pc, #304]	; (800094c <main+0x4e4>)
 800081a:	f000 fedf 	bl	80015dc <HAL_GPIO_ReadPin>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d121      	bne.n	8000868 <main+0x400>
 8000824:	4b4a      	ldr	r3, [pc, #296]	; (8000950 <main+0x4e8>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d11d      	bne.n	8000868 <main+0x400>
 800082c:	4b49      	ldr	r3, [pc, #292]	; (8000954 <main+0x4ec>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b01      	cmp	r3, #1
 8000832:	d119      	bne.n	8000868 <main+0x400>
		  kliknuo_UNOS=0;
 8000834:	4b48      	ldr	r3, [pc, #288]	; (8000958 <main+0x4f0>)
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
		  lcd_puts(1,col,(int8_t*)"9");
 800083a:	4b42      	ldr	r3, [pc, #264]	; (8000944 <main+0x4dc>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	4a48      	ldr	r2, [pc, #288]	; (8000964 <main+0x4fc>)
 8000842:	4619      	mov	r1, r3
 8000844:	2001      	movs	r0, #1
 8000846:	f7ff fd8d 	bl	8000364 <lcd_puts>
		  HAL_Delay(500);
 800084a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800084e:	f000 fc45 	bl	80010dc <HAL_Delay>
		  array[col]=9;
 8000852:	4b3c      	ldr	r3, [pc, #240]	; (8000944 <main+0x4dc>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a3c      	ldr	r2, [pc, #240]	; (8000948 <main+0x4e0>)
 8000858:	2109      	movs	r1, #9
 800085a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  col+=1;
 800085e:	4b39      	ldr	r3, [pc, #228]	; (8000944 <main+0x4dc>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	3301      	adds	r3, #1
 8000864:	4a37      	ldr	r2, [pc, #220]	; (8000944 <main+0x4dc>)
 8000866:	6013      	str	r3, [r2, #0]
	  }
	  if(kliknuo_OK==0 && kliknuo_UNOS==1 && vrata_otvorena==0 && enable_dugme_UNOS==1)
 8000868:	4b39      	ldr	r3, [pc, #228]	; (8000950 <main+0x4e8>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d12f      	bne.n	80008d0 <main+0x468>
 8000870:	4b39      	ldr	r3, [pc, #228]	; (8000958 <main+0x4f0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d12b      	bne.n	80008d0 <main+0x468>
 8000878:	4b3b      	ldr	r3, [pc, #236]	; (8000968 <main+0x500>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d127      	bne.n	80008d0 <main+0x468>
 8000880:	4b3a      	ldr	r3, [pc, #232]	; (800096c <main+0x504>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d123      	bne.n	80008d0 <main+0x468>
	  {
		  lcd_clear();
 8000888:	f7ff fdba 	bl	8000400 <lcd_clear>
		  lcd_puts(0,0,(int8_t*)"Unesite sifru");
 800088c:	4a38      	ldr	r2, [pc, #224]	; (8000970 <main+0x508>)
 800088e:	2100      	movs	r1, #0
 8000890:	2000      	movs	r0, #0
 8000892:	f7ff fd67 	bl	8000364 <lcd_puts>
		  for(int i=0; i<col; i++){
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	e007      	b.n	80008ac <main+0x444>
			array[i]=0;
 800089c:	4a2a      	ldr	r2, [pc, #168]	; (8000948 <main+0x4e0>)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2100      	movs	r1, #0
 80008a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  for(int i=0; i<col; i++){
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	3301      	adds	r3, #1
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	4b25      	ldr	r3, [pc, #148]	; (8000944 <main+0x4dc>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	687a      	ldr	r2, [r7, #4]
 80008b2:	429a      	cmp	r2, r3
 80008b4:	dbf2      	blt.n	800089c <main+0x434>
		  }
		  col=0;
 80008b6:	4b23      	ldr	r3, [pc, #140]	; (8000944 <main+0x4dc>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
		  dozvoljen_unos=1;
 80008bc:	4b25      	ldr	r3, [pc, #148]	; (8000954 <main+0x4ec>)
 80008be:	2201      	movs	r2, #1
 80008c0:	601a      	str	r2, [r3, #0]
		  kliknuo_UNOS=0;
 80008c2:	4b25      	ldr	r3, [pc, #148]	; (8000958 <main+0x4f0>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]

		  HAL_Delay(500);
 80008c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008cc:	f000 fc06 	bl	80010dc <HAL_Delay>
	  }
	  if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_15)==0 && vrata_otvorena==0 && dozvoljen_unos==1){
 80008d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008d4:	481d      	ldr	r0, [pc, #116]	; (800094c <main+0x4e4>)
 80008d6:	f000 fe81 	bl	80015dc <HAL_GPIO_ReadPin>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	f040 80b7 	bne.w	8000a50 <main+0x5e8>
 80008e2:	4b21      	ldr	r3, [pc, #132]	; (8000968 <main+0x500>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	f040 80b2 	bne.w	8000a50 <main+0x5e8>
 80008ec:	4b19      	ldr	r3, [pc, #100]	; (8000954 <main+0x4ec>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	f040 80ad 	bne.w	8000a50 <main+0x5e8>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	4814      	ldr	r0, [pc, #80]	; (800094c <main+0x4e4>)
 80008fc:	f000 fe85 	bl	800160a <HAL_GPIO_WritePin>
		  kliknuo_OK=1;
 8000900:	4b13      	ldr	r3, [pc, #76]	; (8000950 <main+0x4e8>)
 8000902:	2201      	movs	r2, #1
 8000904:	601a      	str	r2, [r3, #0]
		  kliknuo_UNOS=0;
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <main+0x4f0>)
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
		  dozvoljen_unos=0;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <main+0x4ec>)
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
		  lcd_clear();
 8000912:	f7ff fd75 	bl	8000400 <lcd_clear>
		  if(col==0) {
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <main+0x4dc>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d12e      	bne.n	800097c <main+0x514>
			  lcd_puts(0,0,(int8_t*)"Nema unosa");
 800091e:	4a15      	ldr	r2, [pc, #84]	; (8000974 <main+0x50c>)
 8000920:	2100      	movs	r1, #0
 8000922:	2000      	movs	r0, #0
 8000924:	f7ff fd1e 	bl	8000364 <lcd_puts>
			  HAL_Delay(1000);
 8000928:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800092c:	f000 fbd6 	bl	80010dc <HAL_Delay>
			  lcd_clear();
 8000930:	f7ff fd66 	bl	8000400 <lcd_clear>
			  lcd_puts(0,0,(int8_t*)"Sef je zakljucan");
 8000934:	4a10      	ldr	r2, [pc, #64]	; (8000978 <main+0x510>)
 8000936:	2100      	movs	r1, #0
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff fd13 	bl	8000364 <lcd_puts>
 800093e:	e083      	b.n	8000a48 <main+0x5e0>
 8000940:	08002760 	.word	0x08002760
 8000944:	200000c4 	.word	0x200000c4
 8000948:	2000009c 	.word	0x2000009c
 800094c:	40010800 	.word	0x40010800
 8000950:	200000c8 	.word	0x200000c8
 8000954:	200000d4 	.word	0x200000d4
 8000958:	200000cc 	.word	0x200000cc
 800095c:	08002764 	.word	0x08002764
 8000960:	08002768 	.word	0x08002768
 8000964:	0800276c 	.word	0x0800276c
 8000968:	200000d0 	.word	0x200000d0
 800096c:	20000028 	.word	0x20000028
 8000970:	08002770 	.word	0x08002770
 8000974:	08002780 	.word	0x08002780
 8000978:	08002734 	.word	0x08002734
		  }
		  else if (array[0]==ispravan_pass[0] && array[1]==ispravan_pass[1] &&
 800097c:	4b70      	ldr	r3, [pc, #448]	; (8000b40 <main+0x6d8>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b70      	ldr	r3, [pc, #448]	; (8000b44 <main+0x6dc>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	429a      	cmp	r2, r3
 8000986:	d14c      	bne.n	8000a22 <main+0x5ba>
 8000988:	4b6d      	ldr	r3, [pc, #436]	; (8000b40 <main+0x6d8>)
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	4b6d      	ldr	r3, [pc, #436]	; (8000b44 <main+0x6dc>)
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	429a      	cmp	r2, r3
 8000992:	d146      	bne.n	8000a22 <main+0x5ba>
			  array[2]==ispravan_pass[2] && array[3]==ispravan_pass[3]
 8000994:	4b6a      	ldr	r3, [pc, #424]	; (8000b40 <main+0x6d8>)
 8000996:	689a      	ldr	r2, [r3, #8]
 8000998:	4b6a      	ldr	r3, [pc, #424]	; (8000b44 <main+0x6dc>)
 800099a:	689b      	ldr	r3, [r3, #8]
		  else if (array[0]==ispravan_pass[0] && array[1]==ispravan_pass[1] &&
 800099c:	429a      	cmp	r2, r3
 800099e:	d140      	bne.n	8000a22 <main+0x5ba>
			  array[2]==ispravan_pass[2] && array[3]==ispravan_pass[3]
 80009a0:	4b67      	ldr	r3, [pc, #412]	; (8000b40 <main+0x6d8>)
 80009a2:	68da      	ldr	r2, [r3, #12]
 80009a4:	4b67      	ldr	r3, [pc, #412]	; (8000b44 <main+0x6dc>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d13a      	bne.n	8000a22 <main+0x5ba>
			  && array[4]==0 && ispravan_pass[4]==0){
 80009ac:	4b64      	ldr	r3, [pc, #400]	; (8000b40 <main+0x6d8>)
 80009ae:	691b      	ldr	r3, [r3, #16]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d136      	bne.n	8000a22 <main+0x5ba>
 80009b4:	4b63      	ldr	r3, [pc, #396]	; (8000b44 <main+0x6dc>)
 80009b6:	691b      	ldr	r3, [r3, #16]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d132      	bne.n	8000a22 <main+0x5ba>
			lcd_puts(0,0,(int8_t*)"Ispravna sifra");
 80009bc:	4a62      	ldr	r2, [pc, #392]	; (8000b48 <main+0x6e0>)
 80009be:	2100      	movs	r1, #0
 80009c0:	2000      	movs	r0, #0
 80009c2:	f7ff fccf 	bl	8000364 <lcd_puts>
			lcd_puts(1,0,(int8_t*)"Otkljucavanje...");
 80009c6:	4a61      	ldr	r2, [pc, #388]	; (8000b4c <main+0x6e4>)
 80009c8:	2100      	movs	r1, #0
 80009ca:	2001      	movs	r0, #1
 80009cc:	f7ff fcca 	bl	8000364 <lcd_puts>
			enable_dugme_UNOS=0;
 80009d0:	4b5f      	ldr	r3, [pc, #380]	; (8000b50 <main+0x6e8>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]

			//motor - otvara vrata
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2110      	movs	r1, #16
 80009da:	485e      	ldr	r0, [pc, #376]	; (8000b54 <main+0x6ec>)
 80009dc:	f000 fe15 	bl	800160a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2120      	movs	r1, #32
 80009e4:	485b      	ldr	r0, [pc, #364]	; (8000b54 <main+0x6ec>)
 80009e6:	f000 fe10 	bl	800160a <HAL_GPIO_WritePin>
			HAL_Delay(2000);
 80009ea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80009ee:	f000 fb75 	bl	80010dc <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 80009f2:	2200      	movs	r2, #0
 80009f4:	2110      	movs	r1, #16
 80009f6:	4857      	ldr	r0, [pc, #348]	; (8000b54 <main+0x6ec>)
 80009f8:	f000 fe07 	bl	800160a <HAL_GPIO_WritePin>
			HAL_Delay(500);
 80009fc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a00:	f000 fb6c 	bl	80010dc <HAL_Delay>

			vrata_otvorena=1;
 8000a04:	4b54      	ldr	r3, [pc, #336]	; (8000b58 <main+0x6f0>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	601a      	str	r2, [r3, #0]

			lcd_clear();
 8000a0a:	f7ff fcf9 	bl	8000400 <lcd_clear>
			lcd_puts(0,0,(int8_t*)"Vrata otkljucana");
 8000a0e:	4a53      	ldr	r2, [pc, #332]	; (8000b5c <main+0x6f4>)
 8000a10:	2100      	movs	r1, #0
 8000a12:	2000      	movs	r0, #0
 8000a14:	f7ff fca6 	bl	8000364 <lcd_puts>
			HAL_Delay(500);
 8000a18:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a1c:	f000 fb5e 	bl	80010dc <HAL_Delay>
 8000a20:	e012      	b.n	8000a48 <main+0x5e0>
		  }
		  else{
			lcd_puts(0,0,(int8_t*)"Neispravan unos");
 8000a22:	4a4f      	ldr	r2, [pc, #316]	; (8000b60 <main+0x6f8>)
 8000a24:	2100      	movs	r1, #0
 8000a26:	2000      	movs	r0, #0
 8000a28:	f7ff fc9c 	bl	8000364 <lcd_puts>
			vrata_otvorena=0;
 8000a2c:	4b4a      	ldr	r3, [pc, #296]	; (8000b58 <main+0x6f0>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
			HAL_Delay(1000);
 8000a32:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a36:	f000 fb51 	bl	80010dc <HAL_Delay>
			lcd_clear();
 8000a3a:	f7ff fce1 	bl	8000400 <lcd_clear>
			lcd_puts(0,0,(int8_t*)"Sef je zakljucan");
 8000a3e:	4a49      	ldr	r2, [pc, #292]	; (8000b64 <main+0x6fc>)
 8000a40:	2100      	movs	r1, #0
 8000a42:	2000      	movs	r0, #0
 8000a44:	f7ff fc8e 	bl	8000364 <lcd_puts>
		  }

		 HAL_Delay(500);
 8000a48:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a4c:	f000 fb46 	bl	80010dc <HAL_Delay>
	 }
	 if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==0 && vrata_otvorena==1){
 8000a50:	2104      	movs	r1, #4
 8000a52:	4840      	ldr	r0, [pc, #256]	; (8000b54 <main+0x6ec>)
 8000a54:	f000 fdc2 	bl	80015dc <HAL_GPIO_ReadPin>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d134      	bne.n	8000ac8 <main+0x660>
 8000a5e:	4b3e      	ldr	r3, [pc, #248]	; (8000b58 <main+0x6f0>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d130      	bne.n	8000ac8 <main+0x660>
		 vrata_otvorena=0;
 8000a66:	4b3c      	ldr	r3, [pc, #240]	; (8000b58 <main+0x6f0>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
		 dozvoljen_unos=0;
 8000a6c:	4b3e      	ldr	r3, [pc, #248]	; (8000b68 <main+0x700>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
		 kliknuo_OK=0;
 8000a72:	4b3e      	ldr	r3, [pc, #248]	; (8000b6c <main+0x704>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
		 enable_dugme_UNOS=1;
 8000a78:	4b35      	ldr	r3, [pc, #212]	; (8000b50 <main+0x6e8>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	601a      	str	r2, [r3, #0]
		 lcd_clear();
 8000a7e:	f7ff fcbf 	bl	8000400 <lcd_clear>
		 lcd_puts(0,0,(int8_t*)"Zatvaranje...");
 8000a82:	4a3b      	ldr	r2, [pc, #236]	; (8000b70 <main+0x708>)
 8000a84:	2100      	movs	r1, #0
 8000a86:	2000      	movs	r0, #0
 8000a88:	f7ff fc6c 	bl	8000364 <lcd_puts>

		 //motor - zatvara vrata
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2110      	movs	r1, #16
 8000a90:	4830      	ldr	r0, [pc, #192]	; (8000b54 <main+0x6ec>)
 8000a92:	f000 fdba 	bl	800160a <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 8000a96:	2201      	movs	r2, #1
 8000a98:	2120      	movs	r1, #32
 8000a9a:	482e      	ldr	r0, [pc, #184]	; (8000b54 <main+0x6ec>)
 8000a9c:	f000 fdb5 	bl	800160a <HAL_GPIO_WritePin>
		 HAL_Delay(2000);
 8000aa0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000aa4:	f000 fb1a 	bl	80010dc <HAL_Delay>
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2120      	movs	r1, #32
 8000aac:	4829      	ldr	r0, [pc, #164]	; (8000b54 <main+0x6ec>)
 8000aae:	f000 fdac 	bl	800160a <HAL_GPIO_WritePin>
		 HAL_Delay(500);
 8000ab2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ab6:	f000 fb11 	bl	80010dc <HAL_Delay>

		 lcd_clear();
 8000aba:	f7ff fca1 	bl	8000400 <lcd_clear>
		 lcd_puts(0,0,(int8_t*)"Sef je zakljucan");
 8000abe:	4a29      	ldr	r2, [pc, #164]	; (8000b64 <main+0x6fc>)
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f7ff fc4e 	bl	8000364 <lcd_puts>

	  }
	 if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==0 && dozvoljen_unos==1){
 8000ac8:	2102      	movs	r1, #2
 8000aca:	4822      	ldr	r0, [pc, #136]	; (8000b54 <main+0x6ec>)
 8000acc:	f000 fd86 	bl	80015dc <HAL_GPIO_ReadPin>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	f47f ace1 	bne.w	800049a <main+0x32>
 8000ad8:	4b23      	ldr	r3, [pc, #140]	; (8000b68 <main+0x700>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	f47f acdc 	bne.w	800049a <main+0x32>
		 //ponisti unos
		 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7,GPIO_PIN_RESET);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2180      	movs	r1, #128	; 0x80
 8000ae6:	4823      	ldr	r0, [pc, #140]	; (8000b74 <main+0x70c>)
 8000ae8:	f000 fd8f 	bl	800160a <HAL_GPIO_WritePin>
		 lcd_clear();
 8000aec:	f7ff fc88 	bl	8000400 <lcd_clear>
		 lcd_puts(0,0,(int8_t*)"Ponisten unos");
 8000af0:	4a21      	ldr	r2, [pc, #132]	; (8000b78 <main+0x710>)
 8000af2:	2100      	movs	r1, #0
 8000af4:	2000      	movs	r0, #0
 8000af6:	f7ff fc35 	bl	8000364 <lcd_puts>
		  for(int i=0; i<col; i++){
 8000afa:	2300      	movs	r3, #0
 8000afc:	603b      	str	r3, [r7, #0]
 8000afe:	e007      	b.n	8000b10 <main+0x6a8>
			array[i]=0;
 8000b00:	4a0f      	ldr	r2, [pc, #60]	; (8000b40 <main+0x6d8>)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	2100      	movs	r1, #0
 8000b06:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  for(int i=0; i<col; i++){
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	603b      	str	r3, [r7, #0]
 8000b10:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <main+0x714>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	683a      	ldr	r2, [r7, #0]
 8000b16:	429a      	cmp	r2, r3
 8000b18:	dbf2      	blt.n	8000b00 <main+0x698>
		  }
		  col=0;
 8000b1a:	4b18      	ldr	r3, [pc, #96]	; (8000b7c <main+0x714>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
		  dozvoljen_unos=0;
 8000b20:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <main+0x700>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
		 HAL_Delay(1000);
 8000b26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b2a:	f000 fad7 	bl	80010dc <HAL_Delay>
		 lcd_clear();
 8000b2e:	f7ff fc67 	bl	8000400 <lcd_clear>
		 lcd_puts(0,0,(int8_t*)"Sef je zakljucan");
 8000b32:	4a0c      	ldr	r2, [pc, #48]	; (8000b64 <main+0x6fc>)
 8000b34:	2100      	movs	r1, #0
 8000b36:	2000      	movs	r0, #0
 8000b38:	f7ff fc14 	bl	8000364 <lcd_puts>
	  if(col<=10){
 8000b3c:	e4ad      	b.n	800049a <main+0x32>
 8000b3e:	bf00      	nop
 8000b40:	2000009c 	.word	0x2000009c
 8000b44:	20000000 	.word	0x20000000
 8000b48:	0800278c 	.word	0x0800278c
 8000b4c:	0800279c 	.word	0x0800279c
 8000b50:	20000028 	.word	0x20000028
 8000b54:	40010c00 	.word	0x40010c00
 8000b58:	200000d0 	.word	0x200000d0
 8000b5c:	080027b0 	.word	0x080027b0
 8000b60:	080027c4 	.word	0x080027c4
 8000b64:	08002734 	.word	0x08002734
 8000b68:	200000d4 	.word	0x200000d4
 8000b6c:	200000c8 	.word	0x200000c8
 8000b70:	080027d4 	.word	0x080027d4
 8000b74:	40010800 	.word	0x40010800
 8000b78:	080027e4 	.word	0x080027e4
 8000b7c:	200000c4 	.word	0x200000c4

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b090      	sub	sp, #64	; 0x40
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 0318 	add.w	r3, r7, #24
 8000b8a:	2228      	movs	r2, #40	; 0x28
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 fd98 	bl	80026c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	1d3b      	adds	r3, r7, #4
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
 8000ba0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000baa:	2310      	movs	r3, #16
 8000bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000bb6:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8000bba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bbc:	f107 0318 	add.w	r3, r7, #24
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f000 fd6b 	bl	800169c <HAL_RCC_OscConfig>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000bcc:	f000 f916 	bl	8000dfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be0:	2300      	movs	r3, #0
 8000be2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000be4:	1d3b      	adds	r3, r7, #4
 8000be6:	2101      	movs	r1, #1
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 ffd9 	bl	8001ba0 <HAL_RCC_ClockConfig>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000bf4:	f000 f902 	bl	8000dfc <Error_Handler>
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	3740      	adds	r7, #64	; 0x40
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c14:	463b      	mov	r3, r7
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c1e:	4a1e      	ldr	r2, [pc, #120]	; (8000c98 <MX_TIM3_Init+0x98>)
 8000c20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 146;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c24:	2292      	movs	r2, #146	; 0x92
 8000c26:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c28:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000c2e:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c34:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c36:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c3c:	4b15      	ldr	r3, [pc, #84]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c42:	4814      	ldr	r0, [pc, #80]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c44:	f001 f956 	bl	8001ef4 <HAL_TIM_Base_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000c4e:	f000 f8d5 	bl	8000dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c58:	f107 0308 	add.w	r3, r7, #8
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	480d      	ldr	r0, [pc, #52]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c60:	f001 faec 	bl	800223c <HAL_TIM_ConfigClockSource>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000c6a:	f000 f8c7 	bl	8000dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c6e:	2320      	movs	r3, #32
 8000c70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c72:	2300      	movs	r3, #0
 8000c74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c76:	463b      	mov	r3, r7
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4806      	ldr	r0, [pc, #24]	; (8000c94 <MX_TIM3_Init+0x94>)
 8000c7c:	f001 fcb8 	bl	80025f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000c86:	f000 f8b9 	bl	8000dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000054 	.word	0x20000054
 8000c98:	40000400 	.word	0x40000400

08000c9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca2:	f107 0308 	add.w	r3, r7, #8
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb0:	4b39      	ldr	r3, [pc, #228]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cb2:	699b      	ldr	r3, [r3, #24]
 8000cb4:	4a38      	ldr	r2, [pc, #224]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cb6:	f043 0304 	orr.w	r3, r3, #4
 8000cba:	6193      	str	r3, [r2, #24]
 8000cbc:	4b36      	ldr	r3, [pc, #216]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	f003 0304 	and.w	r3, r3, #4
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc8:	4b33      	ldr	r3, [pc, #204]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	4a32      	ldr	r2, [pc, #200]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cce:	f043 0308 	orr.w	r3, r3, #8
 8000cd2:	6193      	str	r3, [r2, #24]
 8000cd4:	4b30      	ldr	r3, [pc, #192]	; (8000d98 <MX_GPIO_Init+0xfc>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	f003 0308 	and.w	r3, r3, #8
 8000cdc:	603b      	str	r3, [r7, #0]
 8000cde:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8000ce6:	482d      	ldr	r0, [pc, #180]	; (8000d9c <MX_GPIO_Init+0x100>)
 8000ce8:	f000 fc8f 	bl	800160a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000cec:	2200      	movs	r2, #0
 8000cee:	f64f 4138 	movw	r1, #64568	; 0xfc38
 8000cf2:	482b      	ldr	r0, [pc, #172]	; (8000da0 <MX_GPIO_Init+0x104>)
 8000cf4:	f000 fc89 	bl	800160a <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA10 PA11
                           PA12 PA13 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000cf8:	f64b 433f 	movw	r3, #48191	; 0xbc3f
 8000cfc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4823      	ldr	r0, [pc, #140]	; (8000d9c <MX_GPIO_Init+0x100>)
 8000d0e:	f000 fae9 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000d12:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2302      	movs	r3, #2
 8000d22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	f107 0308 	add.w	r3, r7, #8
 8000d28:	4619      	mov	r1, r3
 8000d2a:	481c      	ldr	r0, [pc, #112]	; (8000d9c <MX_GPIO_Init+0x100>)
 8000d2c:	f000 fada 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d30:	2301      	movs	r3, #1
 8000d32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d34:	4b1b      	ldr	r3, [pc, #108]	; (8000da4 <MX_GPIO_Init+0x108>)
 8000d36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d3c:	f107 0308 	add.w	r3, r7, #8
 8000d40:	4619      	mov	r1, r3
 8000d42:	4817      	ldr	r0, [pc, #92]	; (8000da0 <MX_GPIO_Init+0x104>)
 8000d44:	f000 face 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000d48:	2306      	movs	r3, #6
 8000d4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d54:	f107 0308 	add.w	r3, r7, #8
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4811      	ldr	r0, [pc, #68]	; (8000da0 <MX_GPIO_Init+0x104>)
 8000d5c:	f000 fac2 	bl	80012e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB3 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000d60:	f64f 4338 	movw	r3, #64568	; 0xfc38
 8000d64:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2302      	movs	r3, #2
 8000d70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d72:	f107 0308 	add.w	r3, r7, #8
 8000d76:	4619      	mov	r1, r3
 8000d78:	4809      	ldr	r0, [pc, #36]	; (8000da0 <MX_GPIO_Init+0x104>)
 8000d7a:	f000 fab3 	bl	80012e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2101      	movs	r1, #1
 8000d82:	2006      	movs	r0, #6
 8000d84:	f000 fa83 	bl	800128e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000d88:	2006      	movs	r0, #6
 8000d8a:	f000 fa9c 	bl	80012c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d8e:	bf00      	nop
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	40010800 	.word	0x40010800
 8000da0:	40010c00 	.word	0x40010c00
 8000da4:	10210000 	.word	0x10210000

08000da8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */


		if( htim->Instance == TIM3) {
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a0d      	ldr	r2, [pc, #52]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d10d      	bne.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x2e>
		    if(vrata_otvorena==1)
 8000dba:	4b0d      	ldr	r3, [pc, #52]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d104      	bne.n	8000dcc <HAL_TIM_PeriodElapsedCallback+0x24>
			{
				//HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, GPIO_PIN_SET);
				HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_3);
 8000dc2:	2108      	movs	r1, #8
 8000dc4:	480b      	ldr	r0, [pc, #44]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000dc6:	f000 fc38 	bl	800163a <HAL_GPIO_TogglePin>
 8000dca:	e004      	b.n	8000dd6 <HAL_TIM_PeriodElapsedCallback+0x2e>

			}
			else HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3, GPIO_PIN_RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2108      	movs	r1, #8
 8000dd0:	4808      	ldr	r0, [pc, #32]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000dd2:	f000 fc1a 	bl	800160a <HAL_GPIO_WritePin>




  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a07      	ldr	r2, [pc, #28]	; (8000df8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d101      	bne.n	8000de4 <HAL_TIM_PeriodElapsedCallback+0x3c>
    HAL_IncTick();
 8000de0:	f000 f960 	bl	80010a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40000400 	.word	0x40000400
 8000df0:	200000d0 	.word	0x200000d0
 8000df4:	40010c00 	.word	0x40010c00
 8000df8:	40012c00 	.word	0x40012c00

08000dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e00:	b672      	cpsid	i
}
 8000e02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <Error_Handler+0x8>
	...

08000e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b085      	sub	sp, #20
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e0e:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	4a14      	ldr	r2, [pc, #80]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6193      	str	r3, [r2, #24]
 8000e1a:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e28:	69db      	ldr	r3, [r3, #28]
 8000e2a:	4a0e      	ldr	r2, [pc, #56]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e30:	61d3      	str	r3, [r2, #28]
 8000e32:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <HAL_MspInit+0x5c>)
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <HAL_MspInit+0x60>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_MspInit+0x60>)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	3714      	adds	r7, #20
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000

08000e6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a0d      	ldr	r2, [pc, #52]	; (8000eb0 <HAL_TIM_Base_MspInit+0x44>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d113      	bne.n	8000ea6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <HAL_TIM_Base_MspInit+0x48>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	4a0c      	ldr	r2, [pc, #48]	; (8000eb4 <HAL_TIM_Base_MspInit+0x48>)
 8000e84:	f043 0302 	orr.w	r3, r3, #2
 8000e88:	61d3      	str	r3, [r2, #28]
 8000e8a:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <HAL_TIM_Base_MspInit+0x48>)
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	f003 0302 	and.w	r3, r3, #2
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	201d      	movs	r0, #29
 8000e9c:	f000 f9f7 	bl	800128e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ea0:	201d      	movs	r0, #29
 8000ea2:	f000 fa10 	bl	80012c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40000400 	.word	0x40000400
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08c      	sub	sp, #48	; 0x30
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ece:	4b2e      	ldr	r3, [pc, #184]	; (8000f88 <HAL_InitTick+0xd0>)
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	4a2d      	ldr	r2, [pc, #180]	; (8000f88 <HAL_InitTick+0xd0>)
 8000ed4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ed8:	6193      	str	r3, [r2, #24]
 8000eda:	4b2b      	ldr	r3, [pc, #172]	; (8000f88 <HAL_InitTick+0xd0>)
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ee6:	f107 020c 	add.w	r2, r7, #12
 8000eea:	f107 0310 	add.w	r3, r7, #16
 8000eee:	4611      	mov	r1, r2
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f000 ffb1 	bl	8001e58 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ef6:	f000 ff9b 	bl	8001e30 <HAL_RCC_GetPCLK2Freq>
 8000efa:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000efe:	4a23      	ldr	r2, [pc, #140]	; (8000f8c <HAL_InitTick+0xd4>)
 8000f00:	fba2 2303 	umull	r2, r3, r2, r3
 8000f04:	0c9b      	lsrs	r3, r3, #18
 8000f06:	3b01      	subs	r3, #1
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f0c:	4a21      	ldr	r2, [pc, #132]	; (8000f94 <HAL_InitTick+0xdc>)
 8000f0e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f16:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000f18:	4a1d      	ldr	r2, [pc, #116]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f1c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000f30:	4817      	ldr	r0, [pc, #92]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f32:	f000 ffdf 	bl	8001ef4 <HAL_TIM_Base_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000f3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d11b      	bne.n	8000f7c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000f44:	4812      	ldr	r0, [pc, #72]	; (8000f90 <HAL_InitTick+0xd8>)
 8000f46:	f001 f825 	bl	8001f94 <HAL_TIM_Base_Start_IT>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000f50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d111      	bne.n	8000f7c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000f58:	2019      	movs	r0, #25
 8000f5a:	f000 f9b4 	bl	80012c6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2b0f      	cmp	r3, #15
 8000f62:	d808      	bhi.n	8000f76 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000f64:	2200      	movs	r2, #0
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	2019      	movs	r0, #25
 8000f6a:	f000 f990 	bl	800128e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	; (8000f98 <HAL_InitTick+0xe0>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e002      	b.n	8000f7c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000f7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3730      	adds	r7, #48	; 0x30
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	431bde83 	.word	0x431bde83
 8000f90:	200000d8 	.word	0x200000d8
 8000f94:	40012c00 	.word	0x40012c00
 8000f98:	20000030 	.word	0x20000030

08000f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <NMI_Handler+0x4>

08000fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <HardFault_Handler+0x4>

08000fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <MemManage_Handler+0x4>

08000fae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <BusFault_Handler+0x4>

08000fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <UsageFault_Handler+0x4>

08000fba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bc80      	pop	{r7}
 8000fc4:	4770      	bx	lr

08000fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr

08000fde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bc80      	pop	{r7}
 8000fe8:	4770      	bx	lr

08000fea <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 fb3c 	bl	800166c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ffc:	4802      	ldr	r0, [pc, #8]	; (8001008 <TIM1_UP_IRQHandler+0x10>)
 8000ffe:	f001 f815 	bl	800202c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200000d8 	.word	0x200000d8

0800100c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001010:	4802      	ldr	r0, [pc, #8]	; (800101c <TIM3_IRQHandler+0x10>)
 8001012:	f001 f80b 	bl	800202c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000054 	.word	0x20000054

08001020 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	bc80      	pop	{r7}
 800102a:	4770      	bx	lr

0800102c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800102c:	f7ff fff8 	bl	8001020 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001030:	480b      	ldr	r0, [pc, #44]	; (8001060 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001032:	490c      	ldr	r1, [pc, #48]	; (8001064 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001034:	4a0c      	ldr	r2, [pc, #48]	; (8001068 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001038:	e002      	b.n	8001040 <LoopCopyDataInit>

0800103a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800103a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800103c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103e:	3304      	adds	r3, #4

08001040 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001040:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001042:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001044:	d3f9      	bcc.n	800103a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001046:	4a09      	ldr	r2, [pc, #36]	; (800106c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001048:	4c09      	ldr	r4, [pc, #36]	; (8001070 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800104a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800104c:	e001      	b.n	8001052 <LoopFillZerobss>

0800104e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001050:	3204      	adds	r2, #4

08001052 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001052:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001054:	d3fb      	bcc.n	800104e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001056:	f001 fb3d 	bl	80026d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800105a:	f7ff fa05 	bl	8000468 <main>
  bx lr
 800105e:	4770      	bx	lr
  ldr r0, =_sdata
 8001060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001064:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 8001068:	08002828 	.word	0x08002828
  ldr r2, =_sbss
 800106c:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 8001070:	20000124 	.word	0x20000124

08001074 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001074:	e7fe      	b.n	8001074 <ADC1_2_IRQHandler>
	...

08001078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800107c:	4b08      	ldr	r3, [pc, #32]	; (80010a0 <HAL_Init+0x28>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a07      	ldr	r2, [pc, #28]	; (80010a0 <HAL_Init+0x28>)
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001088:	2003      	movs	r0, #3
 800108a:	f000 f8f5 	bl	8001278 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108e:	200f      	movs	r0, #15
 8001090:	f7ff ff12 	bl	8000eb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001094:	f7ff feb8 	bl	8000e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40022000 	.word	0x40022000

080010a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_IncTick+0x1c>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <HAL_IncTick+0x20>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4413      	add	r3, r2
 80010b4:	4a03      	ldr	r2, [pc, #12]	; (80010c4 <HAL_IncTick+0x20>)
 80010b6:	6013      	str	r3, [r2, #0]
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	20000034 	.word	0x20000034
 80010c4:	20000120 	.word	0x20000120

080010c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b02      	ldr	r3, [pc, #8]	; (80010d8 <HAL_GetTick+0x10>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	20000120 	.word	0x20000120

080010dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e4:	f7ff fff0 	bl	80010c8 <HAL_GetTick>
 80010e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f4:	d005      	beq.n	8001102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <HAL_Delay+0x44>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4413      	add	r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001102:	bf00      	nop
 8001104:	f7ff ffe0 	bl	80010c8 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	429a      	cmp	r2, r3
 8001112:	d8f7      	bhi.n	8001104 <HAL_Delay+0x28>
  {
  }
}
 8001114:	bf00      	nop
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000034 	.word	0x20000034

08001124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f003 0307 	and.w	r3, r3, #7
 8001132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <__NVIC_SetPriorityGrouping+0x44>)
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001140:	4013      	ands	r3, r2
 8001142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800114c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001156:	4a04      	ldr	r2, [pc, #16]	; (8001168 <__NVIC_SetPriorityGrouping+0x44>)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	60d3      	str	r3, [r2, #12]
}
 800115c:	bf00      	nop
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001170:	4b04      	ldr	r3, [pc, #16]	; (8001184 <__NVIC_GetPriorityGrouping+0x18>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	0a1b      	lsrs	r3, r3, #8
 8001176:	f003 0307 	and.w	r3, r3, #7
}
 800117a:	4618      	mov	r0, r3
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001196:	2b00      	cmp	r3, #0
 8001198:	db0b      	blt.n	80011b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	f003 021f 	and.w	r2, r3, #31
 80011a0:	4906      	ldr	r1, [pc, #24]	; (80011bc <__NVIC_EnableIRQ+0x34>)
 80011a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a6:	095b      	lsrs	r3, r3, #5
 80011a8:	2001      	movs	r0, #1
 80011aa:	fa00 f202 	lsl.w	r2, r0, r2
 80011ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011b2:	bf00      	nop
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	e000e100 	.word	0xe000e100

080011c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	db0a      	blt.n	80011ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	490c      	ldr	r1, [pc, #48]	; (800120c <__NVIC_SetPriority+0x4c>)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	0112      	lsls	r2, r2, #4
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	440b      	add	r3, r1
 80011e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e8:	e00a      	b.n	8001200 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4908      	ldr	r1, [pc, #32]	; (8001210 <__NVIC_SetPriority+0x50>)
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	3b04      	subs	r3, #4
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	440b      	add	r3, r1
 80011fe:	761a      	strb	r2, [r3, #24]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	bc80      	pop	{r7}
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000e100 	.word	0xe000e100
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f1c3 0307 	rsb	r3, r3, #7
 800122e:	2b04      	cmp	r3, #4
 8001230:	bf28      	it	cs
 8001232:	2304      	movcs	r3, #4
 8001234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3304      	adds	r3, #4
 800123a:	2b06      	cmp	r3, #6
 800123c:	d902      	bls.n	8001244 <NVIC_EncodePriority+0x30>
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3b03      	subs	r3, #3
 8001242:	e000      	b.n	8001246 <NVIC_EncodePriority+0x32>
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	f04f 32ff 	mov.w	r2, #4294967295
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43da      	mvns	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	401a      	ands	r2, r3
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800125c:	f04f 31ff 	mov.w	r1, #4294967295
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	fa01 f303 	lsl.w	r3, r1, r3
 8001266:	43d9      	mvns	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	4313      	orrs	r3, r2
         );
}
 800126e:	4618      	mov	r0, r3
 8001270:	3724      	adds	r7, #36	; 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	bc80      	pop	{r7}
 8001276:	4770      	bx	lr

08001278 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff4f 	bl	8001124 <__NVIC_SetPriorityGrouping>
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128e:	b580      	push	{r7, lr}
 8001290:	b086      	sub	sp, #24
 8001292:	af00      	add	r7, sp, #0
 8001294:	4603      	mov	r3, r0
 8001296:	60b9      	str	r1, [r7, #8]
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800129c:	2300      	movs	r3, #0
 800129e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012a0:	f7ff ff64 	bl	800116c <__NVIC_GetPriorityGrouping>
 80012a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	68b9      	ldr	r1, [r7, #8]
 80012aa:	6978      	ldr	r0, [r7, #20]
 80012ac:	f7ff ffb2 	bl	8001214 <NVIC_EncodePriority>
 80012b0:	4602      	mov	r2, r0
 80012b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b6:	4611      	mov	r1, r2
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff81 	bl	80011c0 <__NVIC_SetPriority>
}
 80012be:	bf00      	nop
 80012c0:	3718      	adds	r7, #24
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff57 	bl	8001188 <__NVIC_EnableIRQ>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b08b      	sub	sp, #44	; 0x2c
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012ee:	2300      	movs	r3, #0
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012f6:	e161      	b.n	80015bc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012f8:	2201      	movs	r2, #1
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	69fa      	ldr	r2, [r7, #28]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	429a      	cmp	r2, r3
 8001312:	f040 8150 	bne.w	80015b6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	4a97      	ldr	r2, [pc, #604]	; (8001578 <HAL_GPIO_Init+0x294>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d05e      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001320:	4a95      	ldr	r2, [pc, #596]	; (8001578 <HAL_GPIO_Init+0x294>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d875      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001326:	4a95      	ldr	r2, [pc, #596]	; (800157c <HAL_GPIO_Init+0x298>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d058      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 800132c:	4a93      	ldr	r2, [pc, #588]	; (800157c <HAL_GPIO_Init+0x298>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d86f      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001332:	4a93      	ldr	r2, [pc, #588]	; (8001580 <HAL_GPIO_Init+0x29c>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d052      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001338:	4a91      	ldr	r2, [pc, #580]	; (8001580 <HAL_GPIO_Init+0x29c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d869      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800133e:	4a91      	ldr	r2, [pc, #580]	; (8001584 <HAL_GPIO_Init+0x2a0>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d04c      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001344:	4a8f      	ldr	r2, [pc, #572]	; (8001584 <HAL_GPIO_Init+0x2a0>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d863      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800134a:	4a8f      	ldr	r2, [pc, #572]	; (8001588 <HAL_GPIO_Init+0x2a4>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d046      	beq.n	80013de <HAL_GPIO_Init+0xfa>
 8001350:	4a8d      	ldr	r2, [pc, #564]	; (8001588 <HAL_GPIO_Init+0x2a4>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d85d      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 8001356:	2b12      	cmp	r3, #18
 8001358:	d82a      	bhi.n	80013b0 <HAL_GPIO_Init+0xcc>
 800135a:	2b12      	cmp	r3, #18
 800135c:	d859      	bhi.n	8001412 <HAL_GPIO_Init+0x12e>
 800135e:	a201      	add	r2, pc, #4	; (adr r2, 8001364 <HAL_GPIO_Init+0x80>)
 8001360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001364:	080013df 	.word	0x080013df
 8001368:	080013b9 	.word	0x080013b9
 800136c:	080013cb 	.word	0x080013cb
 8001370:	0800140d 	.word	0x0800140d
 8001374:	08001413 	.word	0x08001413
 8001378:	08001413 	.word	0x08001413
 800137c:	08001413 	.word	0x08001413
 8001380:	08001413 	.word	0x08001413
 8001384:	08001413 	.word	0x08001413
 8001388:	08001413 	.word	0x08001413
 800138c:	08001413 	.word	0x08001413
 8001390:	08001413 	.word	0x08001413
 8001394:	08001413 	.word	0x08001413
 8001398:	08001413 	.word	0x08001413
 800139c:	08001413 	.word	0x08001413
 80013a0:	08001413 	.word	0x08001413
 80013a4:	08001413 	.word	0x08001413
 80013a8:	080013c1 	.word	0x080013c1
 80013ac:	080013d5 	.word	0x080013d5
 80013b0:	4a76      	ldr	r2, [pc, #472]	; (800158c <HAL_GPIO_Init+0x2a8>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d013      	beq.n	80013de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013b6:	e02c      	b.n	8001412 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	623b      	str	r3, [r7, #32]
          break;
 80013be:	e029      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	3304      	adds	r3, #4
 80013c6:	623b      	str	r3, [r7, #32]
          break;
 80013c8:	e024      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	3308      	adds	r3, #8
 80013d0:	623b      	str	r3, [r7, #32]
          break;
 80013d2:	e01f      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	330c      	adds	r3, #12
 80013da:	623b      	str	r3, [r7, #32]
          break;
 80013dc:	e01a      	b.n	8001414 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d102      	bne.n	80013ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013e6:	2304      	movs	r3, #4
 80013e8:	623b      	str	r3, [r7, #32]
          break;
 80013ea:	e013      	b.n	8001414 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d105      	bne.n	8001400 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013f4:	2308      	movs	r3, #8
 80013f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69fa      	ldr	r2, [r7, #28]
 80013fc:	611a      	str	r2, [r3, #16]
          break;
 80013fe:	e009      	b.n	8001414 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001400:	2308      	movs	r3, #8
 8001402:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69fa      	ldr	r2, [r7, #28]
 8001408:	615a      	str	r2, [r3, #20]
          break;
 800140a:	e003      	b.n	8001414 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
          break;
 8001410:	e000      	b.n	8001414 <HAL_GPIO_Init+0x130>
          break;
 8001412:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	2bff      	cmp	r3, #255	; 0xff
 8001418:	d801      	bhi.n	800141e <HAL_GPIO_Init+0x13a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	e001      	b.n	8001422 <HAL_GPIO_Init+0x13e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	3304      	adds	r3, #4
 8001422:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	2bff      	cmp	r3, #255	; 0xff
 8001428:	d802      	bhi.n	8001430 <HAL_GPIO_Init+0x14c>
 800142a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	e002      	b.n	8001436 <HAL_GPIO_Init+0x152>
 8001430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001432:	3b08      	subs	r3, #8
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	210f      	movs	r1, #15
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	fa01 f303 	lsl.w	r3, r1, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	401a      	ands	r2, r3
 8001448:	6a39      	ldr	r1, [r7, #32]
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	fa01 f303 	lsl.w	r3, r1, r3
 8001450:	431a      	orrs	r2, r3
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	f000 80a9 	beq.w	80015b6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001464:	4b4a      	ldr	r3, [pc, #296]	; (8001590 <HAL_GPIO_Init+0x2ac>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	4a49      	ldr	r2, [pc, #292]	; (8001590 <HAL_GPIO_Init+0x2ac>)
 800146a:	f043 0301 	orr.w	r3, r3, #1
 800146e:	6193      	str	r3, [r2, #24]
 8001470:	4b47      	ldr	r3, [pc, #284]	; (8001590 <HAL_GPIO_Init+0x2ac>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800147c:	4a45      	ldr	r2, [pc, #276]	; (8001594 <HAL_GPIO_Init+0x2b0>)
 800147e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001480:	089b      	lsrs	r3, r3, #2
 8001482:	3302      	adds	r3, #2
 8001484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001488:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800148a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148c:	f003 0303 	and.w	r3, r3, #3
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	220f      	movs	r2, #15
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	4013      	ands	r3, r2
 800149e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a3d      	ldr	r2, [pc, #244]	; (8001598 <HAL_GPIO_Init+0x2b4>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d00d      	beq.n	80014c4 <HAL_GPIO_Init+0x1e0>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a3c      	ldr	r2, [pc, #240]	; (800159c <HAL_GPIO_Init+0x2b8>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d007      	beq.n	80014c0 <HAL_GPIO_Init+0x1dc>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a3b      	ldr	r2, [pc, #236]	; (80015a0 <HAL_GPIO_Init+0x2bc>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d101      	bne.n	80014bc <HAL_GPIO_Init+0x1d8>
 80014b8:	2302      	movs	r3, #2
 80014ba:	e004      	b.n	80014c6 <HAL_GPIO_Init+0x1e2>
 80014bc:	2303      	movs	r3, #3
 80014be:	e002      	b.n	80014c6 <HAL_GPIO_Init+0x1e2>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e000      	b.n	80014c6 <HAL_GPIO_Init+0x1e2>
 80014c4:	2300      	movs	r3, #0
 80014c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014c8:	f002 0203 	and.w	r2, r2, #3
 80014cc:	0092      	lsls	r2, r2, #2
 80014ce:	4093      	lsls	r3, r2
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014d6:	492f      	ldr	r1, [pc, #188]	; (8001594 <HAL_GPIO_Init+0x2b0>)
 80014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d006      	beq.n	80014fe <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014f0:	4b2c      	ldr	r3, [pc, #176]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	492b      	ldr	r1, [pc, #172]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	608b      	str	r3, [r1, #8]
 80014fc:	e006      	b.n	800150c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014fe:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	43db      	mvns	r3, r3
 8001506:	4927      	ldr	r1, [pc, #156]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001508:	4013      	ands	r3, r2
 800150a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d006      	beq.n	8001526 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 800151a:	68da      	ldr	r2, [r3, #12]
 800151c:	4921      	ldr	r1, [pc, #132]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	4313      	orrs	r3, r2
 8001522:	60cb      	str	r3, [r1, #12]
 8001524:	e006      	b.n	8001534 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001526:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001528:	68da      	ldr	r2, [r3, #12]
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	43db      	mvns	r3, r3
 800152e:	491d      	ldr	r1, [pc, #116]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001530:	4013      	ands	r3, r2
 8001532:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d006      	beq.n	800154e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001540:	4b18      	ldr	r3, [pc, #96]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	4917      	ldr	r1, [pc, #92]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	4313      	orrs	r3, r2
 800154a:	604b      	str	r3, [r1, #4]
 800154c:	e006      	b.n	800155c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	43db      	mvns	r3, r3
 8001556:	4913      	ldr	r1, [pc, #76]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 8001558:	4013      	ands	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d01f      	beq.n	80015a8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001568:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	; (80015a4 <HAL_GPIO_Init+0x2c0>)
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	4313      	orrs	r3, r2
 8001572:	600b      	str	r3, [r1, #0]
 8001574:	e01f      	b.n	80015b6 <HAL_GPIO_Init+0x2d2>
 8001576:	bf00      	nop
 8001578:	10320000 	.word	0x10320000
 800157c:	10310000 	.word	0x10310000
 8001580:	10220000 	.word	0x10220000
 8001584:	10210000 	.word	0x10210000
 8001588:	10120000 	.word	0x10120000
 800158c:	10110000 	.word	0x10110000
 8001590:	40021000 	.word	0x40021000
 8001594:	40010000 	.word	0x40010000
 8001598:	40010800 	.word	0x40010800
 800159c:	40010c00 	.word	0x40010c00
 80015a0:	40011000 	.word	0x40011000
 80015a4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015a8:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <HAL_GPIO_Init+0x2f4>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	43db      	mvns	r3, r3
 80015b0:	4909      	ldr	r1, [pc, #36]	; (80015d8 <HAL_GPIO_Init+0x2f4>)
 80015b2:	4013      	ands	r3, r2
 80015b4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	3301      	adds	r3, #1
 80015ba:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c2:	fa22 f303 	lsr.w	r3, r2, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f47f ae96 	bne.w	80012f8 <HAL_GPIO_Init+0x14>
  }
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	372c      	adds	r7, #44	; 0x2c
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	40010400 	.word	0x40010400

080015dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	4013      	ands	r3, r2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d002      	beq.n	80015fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015f4:	2301      	movs	r3, #1
 80015f6:	73fb      	strb	r3, [r7, #15]
 80015f8:	e001      	b.n	80015fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015fa:	2300      	movs	r3, #0
 80015fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
 8001612:	460b      	mov	r3, r1
 8001614:	807b      	strh	r3, [r7, #2]
 8001616:	4613      	mov	r3, r2
 8001618:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800161a:	787b      	ldrb	r3, [r7, #1]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d003      	beq.n	8001628 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001620:	887a      	ldrh	r2, [r7, #2]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001626:	e003      	b.n	8001630 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001628:	887b      	ldrh	r3, [r7, #2]
 800162a:	041a      	lsls	r2, r3, #16
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	611a      	str	r2, [r3, #16]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr

0800163a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800163a:	b480      	push	{r7}
 800163c:	b085      	sub	sp, #20
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	460b      	mov	r3, r1
 8001644:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800164c:	887a      	ldrh	r2, [r7, #2]
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	4013      	ands	r3, r2
 8001652:	041a      	lsls	r2, r3, #16
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	43d9      	mvns	r1, r3
 8001658:	887b      	ldrh	r3, [r7, #2]
 800165a:	400b      	ands	r3, r1
 800165c:	431a      	orrs	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	611a      	str	r2, [r3, #16]
}
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001676:	4b08      	ldr	r3, [pc, #32]	; (8001698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001678:	695a      	ldr	r2, [r3, #20]
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	4013      	ands	r3, r2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d006      	beq.n	8001690 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001684:	88fb      	ldrh	r3, [r7, #6]
 8001686:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001688:	88fb      	ldrh	r3, [r7, #6]
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe fec0 	bl	8000410 <HAL_GPIO_EXTI_Callback>
  }
}
 8001690:	bf00      	nop
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40010400 	.word	0x40010400

0800169c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e272      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 8087 	beq.w	80017ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016bc:	4b92      	ldr	r3, [pc, #584]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b04      	cmp	r3, #4
 80016c6:	d00c      	beq.n	80016e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016c8:	4b8f      	ldr	r3, [pc, #572]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 030c 	and.w	r3, r3, #12
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d112      	bne.n	80016fa <HAL_RCC_OscConfig+0x5e>
 80016d4:	4b8c      	ldr	r3, [pc, #560]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e0:	d10b      	bne.n	80016fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e2:	4b89      	ldr	r3, [pc, #548]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d06c      	beq.n	80017c8 <HAL_RCC_OscConfig+0x12c>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d168      	bne.n	80017c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e24c      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001702:	d106      	bne.n	8001712 <HAL_RCC_OscConfig+0x76>
 8001704:	4b80      	ldr	r3, [pc, #512]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a7f      	ldr	r2, [pc, #508]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800170a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800170e:	6013      	str	r3, [r2, #0]
 8001710:	e02e      	b.n	8001770 <HAL_RCC_OscConfig+0xd4>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10c      	bne.n	8001734 <HAL_RCC_OscConfig+0x98>
 800171a:	4b7b      	ldr	r3, [pc, #492]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a7a      	ldr	r2, [pc, #488]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b78      	ldr	r3, [pc, #480]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a77      	ldr	r2, [pc, #476]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800172c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e01d      	b.n	8001770 <HAL_RCC_OscConfig+0xd4>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800173c:	d10c      	bne.n	8001758 <HAL_RCC_OscConfig+0xbc>
 800173e:	4b72      	ldr	r3, [pc, #456]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a71      	ldr	r2, [pc, #452]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	4b6f      	ldr	r3, [pc, #444]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a6e      	ldr	r2, [pc, #440]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001754:	6013      	str	r3, [r2, #0]
 8001756:	e00b      	b.n	8001770 <HAL_RCC_OscConfig+0xd4>
 8001758:	4b6b      	ldr	r3, [pc, #428]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6a      	ldr	r2, [pc, #424]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800175e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b68      	ldr	r3, [pc, #416]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a67      	ldr	r2, [pc, #412]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800176a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800176e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d013      	beq.n	80017a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001778:	f7ff fca6 	bl	80010c8 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177e:	e008      	b.n	8001792 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001780:	f7ff fca2 	bl	80010c8 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b64      	cmp	r3, #100	; 0x64
 800178c:	d901      	bls.n	8001792 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e200      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001792:	4b5d      	ldr	r3, [pc, #372]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d0f0      	beq.n	8001780 <HAL_RCC_OscConfig+0xe4>
 800179e:	e014      	b.n	80017ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fc92 	bl	80010c8 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a8:	f7ff fc8e 	bl	80010c8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e1ec      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ba:	4b53      	ldr	r3, [pc, #332]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x10c>
 80017c6:	e000      	b.n	80017ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d063      	beq.n	800189e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017d6:	4b4c      	ldr	r3, [pc, #304]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017e2:	4b49      	ldr	r3, [pc, #292]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	2b08      	cmp	r3, #8
 80017ec:	d11c      	bne.n	8001828 <HAL_RCC_OscConfig+0x18c>
 80017ee:	4b46      	ldr	r3, [pc, #280]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d116      	bne.n	8001828 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017fa:	4b43      	ldr	r3, [pc, #268]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_RCC_OscConfig+0x176>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d001      	beq.n	8001812 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e1c0      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001812:	4b3d      	ldr	r3, [pc, #244]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	00db      	lsls	r3, r3, #3
 8001820:	4939      	ldr	r1, [pc, #228]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001822:	4313      	orrs	r3, r2
 8001824:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001826:	e03a      	b.n	800189e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	691b      	ldr	r3, [r3, #16]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d020      	beq.n	8001872 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001830:	4b36      	ldr	r3, [pc, #216]	; (800190c <HAL_RCC_OscConfig+0x270>)
 8001832:	2201      	movs	r2, #1
 8001834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7ff fc47 	bl	80010c8 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800183e:	f7ff fc43 	bl	80010c8 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e1a1      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001850:	4b2d      	ldr	r3, [pc, #180]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0f0      	beq.n	800183e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800185c:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	4927      	ldr	r1, [pc, #156]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 800186c:	4313      	orrs	r3, r2
 800186e:	600b      	str	r3, [r1, #0]
 8001870:	e015      	b.n	800189e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001872:	4b26      	ldr	r3, [pc, #152]	; (800190c <HAL_RCC_OscConfig+0x270>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001878:	f7ff fc26 	bl	80010c8 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001880:	f7ff fc22 	bl	80010c8 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e180      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001892:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d1f0      	bne.n	8001880 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0308 	and.w	r3, r3, #8
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d03a      	beq.n	8001920 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d019      	beq.n	80018e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018b2:	4b17      	ldr	r3, [pc, #92]	; (8001910 <HAL_RCC_OscConfig+0x274>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b8:	f7ff fc06 	bl	80010c8 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018be:	e008      	b.n	80018d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c0:	f7ff fc02 	bl	80010c8 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b02      	cmp	r3, #2
 80018cc:	d901      	bls.n	80018d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018ce:	2303      	movs	r3, #3
 80018d0:	e160      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d2:	4b0d      	ldr	r3, [pc, #52]	; (8001908 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d0f0      	beq.n	80018c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018de:	2001      	movs	r0, #1
 80018e0:	f000 faea 	bl	8001eb8 <RCC_Delay>
 80018e4:	e01c      	b.n	8001920 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_RCC_OscConfig+0x274>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ec:	f7ff fbec 	bl	80010c8 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f2:	e00f      	b.n	8001914 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018f4:	f7ff fbe8 	bl	80010c8 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d908      	bls.n	8001914 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e146      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
 8001906:	bf00      	nop
 8001908:	40021000 	.word	0x40021000
 800190c:	42420000 	.word	0x42420000
 8001910:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001914:	4b92      	ldr	r3, [pc, #584]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d1e9      	bne.n	80018f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 80a6 	beq.w	8001a7a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001932:	4b8b      	ldr	r3, [pc, #556]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10d      	bne.n	800195a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800193e:	4b88      	ldr	r3, [pc, #544]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	4a87      	ldr	r2, [pc, #540]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001948:	61d3      	str	r3, [r2, #28]
 800194a:	4b85      	ldr	r3, [pc, #532]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001952:	60bb      	str	r3, [r7, #8]
 8001954:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001956:	2301      	movs	r3, #1
 8001958:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195a:	4b82      	ldr	r3, [pc, #520]	; (8001b64 <HAL_RCC_OscConfig+0x4c8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001962:	2b00      	cmp	r3, #0
 8001964:	d118      	bne.n	8001998 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001966:	4b7f      	ldr	r3, [pc, #508]	; (8001b64 <HAL_RCC_OscConfig+0x4c8>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a7e      	ldr	r2, [pc, #504]	; (8001b64 <HAL_RCC_OscConfig+0x4c8>)
 800196c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001972:	f7ff fba9 	bl	80010c8 <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001978:	e008      	b.n	800198c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800197a:	f7ff fba5 	bl	80010c8 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b64      	cmp	r3, #100	; 0x64
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e103      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800198c:	4b75      	ldr	r3, [pc, #468]	; (8001b64 <HAL_RCC_OscConfig+0x4c8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001994:	2b00      	cmp	r3, #0
 8001996:	d0f0      	beq.n	800197a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d106      	bne.n	80019ae <HAL_RCC_OscConfig+0x312>
 80019a0:	4b6f      	ldr	r3, [pc, #444]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019a2:	6a1b      	ldr	r3, [r3, #32]
 80019a4:	4a6e      	ldr	r2, [pc, #440]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	f043 0301 	orr.w	r3, r3, #1
 80019aa:	6213      	str	r3, [r2, #32]
 80019ac:	e02d      	b.n	8001a0a <HAL_RCC_OscConfig+0x36e>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10c      	bne.n	80019d0 <HAL_RCC_OscConfig+0x334>
 80019b6:	4b6a      	ldr	r3, [pc, #424]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	4a69      	ldr	r2, [pc, #420]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019bc:	f023 0301 	bic.w	r3, r3, #1
 80019c0:	6213      	str	r3, [r2, #32]
 80019c2:	4b67      	ldr	r3, [pc, #412]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	4a66      	ldr	r2, [pc, #408]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019c8:	f023 0304 	bic.w	r3, r3, #4
 80019cc:	6213      	str	r3, [r2, #32]
 80019ce:	e01c      	b.n	8001a0a <HAL_RCC_OscConfig+0x36e>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	2b05      	cmp	r3, #5
 80019d6:	d10c      	bne.n	80019f2 <HAL_RCC_OscConfig+0x356>
 80019d8:	4b61      	ldr	r3, [pc, #388]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	4a60      	ldr	r2, [pc, #384]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019de:	f043 0304 	orr.w	r3, r3, #4
 80019e2:	6213      	str	r3, [r2, #32]
 80019e4:	4b5e      	ldr	r3, [pc, #376]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	4a5d      	ldr	r2, [pc, #372]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019ea:	f043 0301 	orr.w	r3, r3, #1
 80019ee:	6213      	str	r3, [r2, #32]
 80019f0:	e00b      	b.n	8001a0a <HAL_RCC_OscConfig+0x36e>
 80019f2:	4b5b      	ldr	r3, [pc, #364]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	4a5a      	ldr	r2, [pc, #360]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 80019f8:	f023 0301 	bic.w	r3, r3, #1
 80019fc:	6213      	str	r3, [r2, #32]
 80019fe:	4b58      	ldr	r3, [pc, #352]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	4a57      	ldr	r2, [pc, #348]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a04:	f023 0304 	bic.w	r3, r3, #4
 8001a08:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d015      	beq.n	8001a3e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a12:	f7ff fb59 	bl	80010c8 <HAL_GetTick>
 8001a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a18:	e00a      	b.n	8001a30 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a1a:	f7ff fb55 	bl	80010c8 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d901      	bls.n	8001a30 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	e0b1      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a30:	4b4b      	ldr	r3, [pc, #300]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	f003 0302 	and.w	r3, r3, #2
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d0ee      	beq.n	8001a1a <HAL_RCC_OscConfig+0x37e>
 8001a3c:	e014      	b.n	8001a68 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3e:	f7ff fb43 	bl	80010c8 <HAL_GetTick>
 8001a42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a44:	e00a      	b.n	8001a5c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a46:	f7ff fb3f 	bl	80010c8 <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e09b      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a5c:	4b40      	ldr	r3, [pc, #256]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1ee      	bne.n	8001a46 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d105      	bne.n	8001a7a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a6e:	4b3c      	ldr	r3, [pc, #240]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	4a3b      	ldr	r2, [pc, #236]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a78:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 8087 	beq.w	8001b92 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a84:	4b36      	ldr	r3, [pc, #216]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 030c 	and.w	r3, r3, #12
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	d061      	beq.n	8001b54 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d146      	bne.n	8001b26 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a98:	4b33      	ldr	r3, [pc, #204]	; (8001b68 <HAL_RCC_OscConfig+0x4cc>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9e:	f7ff fb13 	bl	80010c8 <HAL_GetTick>
 8001aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aa4:	e008      	b.n	8001ab8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa6:	f7ff fb0f 	bl	80010c8 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e06d      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab8:	4b29      	ldr	r3, [pc, #164]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1f0      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001acc:	d108      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ace:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	4921      	ldr	r1, [pc, #132]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a19      	ldr	r1, [r3, #32]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af0:	430b      	orrs	r3, r1
 8001af2:	491b      	ldr	r1, [pc, #108]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af8:	4b1b      	ldr	r3, [pc, #108]	; (8001b68 <HAL_RCC_OscConfig+0x4cc>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afe:	f7ff fae3 	bl	80010c8 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b04:	e008      	b.n	8001b18 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b06:	f7ff fadf 	bl	80010c8 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d901      	bls.n	8001b18 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b14:	2303      	movs	r3, #3
 8001b16:	e03d      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b18:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0f0      	beq.n	8001b06 <HAL_RCC_OscConfig+0x46a>
 8001b24:	e035      	b.n	8001b92 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <HAL_RCC_OscConfig+0x4cc>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff facc 	bl	80010c8 <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b34:	f7ff fac8 	bl	80010c8 <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e026      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <HAL_RCC_OscConfig+0x4c4>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x498>
 8001b52:	e01e      	b.n	8001b92 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	69db      	ldr	r3, [r3, #28]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d107      	bne.n	8001b6c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e019      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40007000 	.word	0x40007000
 8001b68:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_RCC_OscConfig+0x500>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d106      	bne.n	8001b8e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d001      	beq.n	8001b92 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e000      	b.n	8001b94 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e0d0      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb4:	4b6a      	ldr	r3, [pc, #424]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d910      	bls.n	8001be4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc2:	4b67      	ldr	r3, [pc, #412]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 0207 	bic.w	r2, r3, #7
 8001bca:	4965      	ldr	r1, [pc, #404]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd2:	4b63      	ldr	r3, [pc, #396]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d001      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e0b8      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d020      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d005      	beq.n	8001c08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bfc:	4b59      	ldr	r3, [pc, #356]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	4a58      	ldr	r2, [pc, #352]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0308 	and.w	r3, r3, #8
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d005      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c14:	4b53      	ldr	r3, [pc, #332]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4a52      	ldr	r2, [pc, #328]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c20:	4b50      	ldr	r3, [pc, #320]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	494d      	ldr	r1, [pc, #308]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d040      	beq.n	8001cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d107      	bne.n	8001c56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c46:	4b47      	ldr	r3, [pc, #284]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d115      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e07f      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d107      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c5e:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d109      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e073      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c6e:	4b3d      	ldr	r3, [pc, #244]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d101      	bne.n	8001c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e06b      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c7e:	4b39      	ldr	r3, [pc, #228]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f023 0203 	bic.w	r2, r3, #3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	4936      	ldr	r1, [pc, #216]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c90:	f7ff fa1a 	bl	80010c8 <HAL_GetTick>
 8001c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c96:	e00a      	b.n	8001cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c98:	f7ff fa16 	bl	80010c8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e053      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cae:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 020c 	and.w	r2, r3, #12
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d1eb      	bne.n	8001c98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cc0:	4b27      	ldr	r3, [pc, #156]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d210      	bcs.n	8001cf0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cce:	4b24      	ldr	r3, [pc, #144]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f023 0207 	bic.w	r2, r3, #7
 8001cd6:	4922      	ldr	r1, [pc, #136]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cde:	4b20      	ldr	r3, [pc, #128]	; (8001d60 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d001      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e032      	b.n	8001d56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d008      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cfc:	4b19      	ldr	r3, [pc, #100]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	4916      	ldr	r1, [pc, #88]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d009      	beq.n	8001d2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	00db      	lsls	r3, r3, #3
 8001d28:	490e      	ldr	r1, [pc, #56]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d2e:	f000 f821 	bl	8001d74 <HAL_RCC_GetSysClockFreq>
 8001d32:	4602      	mov	r2, r0
 8001d34:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_RCC_ClockConfig+0x1c4>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	091b      	lsrs	r3, r3, #4
 8001d3a:	f003 030f 	and.w	r3, r3, #15
 8001d3e:	490a      	ldr	r1, [pc, #40]	; (8001d68 <HAL_RCC_ClockConfig+0x1c8>)
 8001d40:	5ccb      	ldrb	r3, [r1, r3]
 8001d42:	fa22 f303 	lsr.w	r3, r2, r3
 8001d46:	4a09      	ldr	r2, [pc, #36]	; (8001d6c <HAL_RCC_ClockConfig+0x1cc>)
 8001d48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <HAL_RCC_ClockConfig+0x1d0>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff f8b2 	bl	8000eb8 <HAL_InitTick>

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40022000 	.word	0x40022000
 8001d64:	40021000 	.word	0x40021000
 8001d68:	080027f4 	.word	0x080027f4
 8001d6c:	2000002c 	.word	0x2000002c
 8001d70:	20000030 	.word	0x20000030

08001d74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	2300      	movs	r3, #0
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	2300      	movs	r3, #0
 8001d88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f003 030c 	and.w	r3, r3, #12
 8001d9a:	2b04      	cmp	r3, #4
 8001d9c:	d002      	beq.n	8001da4 <HAL_RCC_GetSysClockFreq+0x30>
 8001d9e:	2b08      	cmp	r3, #8
 8001da0:	d003      	beq.n	8001daa <HAL_RCC_GetSysClockFreq+0x36>
 8001da2:	e027      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001da4:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8001da6:	613b      	str	r3, [r7, #16]
      break;
 8001da8:	e027      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	0c9b      	lsrs	r3, r3, #18
 8001dae:	f003 030f 	and.w	r3, r3, #15
 8001db2:	4a17      	ldr	r2, [pc, #92]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001db4:	5cd3      	ldrb	r3, [r2, r3]
 8001db6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d010      	beq.n	8001de4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x94>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	0c5b      	lsrs	r3, r3, #17
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	4a11      	ldr	r2, [pc, #68]	; (8001e14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001dce:	5cd3      	ldrb	r3, [r2, r3]
 8001dd0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	; (8001e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8001dd6:	fb03 f202 	mul.w	r2, r3, r2
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e004      	b.n	8001dee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a0c      	ldr	r2, [pc, #48]	; (8001e18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001de8:	fb02 f303 	mul.w	r3, r2, r3
 8001dec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	613b      	str	r3, [r7, #16]
      break;
 8001df2:	e002      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <HAL_RCC_GetSysClockFreq+0x98>)
 8001df6:	613b      	str	r3, [r7, #16]
      break;
 8001df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dfa:	693b      	ldr	r3, [r7, #16]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	371c      	adds	r7, #28
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	007a1200 	.word	0x007a1200
 8001e10:	0800280c 	.word	0x0800280c
 8001e14:	0800281c 	.word	0x0800281c
 8001e18:	003d0900 	.word	0x003d0900

08001e1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e20:	4b02      	ldr	r3, [pc, #8]	; (8001e2c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e22:	681b      	ldr	r3, [r3, #0]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	2000002c 	.word	0x2000002c

08001e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e34:	f7ff fff2 	bl	8001e1c <HAL_RCC_GetHCLKFreq>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	0adb      	lsrs	r3, r3, #11
 8001e40:	f003 0307 	and.w	r3, r3, #7
 8001e44:	4903      	ldr	r1, [pc, #12]	; (8001e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e46:	5ccb      	ldrb	r3, [r1, r3]
 8001e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40021000 	.word	0x40021000
 8001e54:	08002804 	.word	0x08002804

08001e58 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	220f      	movs	r2, #15
 8001e66:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e68:	4b11      	ldr	r3, [pc, #68]	; (8001eb0 <HAL_RCC_GetClockConfig+0x58>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f003 0203 	and.w	r2, r3, #3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e74:	4b0e      	ldr	r3, [pc, #56]	; (8001eb0 <HAL_RCC_GetClockConfig+0x58>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e80:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <HAL_RCC_GetClockConfig+0x58>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001e8c:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <HAL_RCC_GetClockConfig+0x58>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	08db      	lsrs	r3, r3, #3
 8001e92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_RCC_GetClockConfig+0x5c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0207 	and.w	r2, r3, #7
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	40022000 	.word	0x40022000

08001eb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b085      	sub	sp, #20
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <RCC_Delay+0x34>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a0a      	ldr	r2, [pc, #40]	; (8001ef0 <RCC_Delay+0x38>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	0a5b      	lsrs	r3, r3, #9
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	fb02 f303 	mul.w	r3, r2, r3
 8001ed2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ed4:	bf00      	nop
  }
  while (Delay --);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	1e5a      	subs	r2, r3, #1
 8001eda:	60fa      	str	r2, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f9      	bne.n	8001ed4 <RCC_Delay+0x1c>
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3714      	adds	r7, #20
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	2000002c 	.word	0x2000002c
 8001ef0:	10624dd3 	.word	0x10624dd3

08001ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e041      	b.n	8001f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7fe ffa6 	bl	8000e6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2202      	movs	r2, #2
 8001f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3304      	adds	r3, #4
 8001f30:	4619      	mov	r1, r3
 8001f32:	4610      	mov	r0, r2
 8001f34:	f000 fa6e 	bl	8002414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d001      	beq.n	8001fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e035      	b.n	8002018 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2202      	movs	r2, #2
 8001fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68da      	ldr	r2, [r3, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f042 0201 	orr.w	r2, r2, #1
 8001fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a16      	ldr	r2, [pc, #88]	; (8002024 <HAL_TIM_Base_Start_IT+0x90>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d009      	beq.n	8001fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd6:	d004      	beq.n	8001fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a12      	ldr	r2, [pc, #72]	; (8002028 <HAL_TIM_Base_Start_IT+0x94>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d111      	bne.n	8002006 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b06      	cmp	r3, #6
 8001ff2:	d010      	beq.n	8002016 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0201 	orr.w	r2, r2, #1
 8002002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002004:	e007      	b.n	8002016 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f042 0201 	orr.w	r2, r2, #1
 8002014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40000400 	.word	0x40000400

0800202c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b02      	cmp	r3, #2
 8002040:	d122      	bne.n	8002088 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b02      	cmp	r3, #2
 800204e:	d11b      	bne.n	8002088 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f06f 0202 	mvn.w	r2, #2
 8002058:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d003      	beq.n	8002076 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f9b4 	bl	80023dc <HAL_TIM_IC_CaptureCallback>
 8002074:	e005      	b.n	8002082 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f000 f9a7 	bl	80023ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 f9b6 	bl	80023ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	2b04      	cmp	r3, #4
 8002094:	d122      	bne.n	80020dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d11b      	bne.n	80020dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0204 	mvn.w	r2, #4
 80020ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2202      	movs	r2, #2
 80020b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f98a 	bl	80023dc <HAL_TIM_IC_CaptureCallback>
 80020c8:	e005      	b.n	80020d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f97d 	bl	80023ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f98c 	bl	80023ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d122      	bne.n	8002130 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d11b      	bne.n	8002130 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0208 	mvn.w	r2, #8
 8002100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2204      	movs	r2, #4
 8002106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f960 	bl	80023dc <HAL_TIM_IC_CaptureCallback>
 800211c:	e005      	b.n	800212a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f953 	bl	80023ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f962 	bl	80023ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f003 0310 	and.w	r3, r3, #16
 800213a:	2b10      	cmp	r3, #16
 800213c:	d122      	bne.n	8002184 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	f003 0310 	and.w	r3, r3, #16
 8002148:	2b10      	cmp	r3, #16
 800214a:	d11b      	bne.n	8002184 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0210 	mvn.w	r2, #16
 8002154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2208      	movs	r2, #8
 800215a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f936 	bl	80023dc <HAL_TIM_IC_CaptureCallback>
 8002170:	e005      	b.n	800217e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f929 	bl	80023ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f938 	bl	80023ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b01      	cmp	r3, #1
 8002190:	d10e      	bne.n	80021b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b01      	cmp	r3, #1
 800219e:	d107      	bne.n	80021b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0201 	mvn.w	r2, #1
 80021a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7fe fdfc 	bl	8000da8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ba:	2b80      	cmp	r3, #128	; 0x80
 80021bc:	d10e      	bne.n	80021dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c8:	2b80      	cmp	r3, #128	; 0x80
 80021ca:	d107      	bne.n	80021dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 fa6b 	bl	80026b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e6:	2b40      	cmp	r3, #64	; 0x40
 80021e8:	d10e      	bne.n	8002208 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f4:	2b40      	cmp	r3, #64	; 0x40
 80021f6:	d107      	bne.n	8002208 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f8fc 	bl	8002400 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0320 	and.w	r3, r3, #32
 8002212:	2b20      	cmp	r3, #32
 8002214:	d10e      	bne.n	8002234 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	f003 0320 	and.w	r3, r3, #32
 8002220:	2b20      	cmp	r3, #32
 8002222:	d107      	bne.n	8002234 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f06f 0220 	mvn.w	r2, #32
 800222c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 fa36 	bl	80026a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_TIM_ConfigClockSource+0x1c>
 8002254:	2302      	movs	r3, #2
 8002256:	e0b4      	b.n	80023c2 <HAL_TIM_ConfigClockSource+0x186>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2202      	movs	r2, #2
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800227e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002290:	d03e      	beq.n	8002310 <HAL_TIM_ConfigClockSource+0xd4>
 8002292:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002296:	f200 8087 	bhi.w	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 800229a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800229e:	f000 8086 	beq.w	80023ae <HAL_TIM_ConfigClockSource+0x172>
 80022a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022a6:	d87f      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b70      	cmp	r3, #112	; 0x70
 80022aa:	d01a      	beq.n	80022e2 <HAL_TIM_ConfigClockSource+0xa6>
 80022ac:	2b70      	cmp	r3, #112	; 0x70
 80022ae:	d87b      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b60      	cmp	r3, #96	; 0x60
 80022b2:	d050      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x11a>
 80022b4:	2b60      	cmp	r3, #96	; 0x60
 80022b6:	d877      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022b8:	2b50      	cmp	r3, #80	; 0x50
 80022ba:	d03c      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0xfa>
 80022bc:	2b50      	cmp	r3, #80	; 0x50
 80022be:	d873      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022c0:	2b40      	cmp	r3, #64	; 0x40
 80022c2:	d058      	beq.n	8002376 <HAL_TIM_ConfigClockSource+0x13a>
 80022c4:	2b40      	cmp	r3, #64	; 0x40
 80022c6:	d86f      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022c8:	2b30      	cmp	r3, #48	; 0x30
 80022ca:	d064      	beq.n	8002396 <HAL_TIM_ConfigClockSource+0x15a>
 80022cc:	2b30      	cmp	r3, #48	; 0x30
 80022ce:	d86b      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022d0:	2b20      	cmp	r3, #32
 80022d2:	d060      	beq.n	8002396 <HAL_TIM_ConfigClockSource+0x15a>
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d867      	bhi.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d05c      	beq.n	8002396 <HAL_TIM_ConfigClockSource+0x15a>
 80022dc:	2b10      	cmp	r3, #16
 80022de:	d05a      	beq.n	8002396 <HAL_TIM_ConfigClockSource+0x15a>
 80022e0:	e062      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022f2:	f000 f95e 	bl	80025b2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002304:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	609a      	str	r2, [r3, #8]
      break;
 800230e:	e04f      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002320:	f000 f947 	bl	80025b2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002332:	609a      	str	r2, [r3, #8]
      break;
 8002334:	e03c      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002342:	461a      	mov	r2, r3
 8002344:	f000 f8be 	bl	80024c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2150      	movs	r1, #80	; 0x50
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f915 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 8002354:	e02c      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002362:	461a      	mov	r2, r3
 8002364:	f000 f8dc 	bl	8002520 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2160      	movs	r1, #96	; 0x60
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f905 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 8002374:	e01c      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002382:	461a      	mov	r2, r3
 8002384:	f000 f89e 	bl	80024c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2140      	movs	r1, #64	; 0x40
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f8f5 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 8002394:	e00c      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4619      	mov	r1, r3
 80023a0:	4610      	mov	r0, r2
 80023a2:	f000 f8ec 	bl	800257e <TIM_ITRx_SetConfig>
      break;
 80023a6:	e003      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	73fb      	strb	r3, [r7, #15]
      break;
 80023ac:	e000      	b.n	80023b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023d2:	bf00      	nop
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr

080023ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023ee:	b480      	push	{r7}
 80023f0:	b083      	sub	sp, #12
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023f6:	bf00      	nop
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr
	...

08002414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a25      	ldr	r2, [pc, #148]	; (80024bc <TIM_Base_SetConfig+0xa8>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d007      	beq.n	800243c <TIM_Base_SetConfig+0x28>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002432:	d003      	beq.n	800243c <TIM_Base_SetConfig+0x28>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a22      	ldr	r2, [pc, #136]	; (80024c0 <TIM_Base_SetConfig+0xac>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d108      	bne.n	800244e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	68fa      	ldr	r2, [r7, #12]
 800244a:	4313      	orrs	r3, r2
 800244c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a1a      	ldr	r2, [pc, #104]	; (80024bc <TIM_Base_SetConfig+0xa8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d007      	beq.n	8002466 <TIM_Base_SetConfig+0x52>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800245c:	d003      	beq.n	8002466 <TIM_Base_SetConfig+0x52>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a17      	ldr	r2, [pc, #92]	; (80024c0 <TIM_Base_SetConfig+0xac>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d108      	bne.n	8002478 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800246c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4313      	orrs	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a07      	ldr	r2, [pc, #28]	; (80024bc <TIM_Base_SetConfig+0xa8>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d103      	bne.n	80024ac <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	691a      	ldr	r2, [r3, #16]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	615a      	str	r2, [r3, #20]
}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	40012c00 	.word	0x40012c00
 80024c0:	40000400 	.word	0x40000400

080024c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b087      	sub	sp, #28
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a1b      	ldr	r3, [r3, #32]
 80024d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	f023 0201 	bic.w	r2, r3, #1
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	011b      	lsls	r3, r3, #4
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f023 030a 	bic.w	r3, r3, #10
 8002500:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	4313      	orrs	r3, r2
 8002508:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	621a      	str	r2, [r3, #32]
}
 8002516:	bf00      	nop
 8002518:	371c      	adds	r7, #28
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr

08002520 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002520:	b480      	push	{r7}
 8002522:	b087      	sub	sp, #28
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	f023 0210 	bic.w	r2, r3, #16
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800254a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	031b      	lsls	r3, r3, #12
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	4313      	orrs	r3, r2
 8002554:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800255c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	4313      	orrs	r3, r2
 8002566:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	697a      	ldr	r2, [r7, #20]
 8002572:	621a      	str	r2, [r3, #32]
}
 8002574:	bf00      	nop
 8002576:	371c      	adds	r7, #28
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800257e:	b480      	push	{r7}
 8002580:	b085      	sub	sp, #20
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002594:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4313      	orrs	r3, r2
 800259c:	f043 0307 	orr.w	r3, r3, #7
 80025a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	609a      	str	r2, [r3, #8]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr

080025b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b087      	sub	sp, #28
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	60f8      	str	r0, [r7, #12]
 80025ba:	60b9      	str	r1, [r7, #8]
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	021a      	lsls	r2, r3, #8
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	4313      	orrs	r3, r2
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	609a      	str	r2, [r3, #8]
}
 80025e6:	bf00      	nop
 80025e8:	371c      	adds	r7, #28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr

080025f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002600:	2b01      	cmp	r3, #1
 8002602:	d101      	bne.n	8002608 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002604:	2302      	movs	r3, #2
 8002606:	e041      	b.n	800268c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800262e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	4313      	orrs	r3, r2
 8002638:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a14      	ldr	r2, [pc, #80]	; (8002698 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d009      	beq.n	8002660 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002654:	d004      	beq.n	8002660 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a10      	ldr	r2, [pc, #64]	; (800269c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d10c      	bne.n	800267a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002666:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	68ba      	ldr	r2, [r7, #8]
 800266e:	4313      	orrs	r3, r2
 8002670:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	4618      	mov	r0, r3
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	40012c00 	.word	0x40012c00
 800269c:	40000400 	.word	0x40000400

080026a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr

080026b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <memset>:
 80026c4:	4603      	mov	r3, r0
 80026c6:	4402      	add	r2, r0
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d100      	bne.n	80026ce <memset+0xa>
 80026cc:	4770      	bx	lr
 80026ce:	f803 1b01 	strb.w	r1, [r3], #1
 80026d2:	e7f9      	b.n	80026c8 <memset+0x4>

080026d4 <__libc_init_array>:
 80026d4:	b570      	push	{r4, r5, r6, lr}
 80026d6:	2600      	movs	r6, #0
 80026d8:	4d0c      	ldr	r5, [pc, #48]	; (800270c <__libc_init_array+0x38>)
 80026da:	4c0d      	ldr	r4, [pc, #52]	; (8002710 <__libc_init_array+0x3c>)
 80026dc:	1b64      	subs	r4, r4, r5
 80026de:	10a4      	asrs	r4, r4, #2
 80026e0:	42a6      	cmp	r6, r4
 80026e2:	d109      	bne.n	80026f8 <__libc_init_array+0x24>
 80026e4:	f000 f81a 	bl	800271c <_init>
 80026e8:	2600      	movs	r6, #0
 80026ea:	4d0a      	ldr	r5, [pc, #40]	; (8002714 <__libc_init_array+0x40>)
 80026ec:	4c0a      	ldr	r4, [pc, #40]	; (8002718 <__libc_init_array+0x44>)
 80026ee:	1b64      	subs	r4, r4, r5
 80026f0:	10a4      	asrs	r4, r4, #2
 80026f2:	42a6      	cmp	r6, r4
 80026f4:	d105      	bne.n	8002702 <__libc_init_array+0x2e>
 80026f6:	bd70      	pop	{r4, r5, r6, pc}
 80026f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80026fc:	4798      	blx	r3
 80026fe:	3601      	adds	r6, #1
 8002700:	e7ee      	b.n	80026e0 <__libc_init_array+0xc>
 8002702:	f855 3b04 	ldr.w	r3, [r5], #4
 8002706:	4798      	blx	r3
 8002708:	3601      	adds	r6, #1
 800270a:	e7f2      	b.n	80026f2 <__libc_init_array+0x1e>
 800270c:	08002820 	.word	0x08002820
 8002710:	08002820 	.word	0x08002820
 8002714:	08002820 	.word	0x08002820
 8002718:	08002824 	.word	0x08002824

0800271c <_init>:
 800271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271e:	bf00      	nop
 8002720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002722:	bc08      	pop	{r3}
 8002724:	469e      	mov	lr, r3
 8002726:	4770      	bx	lr

08002728 <_fini>:
 8002728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800272a:	bf00      	nop
 800272c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800272e:	bc08      	pop	{r3}
 8002730:	469e      	mov	lr, r3
 8002732:	4770      	bx	lr
