Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f62ed300000,32768
launching memcpy command : MemcpyHtoD,0x00007f62ed308000,98304
launching memcpy command : MemcpyHtoD,0x00007f62ed320000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed321000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed322000,4096
launching memcpy command : MemcpyHtoD,0x00007f62ed323000,16384
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 1
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-1.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16242
gpu_sim_insn = 45318
gpu_ipc =       2.7902
gpu_tot_sim_cycle = 16242
gpu_tot_sim_insn = 45318
gpu_tot_ipc =       2.7902
gpu_tot_issued_cta = 8
gpu_occupancy = 12.6654% 
gpu_tot_occupancy = 12.6654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0100
partiton_level_parallism_total  =       0.0100
partiton_level_parallism_util =       3.1961
partiton_level_parallism_util_total  =       3.1961
L2_BW  =       0.3854 GB/Sec
L2_BW_total  =       0.3854 GB/Sec
gpu_total_sim_rate=45318

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 89, Miss = 50, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 162
	L1D_total_cache_miss_rate = 0.8060
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
277, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 
gpgpu_n_tot_thrd_icount = 57632
gpgpu_n_tot_w_icount = 1801
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 142
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:538	W0_Idle:33919	W0_Scoreboard:31060	W1:263	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1	W32:1407
single_issue_nums: WS0:649	WS1:384	WS2:384	WS3:384	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1136 {8:142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5680 {40:142,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
maxmflatency = 649 
max_icnt2mem_latency = 42 
maxmrqlatency = 18 
max_icnt2sh_latency = 2 
averagemflatency = 636 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:74 	0 	8 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 162/34 = 4.764706
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         5         5         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         5         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         4         5         0         0         0         0         0         0         0         0         0         0 
total dram reads = 142
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         635       640    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         638       642    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         637       637    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         640       642    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         633       642    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         640       636    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         640       642    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         643       642    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         635       635    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         637       642    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         690       632    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         643       635    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         647       635    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         643       637    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         640       635    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=10 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001161
n_activity=594 dram_eff=0.01852
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.465000
Bank_Level_Parallism_Col = 1.462312
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005025
GrpLevelPara = 1.462312 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94553 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=548 dram_eff=0.01825
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004184
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=461 dram_eff=0.01952
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004202
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94514 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=458 dram_eff=0.02183
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.467337
Bank_Level_Parallism_Col = 1.464646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010101
GrpLevelPara = 1.464646 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94554 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=8 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001055
n_activity=473 dram_eff=0.02114
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008368
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 8 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001055
n_activity=799 dram_eff=0.01252
bk0: 1a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312081
Bank_Level_Parallism_Col = 1.310811
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.310811 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94455 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.498e-05
n_activity=510 dram_eff=0.01765
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.217573
Bank_Level_Parallism_Col = 1.214286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.214286 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94514 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94743 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.443e-05
n_activity=382 dram_eff=0.02094
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472081
Bank_Level_Parallism_Col = 1.469388
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.469388 

BW Util details:
bwutil = 0.000084 
total_CMD = 94753 
util_bw = 8 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94556 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94743 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=10 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001372
n_activity=711 dram_eff=0.01828
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.213992
Bank_Level_Parallism_Col = 1.210744
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012397
GrpLevelPara = 1.210744 

BW Util details:
bwutil = 0.000137 
total_CMD = 94753 
util_bw = 13 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94510 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 10 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=582 dram_eff=0.0189
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 5a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215768
Bank_Level_Parallism_Col = 1.212500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008333
GrpLevelPara = 1.212500 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94512 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94738 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=11 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001266
n_activity=924 dram_eff=0.01299
bk0: 2a 94654i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.310000
Bank_Level_Parallism_Col = 1.308725
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003356
GrpLevelPara = 1.308725 

BW Util details:
bwutil = 0.000127 
total_CMD = 94753 
util_bw = 12 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 94453 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94738 
Read = 11 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000158 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94741 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=9 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001055
n_activity=548 dram_eff=0.01825
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.216667
Bank_Level_Parallism_Col = 1.213389
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004184
GrpLevelPara = 1.213389 

BW Util details:
bwutil = 0.000106 
total_CMD = 94753 
util_bw = 10 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94741 
Read = 9 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94742 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=8 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=9.498e-05
n_activity=420 dram_eff=0.02143
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 4a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.469697
Bank_Level_Parallism_Col = 1.467005
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005076
GrpLevelPara = 1.467005 

BW Util details:
bwutil = 0.000095 
total_CMD = 94753 
util_bw = 9 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 94555 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94742 
Read = 8 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00384157
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=94753 n_nop=94740 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=9 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001161
n_activity=586 dram_eff=0.01877
bk0: 0a 94753i bk1: 0a 94753i bk2: 0a 94753i bk3: 0a 94753i bk4: 4a 94612i bk5: 5a 94612i bk6: 0a 94753i bk7: 0a 94753i bk8: 0a 94753i bk9: 0a 94753i bk10: 0a 94753i bk11: 0a 94753i bk12: 0a 94753i bk13: 0a 94753i bk14: 0a 94753i bk15: 0a 94753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.215768
Bank_Level_Parallism_Col = 1.212500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008333
GrpLevelPara = 1.212500 

BW Util details:
bwutil = 0.000116 
total_CMD = 94753 
util_bw = 11 
Wasted_Col = 230 
Wasted_Row = 0 
Idle = 94512 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 94753 
n_nop = 94740 
Read = 9 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00478085

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 163
L2_total_cache_misses = 162
L2_total_cache_miss_rate = 0.9939
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 21
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=163
icnt_total_pkts_simt_to_mem=163
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 163
Req_Network_cycles = 16242
Req_Network_injected_packets_per_cycle =       0.0100 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.1961
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 163
Reply_Network_cycles = 16242
Reply_Network_injected_packets_per_cycle =        0.0100
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.1961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 45318 (inst/sec)
gpgpu_simulation_rate = 16242 (cycle/sec)
gpgpu_silicon_slowdown = 73882x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 2
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-2.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 2
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5877
gpu_sim_insn = 49292
gpu_ipc =       8.3873
gpu_tot_sim_cycle = 22119
gpu_tot_sim_insn = 94610
gpu_tot_ipc =       4.2773
gpu_tot_issued_cta = 16
gpu_occupancy = 21.0419% 
gpu_tot_occupancy = 15.7103% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0286
partiton_level_parallism_total  =       0.0150
partiton_level_parallism_util =       3.1698
partiton_level_parallism_util_total  =       3.1827
L2_BW  =       1.0977 GB/Sec
L2_BW_total  =       0.5746 GB/Sec
gpu_total_sim_rate=47305

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 109, Miss = 69, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 35, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 40, Miss = 38, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.8672
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61

Total_core_cache_fail_stats:
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
290, 25, 25, 25, 25, 25, 40, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 115680
gpgpu_n_tot_w_icount = 3615
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 270
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1155	W0_Idle:49386	W0_Scoreboard:51674	W1:413	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11	W32:2933
single_issue_nums: WS0:1080	WS1:815	WS2:875	WS3:845	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2160 {8:270,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10800 {40:270,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
maxmflatency = 649 
max_icnt2mem_latency = 45 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 596 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:208 	3 	9 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan 18.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 300/34 = 8.823529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         9         9         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         9         8         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         8         8         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
total dram reads = 270
min_bank_accesses = 0!
chip skew: 19/16 = 1.19
number of total write accesses:
dram[0]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        10         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
total dram writes = 30
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none         656       662    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none         658       635    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none         685       686    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         688       635    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         678       636    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         687       633    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         661       636    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         663       635    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none         636       636    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none         675       656    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none         633       636    none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none         689       678    none      none      none      none      none      none      none      none      none      none  
dram[12]:        637    none      none      none         625       657    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none         638       703    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none         636       686    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         635       702    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129020 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=18 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001472
n_activity=807 dram_eff=0.02354
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128877i bk5: 9a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.347015
Bank_Level_Parallism_Col = 1.344569
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003745
GrpLevelPara = 1.344569 

BW Util details:
bwutil = 0.000147 
total_CMD = 129041 
util_bw = 19 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128773 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129020 
Read = 18 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129021 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=722 dram_eff=0.02493
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128877i bk5: 8a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196296
Bank_Level_Parallism_Col = 1.193309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003717
GrpLevelPara = 1.193309 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128771 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129021 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129021 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=671 dram_eff=0.02683
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348315
Bank_Level_Parallism_Col = 1.345865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007519
GrpLevelPara = 1.345865 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128774 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129021 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129022 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=635 dram_eff=0.02677
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.197026
Bank_Level_Parallism_Col = 1.194030
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003731
GrpLevelPara = 1.194030 

BW Util details:
bwutil = 0.000132 
total_CMD = 129041 
util_bw = 17 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128772 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129022 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129021 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=671 dram_eff=0.02683
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.348315
Bank_Level_Parallism_Col = 1.345865
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007519
GrpLevelPara = 1.345865 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128774 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129021 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129021 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=16 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001395
n_activity=647 dram_eff=0.02782
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196296
Bank_Level_Parallism_Col = 1.193309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007435
GrpLevelPara = 1.193309 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128771 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129021 
Read = 16 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129020 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=1012 dram_eff=0.01779
bk0: 1a 128942i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128877i bk5: 8a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254098
Bank_Level_Parallism_Col = 1.252747
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.252747 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 128675 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129020 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129022 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001317
n_activity=684 dram_eff=0.02485
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128877i bk5: 8a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197026
Bank_Level_Parallism_Col = 1.194030
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.194030 

BW Util details:
bwutil = 0.000132 
total_CMD = 129041 
util_bw = 17 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128772 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129022 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129023 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000124
n_activity=595 dram_eff=0.02689
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.350943
Bank_Level_Parallism_Col = 1.348485
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.348485 

BW Util details:
bwutil = 0.000124 
total_CMD = 129041 
util_bw = 16 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128776 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129023 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000124 
Either_Row_CoL_Bus_Util = 0.000139 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129018 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=18 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001627
n_activity=885 dram_eff=0.02373
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128877i bk5: 9a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.194139
Bank_Level_Parallism_Col = 1.191176
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011029
GrpLevelPara = 1.191176 

BW Util details:
bwutil = 0.000163 
total_CMD = 129041 
util_bw = 21 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128768 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129018 
Read = 18 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129022 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=676 dram_eff=0.02515
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128897i bk5: 8a 128891i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.426605
Bank_Level_Parallism_Col = 1.423963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.004608
GrpLevelPara = 1.423963 

BW Util details:
bwutil = 0.000132 
total_CMD = 129041 
util_bw = 17 
Wasted_Col = 201 
Wasted_Row = 0 
Idle = 128823 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129022 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282081
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129020 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001472
n_activity=889 dram_eff=0.02137
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 9a 128874i bk5: 8a 128891i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183099
Bank_Level_Parallism_Col = 1.180212
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007067
GrpLevelPara = 1.180212 

BW Util details:
bwutil = 0.000147 
total_CMD = 129041 
util_bw = 19 
Wasted_Col = 265 
Wasted_Row = 0 
Idle = 128757 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129020 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00351051
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129008 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=19 n_rd_L2_A=0 n_write=11 n_wr_bk=0 bw_util=0.0002325
n_activity=1315 dram_eff=0.02281
bk0: 2a 128942i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128787i bk5: 9a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.198718
Bank_Level_Parallism_Col = 1.197425
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.216738
GrpLevelPara = 1.197425 

BW Util details:
bwutil = 0.000232 
total_CMD = 129041 
util_bw = 30 
Wasted_Col = 438 
Wasted_Row = 0 
Idle = 128573 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129008 
Read = 19 
Write = 11 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000232 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00351051
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129021 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=17 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001395
n_activity=722 dram_eff=0.02493
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 9a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196296
Bank_Level_Parallism_Col = 1.193309
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003717
GrpLevelPara = 1.193309 

BW Util details:
bwutil = 0.000139 
total_CMD = 129041 
util_bw = 18 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128771 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129021 
Read = 17 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000139 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129022 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=16 n_rd_L2_A=0 n_write=1 n_wr_bk=0 bw_util=0.0001317
n_activity=633 dram_eff=0.02686
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 8a 128863i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.349624
Bank_Level_Parallism_Col = 1.347170
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.003774
GrpLevelPara = 1.347170 

BW Util details:
bwutil = 0.000132 
total_CMD = 129041 
util_bw = 17 
Wasted_Col = 249 
Wasted_Row = 0 
Idle = 128775 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129022 
Read = 16 
Write = 1 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00290605
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=129041 n_nop=129020 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=17 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001472
n_activity=760 dram_eff=0.025
bk0: 0a 129041i bk1: 0a 129041i bk2: 0a 129041i bk3: 0a 129041i bk4: 8a 128877i bk5: 9a 128900i bk6: 0a 129041i bk7: 0a 129041i bk8: 0a 129041i bk9: 0a 129041i bk10: 0a 129041i bk11: 0a 129041i bk12: 0a 129041i bk13: 0a 129041i bk14: 0a 129041i bk15: 0a 129041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195572
Bank_Level_Parallism_Col = 1.192593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.007407
GrpLevelPara = 1.192593 

BW Util details:
bwutil = 0.000147 
total_CMD = 129041 
util_bw = 19 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 128770 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 129041 
n_nop = 129020 
Read = 17 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000147 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 9, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12, Miss = 11, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 331
L2_total_cache_misses = 300
L2_total_cache_miss_rate = 0.9063
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 193
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 270
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=331
icnt_total_pkts_simt_to_mem=331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 331
Req_Network_cycles = 22119
Req_Network_injected_packets_per_cycle =       0.0150 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0481
Req_Bank_Level_Parallism =       3.1827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 331
Reply_Network_cycles = 22119
Reply_Network_injected_packets_per_cycle =        0.0150
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0187
Reply_Bank_Level_Parallism =       3.0935
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0019
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 47305 (inst/sec)
gpgpu_simulation_rate = 11059 (cycle/sec)
gpgpu_silicon_slowdown = 108508x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 3
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-3.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 3
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 14578
gpu_sim_insn = 46816
gpu_ipc =       3.2114
gpu_tot_sim_cycle = 36697
gpu_tot_sim_insn = 141426
gpu_tot_ipc =       3.8539
gpu_tot_issued_cta = 24
gpu_occupancy = 4.4719% 
gpu_tot_occupancy = 8.2375% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0247
partiton_level_parallism_total  =       0.0188
partiton_level_parallism_util =       1.4343
partiton_level_parallism_util_total  =       1.9465
L2_BW  =       0.9483 GB/Sec
L2_BW_total  =       0.7231 GB/Sec
gpu_total_sim_rate=47142

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 179, Miss = 110, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127, Miss = 86, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129, Miss = 90, Miss_rate = 0.698, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 113, Miss = 80, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 173, Miss = 110, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 150, Miss = 98, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 967
	L1D_total_cache_misses = 670
	L1D_total_cache_miss_rate = 0.6929
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191

Total_core_cache_fail_stats:
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
302, 37, 37, 37, 37, 37, 267, 37, 37, 37, 37, 37, 37, 37, 37, 37, 
gpgpu_n_tot_thrd_icount = 225632
gpgpu_n_tot_w_icount = 7051
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 500
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12680
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1820	W0_Idle:186010	W0_Scoreboard:120619	W1:2183	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:21	W32:4331
single_issue_nums: WS0:1704	WS1:1364	WS2:2284	WS3:1699	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4000 {8:500,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20000 {40:500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
maxmflatency = 650 
max_icnt2mem_latency = 45 
maxmrqlatency = 18 
max_icnt2sh_latency = 3 
averagemflatency = 489 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:351 	4 	9 	56 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247 	0 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422         0      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5441         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5424         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5449         0      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6135         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 22.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 444/50 = 8.880000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        12         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 90
min_bank_accesses = 0!
chip skew: 15/2 = 7.50
average mf latency per bank:
dram[0]:        646       650    none         646       709       799    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         749       761    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         821       823    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none         869       781    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         760       772    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         636       775       765    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         783       718    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         769       783    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         736       846    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         848       756    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       717       780    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         799       753    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         678       756    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none         823       844    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         765       751    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         731       779    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       650         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214056 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001401
n_activity=1895 dram_eff=0.01583
bk0: 1a 213992i bk1: 1a 213968i bk2: 0a 214091i bk3: 1a 213992i bk4: 11a 213927i bk5: 10a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.372277
Bank_Level_Parallism_Col = 1.322709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011952
GrpLevelPara = 1.322709 

BW Util details:
bwutil = 0.000140 
total_CMD = 214091 
util_bw = 30 
Wasted_Col = 475 
Wasted_Row = 0 
Idle = 213586 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214056 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214061 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001261
n_activity=1560 dram_eff=0.01731
bk0: 2a 213992i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 12a 213927i bk5: 11a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140212
Bank_Level_Parallism_Col = 1.138298
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005319
GrpLevelPara = 1.138298 

BW Util details:
bwutil = 0.000126 
total_CMD = 214091 
util_bw = 27 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 213713 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214061 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214065 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001074
n_activity=1202 dram_eff=0.01913
bk0: 0a 214091i bk1: 1a 213992i bk2: 0a 214091i bk3: 0a 214091i bk4: 8a 213927i bk5: 9a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.250674
Bank_Level_Parallism_Col = 1.249323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013550
GrpLevelPara = 1.249323 

BW Util details:
bwutil = 0.000107 
total_CMD = 214091 
util_bw = 23 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213720 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214065 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214064 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001121
n_activity=1386 dram_eff=0.01732
bk0: 0a 214091i bk1: 0a 214091i bk2: 3a 213992i bk3: 0a 214091i bk4: 9a 213927i bk5: 10a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141333
Bank_Level_Parallism_Col = 1.139410
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005362
GrpLevelPara = 1.139410 

BW Util details:
bwutil = 0.000112 
total_CMD = 214091 
util_bw = 24 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 213716 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214064 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214058 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001355
n_activity=1918 dram_eff=0.01512
bk0: 1a 213992i bk1: 2a 213992i bk2: 0a 214091i bk3: 0a 214091i bk4: 12a 213927i bk5: 8a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195378
Bank_Level_Parallism_Col = 1.194503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012685
GrpLevelPara = 1.194503 

BW Util details:
bwutil = 0.000135 
total_CMD = 214091 
util_bw = 29 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 213615 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214058 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214058 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001401
n_activity=1749 dram_eff=0.01715
bk0: 0a 214091i bk1: 0a 214091i bk2: 0a 214091i bk3: 3a 213978i bk4: 10a 213927i bk5: 13a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134177
Bank_Level_Parallism_Col = 1.132316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010178
GrpLevelPara = 1.132316 

BW Util details:
bwutil = 0.000140 
total_CMD = 214091 
util_bw = 30 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 213696 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214058 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219066
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214061 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001261
n_activity=1501 dram_eff=0.01799
bk0: 1a 213992i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 10a 213927i bk5: 10a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248000
Bank_Level_Parallism_Col = 1.246649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016086
GrpLevelPara = 1.246649 

BW Util details:
bwutil = 0.000126 
total_CMD = 214091 
util_bw = 27 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213716 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214061 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214062 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001261
n_activity=1199 dram_eff=0.02252
bk0: 0a 214091i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 10a 213927i bk5: 10a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189964
Bank_Level_Parallism_Col = 1.187050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.025180
GrpLevelPara = 1.187050 

BW Util details:
bwutil = 0.000126 
total_CMD = 214091 
util_bw = 27 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 213812 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214062 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214063 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001168
n_activity=1425 dram_eff=0.01754
bk0: 0a 214091i bk1: 3a 213992i bk2: 0a 214091i bk3: 0a 214091i bk4: 8a 213927i bk5: 10a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249330
Bank_Level_Parallism_Col = 1.247978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010782
GrpLevelPara = 1.247978 

BW Util details:
bwutil = 0.000117 
total_CMD = 214091 
util_bw = 25 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213718 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214063 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214060 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001308
n_activity=1639 dram_eff=0.01708
bk0: 0a 214091i bk1: 0a 214091i bk2: 1a 213992i bk3: 0a 214091i bk4: 11a 213927i bk5: 11a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139842
Bank_Level_Parallism_Col = 1.137931
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013263
GrpLevelPara = 1.137931 

BW Util details:
bwutil = 0.000131 
total_CMD = 214091 
util_bw = 28 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 213712 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214060 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214060 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001261
n_activity=1881 dram_eff=0.01435
bk0: 0a 214091i bk1: 1a 213992i bk2: 0a 214091i bk3: 1a 213992i bk4: 10a 213947i bk5: 11a 213941i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218310
Bank_Level_Parallism_Col = 1.217494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009456
GrpLevelPara = 1.217494 

BW Util details:
bwutil = 0.000126 
total_CMD = 214091 
util_bw = 27 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 213665 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214060 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000019 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170021
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214062 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001214
n_activity=1594 dram_eff=0.01631
bk0: 1a 213992i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 9a 213924i bk5: 11a 213941i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.131443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012887
GrpLevelPara = 1.131443 

BW Util details:
bwutil = 0.000121 
total_CMD = 214091 
util_bw = 26 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 213701 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214062 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00211592
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214050 n_act=3 n_pre=0 n_ref_event=0 n_req=38 n_rd=23 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001775
n_activity=1785 dram_eff=0.02129
bk0: 3a 213992i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 10a 213837i bk5: 10a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921053
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195378
Bank_Level_Parallism_Col = 1.194093
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.221519
GrpLevelPara = 1.194093 

BW Util details:
bwutil = 0.000177 
total_CMD = 214091 
util_bw = 38 
Wasted_Col = 438 
Wasted_Row = 0 
Idle = 213615 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214050 
Read = 23 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 38 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00211592
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214062 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001214
n_activity=1476 dram_eff=0.01762
bk0: 0a 214091i bk1: 0a 214091i bk2: 4a 213992i bk3: 0a 214091i bk4: 10a 213927i bk5: 9a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140584
Bank_Level_Parallism_Col = 1.138667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008000
GrpLevelPara = 1.138667 

BW Util details:
bwutil = 0.000121 
total_CMD = 214091 
util_bw = 26 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 213714 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214062 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000135 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214059 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001355
n_activity=1479 dram_eff=0.01961
bk0: 0a 214091i bk1: 2a 213992i bk2: 0a 214091i bk3: 0a 214091i bk4: 8a 213927i bk5: 9a 213913i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246684
Bank_Level_Parallism_Col = 1.245333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026667
GrpLevelPara = 1.245333 

BW Util details:
bwutil = 0.000135 
total_CMD = 214091 
util_bw = 29 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 213714 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214059 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000135 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00175159
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=214091 n_nop=214061 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001308
n_activity=1347 dram_eff=0.02079
bk0: 0a 214091i bk1: 0a 214091i bk2: 0a 214091i bk3: 0a 214091i bk4: 11a 213927i bk5: 11a 213950i bk6: 0a 214091i bk7: 0a 214091i bk8: 0a 214091i bk9: 0a 214091i bk10: 0a 214091i bk11: 0a 214091i bk12: 0a 214091i bk13: 0a 214091i bk14: 0a 214091i bk15: 0a 214091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189286
Bank_Level_Parallism_Col = 1.186380
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021505
GrpLevelPara = 1.186380 

BW Util details:
bwutil = 0.000131 
total_CMD = 214091 
util_bw = 28 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 213811 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 214091 
n_nop = 214061 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002135 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00213461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 12, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 17, Miss = 10, Miss_rate = 0.588, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 15, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 17, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20, Miss = 13, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 16, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21, Miss = 11, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20, Miss = 14, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 20, Miss = 11, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 23, Miss = 14, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 18, Miss = 12, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 14, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 13, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 25, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 25, Miss = 16, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 23, Miss = 15, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 21, Miss = 14, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 15, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 21, Miss = 13, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 691
L2_total_cache_misses = 444
L2_total_cache_miss_rate = 0.6425
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 191
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=691
icnt_total_pkts_simt_to_mem=691
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 691
Req_Network_cycles = 36697
Req_Network_injected_packets_per_cycle =       0.0188 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0141
Req_Bank_Level_Parallism =       1.9465
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 691
Reply_Network_cycles = 36697
Reply_Network_injected_packets_per_cycle =        0.0188
Reply_Network_conflicts_per_cycle =        0.0001
Reply_Network_conflicts_per_cycle_util =       0.0055
Reply_Bank_Level_Parallism =       1.8984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0024
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 47142 (inst/sec)
gpgpu_simulation_rate = 12232 (cycle/sec)
gpgpu_silicon_slowdown = 98103x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 4
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-4.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 4
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 5574
gpu_sim_insn = 49992
gpu_ipc =       8.9688
gpu_tot_sim_cycle = 42271
gpu_tot_sim_insn = 191418
gpu_tot_ipc =       4.5284
gpu_tot_issued_cta = 32
gpu_occupancy = 18.4709% 
gpu_tot_occupancy = 9.2200% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0581
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       3.1154
partiton_level_parallism_util_total  =       2.2113
L2_BW  =       2.2321 GB/Sec
L2_BW_total  =       0.9221 GB/Sec
gpu_total_sim_rate=63806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 207, Miss = 135, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 171, Miss = 123, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 165, Miss = 121, Miss_rate = 0.733, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 149, Miss = 111, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 225, Miss = 153, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 76, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 100, Miss = 91, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 194, Miss = 135, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1291
	L1D_total_cache_misses = 945
	L1D_total_cache_miss_rate = 0.7320
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387

Total_core_cache_fail_stats:
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
315, 50, 50, 50, 50, 65, 280, 50, 50, 50, 50, 50, 65, 50, 50, 65, 
gpgpu_n_tot_thrd_icount = 302400
gpgpu_n_tot_w_icount = 9450
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 628
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16776
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2749	W0_Idle:208439	W0_Scoreboard:128466	W1:2783	W2:105	W3:30	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:2	W30:7	W31:61	W32:5818
single_issue_nums: WS0:2390	WS1:2005	WS2:2835	WS3:2220	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5024 {8:628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25120 {40:628,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
maxmflatency = 691 
max_icnt2mem_latency = 57 
maxmrqlatency = 66 
max_icnt2sh_latency = 4 
averagemflatency = 421 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:356 	5 	12 	61 	35 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	0 	493 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1012 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	14 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422         0      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0      5441         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5424         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      9666         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5449         0      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548         0         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6140         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0      6135         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  1.000000      -nan  1.000000 17.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  3.000000      -nan 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  1.000000  2.000000      -nan      -nan 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan  3.000000 13.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000      -nan      -nan      -nan 15.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  3.000000      -nan      -nan 11.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  1.000000      -nan 14.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  1.000000      -nan  1.000000 11.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan      -nan      -nan 71.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  4.000000      -nan 10.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan  2.000000      -nan      -nan 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan 14.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 493/50 = 9.860000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         1        11        10         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         3         0         9        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         2         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         3        10        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         3         0         0         8        10         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0        11        11         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         1         0         1        10        11         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         9        11         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         0         0         0        10        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         4         0        10         9         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         2         0         0         8         9         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        11         0         0         0         0         0         0         0         0         0         0 
total dram reads = 354
min_bank_accesses = 0!
chip skew: 26/18 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         6         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         5         1         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         2         5         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         3         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         3         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         1         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        61         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         4         6         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         3         3         0         0         0         0         0         0         0         0         0         0 
total dram writes = 139
min_bank_accesses = 0!
chip skew: 64/2 = 32.00
average mf latency per bank:
dram[0]:        646       650    none         646       792       987    none      none      none      none      none      none      none      none      none      none  
dram[1]:        637    none      none      none         883       996    none      none      none      none      none      none      none      none      none      none  
dram[2]:     none         646    none      none         991      1016    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none         634    none        1080      1038    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       637    none      none         922       961    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none         636       920       966    none      none      none      none      none      none      none      none      none      none  
dram[6]:        646    none      none      none         972       846    none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none         945      1002    none      none      none      none      none      none      none      none      none      none  
dram[8]:     none         634    none      none         864      1104    none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none         646    none         949       920    none      none      none      none      none      none      none      none      none      none  
dram[10]:     none         646    none         646       824       965    none      none      none      none      none      none      none      none      none      none  
dram[11]:        646    none      none      none         916       878    none      none      none      none      none      none      none      none      none      none  
dram[12]:        634    none      none      none         679       865    none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none         633    none        1058      1020    none      none      none      none      none      none      none      none      none      none  
dram[14]:     none         637    none      none         922       830    none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none         898       914    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       650         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646         0         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646         0         0         0       691       646         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:          0       646         0         0       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246576 n_act=5 n_pre=0 n_ref_event=0 n_req=30 n_rd=24 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001216
n_activity=1895 dram_eff=0.01583
bk0: 1a 246512i bk1: 1a 246488i bk2: 0a 246611i bk3: 1a 246512i bk4: 11a 246447i bk5: 10a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.372277
Bank_Level_Parallism_Col = 1.322709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.011952
GrpLevelPara = 1.322709 

BW Util details:
bwutil = 0.000122 
total_CMD = 246611 
util_bw = 30 
Wasted_Col = 475 
Wasted_Row = 0 
Idle = 246106 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246576 
Read = 24 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 30 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246581 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=25 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=0.0001095
n_activity=1560 dram_eff=0.01731
bk0: 2a 246512i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 12a 246447i bk5: 11a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140212
Bank_Level_Parallism_Col = 1.138298
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005319
GrpLevelPara = 1.138298 

BW Util details:
bwutil = 0.000109 
total_CMD = 246611 
util_bw = 27 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 246233 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246581 
Read = 25 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246585 n_act=3 n_pre=0 n_ref_event=0 n_req=23 n_rd=18 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=9.326e-05
n_activity=1202 dram_eff=0.01913
bk0: 0a 246611i bk1: 1a 246512i bk2: 0a 246611i bk3: 0a 246611i bk4: 8a 246447i bk5: 9a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869565
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.250674
Bank_Level_Parallism_Col = 1.249323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013550
GrpLevelPara = 1.249323 

BW Util details:
bwutil = 0.000093 
total_CMD = 246611 
util_bw = 23 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246240 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246585 
Read = 18 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 23 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246584 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=22 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=9.732e-05
n_activity=1386 dram_eff=0.01732
bk0: 0a 246611i bk1: 0a 246611i bk2: 3a 246512i bk3: 0a 246611i bk4: 9a 246447i bk5: 10a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.141333
Bank_Level_Parallism_Col = 1.139410
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.005362
GrpLevelPara = 1.139410 

BW Util details:
bwutil = 0.000097 
total_CMD = 246611 
util_bw = 24 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 246236 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246584 
Read = 22 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246578 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=23 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001176
n_activity=1918 dram_eff=0.01512
bk0: 1a 246512i bk1: 2a 246512i bk2: 0a 246611i bk3: 0a 246611i bk4: 12a 246447i bk5: 8a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.195378
Bank_Level_Parallism_Col = 1.194503
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012685
GrpLevelPara = 1.194503 

BW Util details:
bwutil = 0.000118 
total_CMD = 246611 
util_bw = 29 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 246135 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246578 
Read = 23 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246578 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=26 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001216
n_activity=1749 dram_eff=0.01715
bk0: 0a 246611i bk1: 0a 246611i bk2: 0a 246611i bk3: 3a 246498i bk4: 10a 246447i bk5: 13a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.884615
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134177
Bank_Level_Parallism_Col = 1.132316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010178
GrpLevelPara = 1.132316 

BW Util details:
bwutil = 0.000122 
total_CMD = 246611 
util_bw = 30 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 246216 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246578 
Read = 26 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000122 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190178
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246581 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=21 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001095
n_activity=1501 dram_eff=0.01799
bk0: 1a 246512i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 10a 246447i bk5: 10a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248000
Bank_Level_Parallism_Col = 1.246649
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.016086
GrpLevelPara = 1.246649 

BW Util details:
bwutil = 0.000109 
total_CMD = 246611 
util_bw = 27 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246236 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246581 
Read = 21 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246582 n_act=2 n_pre=0 n_ref_event=0 n_req=27 n_rd=20 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001095
n_activity=1199 dram_eff=0.02252
bk0: 0a 246611i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 10a 246447i bk5: 10a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189964
Bank_Level_Parallism_Col = 1.187050
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.025180
GrpLevelPara = 1.187050 

BW Util details:
bwutil = 0.000109 
total_CMD = 246611 
util_bw = 27 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 246332 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246582 
Read = 20 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 27 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246583 n_act=3 n_pre=0 n_ref_event=0 n_req=25 n_rd=21 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001014
n_activity=1425 dram_eff=0.01754
bk0: 0a 246611i bk1: 3a 246512i bk2: 0a 246611i bk3: 0a 246611i bk4: 8a 246447i bk5: 10a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880000
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.249330
Bank_Level_Parallism_Col = 1.247978
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.010782
GrpLevelPara = 1.247978 

BW Util details:
bwutil = 0.000101 
total_CMD = 246611 
util_bw = 25 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246238 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246583 
Read = 21 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 25 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246580 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=23 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001135
n_activity=1639 dram_eff=0.01708
bk0: 0a 246611i bk1: 0a 246611i bk2: 1a 246512i bk3: 0a 246611i bk4: 11a 246447i bk5: 11a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.139842
Bank_Level_Parallism_Col = 1.137931
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.013263
GrpLevelPara = 1.137931 

BW Util details:
bwutil = 0.000114 
total_CMD = 246611 
util_bw = 28 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 246232 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246580 
Read = 23 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246580 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=23 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001095
n_activity=1885 dram_eff=0.01432
bk0: 0a 246611i bk1: 1a 246512i bk2: 0a 246611i bk3: 1a 246512i bk4: 10a 246467i bk5: 11a 246461i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.826087
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.218310
Bank_Level_Parallism_Col = 1.217494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.009456
GrpLevelPara = 1.217494 

BW Util details:
bwutil = 0.000109 
total_CMD = 246611 
util_bw = 27 
Wasted_Col = 399 
Wasted_Row = 0 
Idle = 246185 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246580 
Read = 23 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000126 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147601
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246582 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=21 n_rd_L2_A=0 n_write=5 n_wr_bk=0 bw_util=0.0001054
n_activity=1594 dram_eff=0.01631
bk0: 1a 246512i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 9a 246444i bk5: 11a 246461i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 1.131443
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.012887
GrpLevelPara = 1.131443 

BW Util details:
bwutil = 0.000105 
total_CMD = 246611 
util_bw = 26 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 246221 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246582 
Read = 21 
Write = 5 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018369
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246521 n_act=3 n_pre=0 n_ref_event=0 n_req=87 n_rd=23 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003528
n_activity=2563 dram_eff=0.03394
bk0: 3a 246512i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 10a 245710i bk5: 10a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.079352
Bank_Level_Parallism_Col = 1.078632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.684615
GrpLevelPara = 1.078632 

BW Util details:
bwutil = 0.000353 
total_CMD = 246611 
util_bw = 87 
Wasted_Col = 1085 
Wasted_Row = 0 
Idle = 245439 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246521 
Read = 23 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 87 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0379748
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246582 n_act=3 n_pre=0 n_ref_event=0 n_req=26 n_rd=23 n_rd_L2_A=0 n_write=3 n_wr_bk=0 bw_util=0.0001054
n_activity=1476 dram_eff=0.01762
bk0: 0a 246611i bk1: 0a 246611i bk2: 4a 246512i bk3: 0a 246611i bk4: 10a 246447i bk5: 9a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.884615
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140584
Bank_Level_Parallism_Col = 1.138667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.008000
GrpLevelPara = 1.138667 

BW Util details:
bwutil = 0.000105 
total_CMD = 246611 
util_bw = 26 
Wasted_Col = 351 
Wasted_Row = 0 
Idle = 246234 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246582 
Read = 23 
Write = 3 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 26 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246579 n_act=3 n_pre=0 n_ref_event=0 n_req=29 n_rd=19 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0001176
n_activity=1479 dram_eff=0.01961
bk0: 0a 246611i bk1: 2a 246512i bk2: 0a 246611i bk3: 0a 246611i bk4: 8a 246447i bk5: 9a 246433i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.896552
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.246684
Bank_Level_Parallism_Col = 1.245333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.026667
GrpLevelPara = 1.245333 

BW Util details:
bwutil = 0.000118 
total_CMD = 246611 
util_bw = 29 
Wasted_Col = 348 
Wasted_Row = 0 
Idle = 246234 

BW Util Bottlenecks: 
RCDc_limit = 293 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 144 
rwq = 0 
CCDLc_limit_alone = 144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246579 
Read = 19 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 29 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152061
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=246611 n_nop=246581 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=22 n_rd_L2_A=0 n_write=6 n_wr_bk=0 bw_util=0.0001135
n_activity=1347 dram_eff=0.02079
bk0: 0a 246611i bk1: 0a 246611i bk2: 0a 246611i bk3: 0a 246611i bk4: 11a 246447i bk5: 11a 246470i bk6: 0a 246611i bk7: 0a 246611i bk8: 0a 246611i bk9: 0a 246611i bk10: 0a 246611i bk11: 0a 246611i bk12: 0a 246611i bk13: 0a 246611i bk14: 0a 246611i bk15: 0a 246611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.189286
Bank_Level_Parallism_Col = 1.186380
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021505
GrpLevelPara = 1.186380 

BW Util details:
bwutil = 0.000114 
total_CMD = 246611 
util_bw = 28 
Wasted_Col = 252 
Wasted_Row = 0 
Idle = 246331 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 246611 
n_nop = 246581 
Read = 22 
Write = 6 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00185312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 16, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 29, Miss = 14, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 12, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 33, Miss = 15, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 14, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 10, Miss_rate = 0.357, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 30, Miss = 13, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 36, Miss = 16, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 23, Miss = 11, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 30, Miss = 14, Miss_rate = 0.467, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 33, Miss = 14, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 25, Miss = 12, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 31, Miss = 15, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 23, Miss = 12, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 31, Miss = 14, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 13, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 89, Miss = 74, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 10, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 35, Miss = 16, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 25, Miss = 14, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 15, Miss_rate = 0.469, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 29, Miss = 13, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1015
L2_total_cache_misses = 493
L2_total_cache_miss_rate = 0.4857
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1015
icnt_total_pkts_simt_to_mem=1015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1015
Req_Network_cycles = 42271
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0030
Req_Network_conflicts_per_cycle_util =       0.2745
Req_Bank_Level_Parallism =       2.2113
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1015
Reply_Network_cycles = 42271
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0005
Reply_Network_conflicts_per_cycle_util =       0.0429
Reply_Bank_Level_Parallism =       1.9786
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0030
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 63806 (inst/sec)
gpgpu_simulation_rate = 14090 (cycle/sec)
gpgpu_silicon_slowdown = 85166x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 5
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-5.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 5
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 14032
gpu_sim_insn = 55494
gpu_ipc =       3.9548
gpu_tot_sim_cycle = 56303
gpu_tot_sim_insn = 246912
gpu_tot_ipc =       4.3854
gpu_tot_issued_cta = 40
gpu_occupancy = 10.4523% 
gpu_tot_occupancy = 9.7654% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1033
partiton_level_parallism_total  =       0.0438
partiton_level_parallism_util =       1.3376
partiton_level_parallism_util_total  =       1.5975
L2_BW  =       3.9681 GB/Sec
L2_BW_total  =       1.6812 GB/Sec
gpu_total_sim_rate=49382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 410, Miss = 240, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 333, Miss_rate = 0.548, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 490, Miss = 279, Miss_rate = 0.569, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 556, Miss = 305, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 707, Miss = 375, Miss_rate = 0.530, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 291, Miss = 182, Miss_rate = 0.625, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 582, Miss = 326, Miss_rate = 0.560, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 543, Miss = 303, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 2343
	L1D_total_cache_miss_rate = 0.5596
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144

Total_core_cache_fail_stats:
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
327, 62, 62, 62, 62, 367, 292, 62, 62, 62, 62, 62, 192, 62, 62, 343, 
gpgpu_n_tot_thrd_icount = 663392
gpgpu_n_tot_w_icount = 20731
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1321
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 22886
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3957	W0_Idle:313049	W0_Scoreboard:288715	W1:10825	W2:946	W3:288	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:4	W30:14	W31:101	W32:7177
single_issue_nums: WS0:6574	WS1:5391	WS2:4879	WS3:3887	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10568 {8:1321,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52840 {40:1321,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
maxmflatency = 691 
max_icnt2mem_latency = 57 
maxmrqlatency = 66 
max_icnt2sh_latency = 5 
averagemflatency = 411 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:941 	7 	18 	75 	36 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1353 	5 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2460 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	28 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135         0      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 84.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1101/91 = 12.098901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0        70         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 456
min_bank_accesses = 0!
chip skew: 79/16 = 4.94
average mf latency per bank:
dram[0]:        639       636       637       634       896       993    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       633       641       636      1148      1082    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       635       634       635       985      1029    none      none      none      none      none      none      none      none      none      none  
dram[3]:        646       637       633    none        1029      1164    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       639       637       985       895    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       634      1014      1024    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       639       633       646      1051       893    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       637       995      1009    none      none      none      none      none      none      none      none      none      none  
dram[8]:        633       632       646       640       950      1173    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       640       646       644       997      1074    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       635       636       632       905      1095    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       647       637      1047      1065    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         722      1003    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       634       633       637      1094      1066    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         636       919       926    none      none      none      none      none      none      none      none      none      none  
dram[15]:        650       647       637    none         994       949    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       650       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       691       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       652       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       647       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328400 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0002131
n_activity=4056 dram_eff=0.01726
bk0: 2a 328377i bk1: 3a 328353i bk2: 2a 328377i bk3: 3a 328374i bk4: 18a 328291i bk5: 12a 328298i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283358
Bank_Level_Parallism_Col = 1.245852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045249
GrpLevelPara = 1.245852 

BW Util details:
bwutil = 0.000213 
total_CMD = 328476 
util_bw = 70 
Wasted_Col = 597 
Wasted_Row = 0 
Idle = 327809 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328400 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328401 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0002101
n_activity=3713 dram_eff=0.01858
bk0: 6a 328377i bk1: 5a 328363i bk2: 3a 328363i bk3: 9a 328335i bk4: 14a 328312i bk5: 12a 328335i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240768
Bank_Level_Parallism_Col = 1.239227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029718
GrpLevelPara = 1.239227 

BW Util details:
bwutil = 0.000210 
total_CMD = 328476 
util_bw = 69 
Wasted_Col = 608 
Wasted_Row = 0 
Idle = 327799 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328401 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00239287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328406 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001948
n_activity=3769 dram_eff=0.01698
bk0: 2a 328377i bk1: 3a 328377i bk2: 4a 328360i bk3: 3a 328377i bk4: 13a 328242i bk5: 13a 328294i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254213
Bank_Level_Parallism_Col = 1.228814
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.141243
GrpLevelPara = 1.228814 

BW Util details:
bwutil = 0.000195 
total_CMD = 328476 
util_bw = 64 
Wasted_Col = 648 
Wasted_Row = 0 
Idle = 327764 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 70 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 328476 
n_nop = 328406 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328412 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3159 dram_eff=0.01868
bk0: 2a 328363i bk1: 5a 328326i bk2: 4a 328377i bk3: 0a 328476i bk4: 12a 328300i bk5: 13a 328326i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.276923
Bank_Level_Parallism_Col = 1.235395
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070447
GrpLevelPara = 1.235395 

BW Util details:
bwutil = 0.000180 
total_CMD = 328476 
util_bw = 59 
Wasted_Col = 526 
Wasted_Row = 0 
Idle = 327891 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328412 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00190577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328393 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002344
n_activity=4262 dram_eff=0.01807
bk0: 8a 328352i bk1: 3a 328377i bk2: 3a 328363i bk3: 2a 328377i bk4: 15a 328312i bk5: 13a 328298i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263314
Bank_Level_Parallism_Col = 1.261905
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049107
GrpLevelPara = 1.261905 

BW Util details:
bwutil = 0.000234 
total_CMD = 328476 
util_bw = 77 
Wasted_Col = 599 
Wasted_Row = 0 
Idle = 327800 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328393 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328403 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.000204
n_activity=4038 dram_eff=0.01659
bk0: 1a 328377i bk1: 3a 328377i bk2: 3a 328377i bk3: 4a 328363i bk4: 14a 328303i bk5: 13a 328331i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186567
Bank_Level_Parallism_Col = 1.184685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.063063
GrpLevelPara = 1.184685 

BW Util details:
bwutil = 0.000204 
total_CMD = 328476 
util_bw = 67 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 327806 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328403 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142781
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328401 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0002101
n_activity=3752 dram_eff=0.01839
bk0: 4a 328374i bk1: 4a 328349i bk2: 4a 328377i bk3: 1a 328377i bk4: 16a 328302i bk5: 13a 328298i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.201133
Bank_Level_Parallism_Col = 1.199430
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038462
GrpLevelPara = 1.199430 

BW Util details:
bwutil = 0.000210 
total_CMD = 328476 
util_bw = 69 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 327770 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328401 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328398 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0002192
n_activity=3848 dram_eff=0.01871
bk0: 3a 328377i bk1: 2a 328363i bk2: 3a 328377i bk3: 4a 328363i bk4: 14a 328312i bk5: 17a 328299i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240000
Bank_Level_Parallism_Col = 1.236607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068452
GrpLevelPara = 1.236607 

BW Util details:
bwutil = 0.000219 
total_CMD = 328476 
util_bw = 72 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 327801 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 328476 
n_nop = 328398 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00182662
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328406 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001948
n_activity=3861 dram_eff=0.01658
bk0: 6a 328363i bk1: 6a 328377i bk2: 1a 328377i bk3: 3a 328363i bk4: 15a 328303i bk5: 13a 328298i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129206
Bank_Level_Parallism_Col = 1.128726
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.027100
GrpLevelPara = 1.128726 

BW Util details:
bwutil = 0.000195 
total_CMD = 328476 
util_bw = 64 
Wasted_Col = 679 
Wasted_Row = 0 
Idle = 327733 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328406 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000195 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00151914
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328411 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001796
n_activity=3593 dram_eff=0.01642
bk0: 1a 328377i bk1: 4a 328335i bk2: 1a 328377i bk3: 2a 328363i bk4: 14a 328312i bk5: 14a 328335i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.119342
Bank_Level_Parallism_Col = 1.117241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.031724
GrpLevelPara = 1.117241 

BW Util details:
bwutil = 0.000180 
total_CMD = 328476 
util_bw = 59 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 327747 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328411 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328401 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002101
n_activity=4358 dram_eff=0.01583
bk0: 5a 328368i bk1: 3a 328377i bk2: 4a 328363i bk3: 6a 328377i bk4: 13a 328252i bk5: 15a 328315i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124514
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147860
GrpLevelPara = 1.124514 

BW Util details:
bwutil = 0.000210 
total_CMD = 328476 
util_bw = 69 
Wasted_Col = 707 
Wasted_Row = 0 
Idle = 327700 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 68 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 328476 
n_nop = 328401 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00126341
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328414 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001705
n_activity=3577 dram_eff=0.01566
bk0: 5a 328368i bk1: 4a 328349i bk2: 1a 328377i bk3: 2a 328377i bk4: 13a 328309i bk5: 15a 328316i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085106
Bank_Level_Parallism_Col = 1.084337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021419
GrpLevelPara = 1.084337 

BW Util details:
bwutil = 0.000170 
total_CMD = 328476 
util_bw = 56 
Wasted_Col = 696 
Wasted_Row = 0 
Idle = 327724 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328414 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164396
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328359 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=34 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.000344
n_activity=4229 dram_eff=0.02672
bk0: 4a 328377i bk1: 1a 328377i bk2: 0a 328476i bk3: 0a 328476i bk4: 14a 327575i bk5: 15a 328298i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072531
Bank_Level_Parallism_Col = 1.071926
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.631090
GrpLevelPara = 1.071926 

BW Util details:
bwutil = 0.000344 
total_CMD = 328476 
util_bw = 113 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 327180 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 881 
rwq = 0 
CCDLc_limit_alone = 881 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328359 
Read = 34 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000356 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0285105
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328409 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001857
n_activity=3679 dram_eff=0.01658
bk0: 2a 328363i bk1: 4a 328354i bk2: 4a 328377i bk3: 2a 328377i bk4: 12a 328312i bk5: 14a 328335i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.256289
Bank_Level_Parallism_Col = 1.218354
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036392
GrpLevelPara = 1.218354 

BW Util details:
bwutil = 0.000186 
total_CMD = 328476 
util_bw = 61 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 327840 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328409 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000186 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149783
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328404 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000204
n_activity=3948 dram_eff=0.01697
bk0: 3a 328377i bk1: 5a 328377i bk2: 0a 328476i bk3: 4a 328363i bk4: 15a 328309i bk5: 17a 328281i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145511
Bank_Level_Parallism_Col = 1.144860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.066978
GrpLevelPara = 1.144860 

BW Util details:
bwutil = 0.000204 
total_CMD = 328476 
util_bw = 67 
Wasted_Col = 579 
Wasted_Row = 0 
Idle = 327830 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 328476 
n_nop = 328404 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000204 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132125
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=328476 n_nop=328406 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001979
n_activity=3564 dram_eff=0.01824
bk0: 1a 328354i bk1: 1a 328377i bk2: 2a 328377i bk3: 0a 328476i bk4: 15a 328312i bk5: 14a 328316i bk6: 0a 328476i bk7: 0a 328476i bk8: 0a 328476i bk9: 0a 328476i bk10: 0a 328476i bk11: 0a 328476i bk12: 0a 328476i bk13: 0a 328476i bk14: 0a 328476i bk15: 0a 328476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261566
Bank_Level_Parallism_Col = 1.218247
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073345
GrpLevelPara = 1.218247 

BW Util details:
bwutil = 0.000198 
total_CMD = 328476 
util_bw = 65 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 327914 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 328476 
n_nop = 328406 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000198 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78, Miss = 39, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 74, Miss = 30, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 73, Miss = 30, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 79, Miss = 35, Miss_rate = 0.443, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 68, Miss = 29, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 82, Miss = 32, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 71, Miss = 27, Miss_rate = 0.380, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 41, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 82, Miss = 36, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 39, Miss_rate = 0.453, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 74, Miss = 28, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 38, Miss_rate = 0.447, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 65, Miss = 31, Miss_rate = 0.477, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 88, Miss = 40, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81, Miss = 32, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 73, Miss = 32, Miss_rate = 0.438, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 77, Miss = 29, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 71, Miss = 30, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70, Miss = 37, Miss_rate = 0.529, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 78, Miss = 32, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 58, Miss = 28, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 79, Miss = 28, Miss_rate = 0.354, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 26, Miss_rate = 0.448, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 121, Miss = 87, Miss_rate = 0.719, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 21, Miss_rate = 0.318, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 90, Miss = 40, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 71, Miss = 33, Miss_rate = 0.465, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 66, Miss = 34, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 85, Miss = 31, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 70, Miss = 34, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2465
L2_total_cache_misses = 1100
L2_total_cache_miss_rate = 0.4462
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1321
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2465
icnt_total_pkts_simt_to_mem=2465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2465
Req_Network_cycles = 56303
Req_Network_injected_packets_per_cycle =       0.0438 
Req_Network_conflicts_per_cycle =       0.0023
Req_Network_conflicts_per_cycle_util =       0.0843
Req_Bank_Level_Parallism =       1.5975
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 2465
Reply_Network_cycles = 56303
Reply_Network_injected_packets_per_cycle =        0.0438
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.0358
Reply_Bank_Level_Parallism =       1.4967
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0055
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 49382 (inst/sec)
gpgpu_simulation_rate = 11260 (cycle/sec)
gpgpu_silicon_slowdown = 106571x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 6
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-6.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 6
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 5746
gpu_sim_insn = 53912
gpu_ipc =       9.3825
gpu_tot_sim_cycle = 62049
gpu_tot_sim_insn = 300824
gpu_tot_ipc =       4.8482
gpu_tot_issued_cta = 48
gpu_occupancy = 28.8226% 
gpu_tot_occupancy = 10.8781% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1072
partiton_level_parallism_total  =       0.0497
partiton_level_parallism_util =       3.2083
partiton_level_parallism_util_total  =       1.7758
L2_BW  =       4.1167 GB/Sec
L2_BW_total  =       1.9067 GB/Sec
gpu_total_sim_rate=60164

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 486, Miss = 301, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 684, Miss = 394, Miss_rate = 0.576, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[2]: Access = 570, Miss = 343, Miss_rate = 0.602, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[3]: Access = 632, Miss = 366, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 787, Miss = 439, Miss_rate = 0.558, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[5]: Access = 367, Miss = 243, Miss_rate = 0.662, Pending_hits = 1, Reservation_fails = 0
	L1D_cache_core[6]: Access = 654, Miss = 384, Miss_rate = 0.587, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[7]: Access = 623, Miss = 367, Miss_rate = 0.589, Pending_hits = 2, Reservation_fails = 0
	L1D_total_cache_accesses = 4803
	L1D_total_cache_misses = 2837
	L1D_total_cache_miss_rate = 0.5907
	L1D_total_cache_pending_hits = 9
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632

Total_core_cache_fail_stats:
ctas_completed 48, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
355, 90, 90, 75, 90, 395, 320, 90, 90, 90, 90, 90, 220, 90, 90, 371, 
gpgpu_n_tot_thrd_icount = 775200
gpgpu_n_tot_w_icount = 24225
gpgpu_n_stall_shd_mem = 50
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1449
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 26982
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5440	W0_Idle:339370	W0_Scoreboard:296325	W1:11155	W2:1396	W3:843	W4:315	W5:135	W6:45	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:3	W27:9	W28:21	W29:41	W30:44	W31:123	W32:8591
single_issue_nums: WS0:7455	WS1:6257	WS2:5760	WS3:4753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11592 {8:1449,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57960 {40:1449,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
maxmflatency = 829 
max_icnt2mem_latency = 94 
maxmrqlatency = 165 
max_icnt2sh_latency = 5 
averagemflatency = 385 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:949 	8 	21 	80 	47 	42 	44 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1740 	112 	1229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2931 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3054 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	29 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435         0         0      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135         0      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157         0      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  3.000000  2.000000  3.000000 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000  5.000000  3.000000  9.000000 22.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  3.000000  4.000000  3.000000 24.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  5.000000  4.000000      -nan 26.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  3.000000  3.000000  2.000000 31.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  3.000000  3.000000  4.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  4.000000  4.000000  4.000000  1.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000  2.000000  3.000000  4.000000 29.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  6.000000  6.000000  1.000000  3.000000 27.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  4.000000  1.000000  2.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  3.000000  4.000000  6.000000 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  5.000000  4.000000  1.000000  2.000000 19.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  1.000000      -nan      -nan 206.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  4.000000  4.000000  2.000000 21.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  5.000000      -nan  4.000000 27.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000  1.000000  2.000000      -nan 26.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1223/91 = 13.439561
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         3         2         3        18        12         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         5         3         9        14        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         3         4         3        13        13         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         5         4         0        12        13         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         3         3         2        15        13         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         3         3         4        14        13         0         0         0         0         0         0         0         0         0         0 
dram[6]:         4         4         4         1        16        13         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         2         3         4        14        17         0         0         0         0         0         0         0         0         0         0 
dram[8]:         6         6         1         3        15        13         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         4         1         2        14        14         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         3         4         6        13        15         0         0         0         0         0         0         0         0         0         0 
dram[11]:         5         4         1         2        13        15         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         1         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         4         4         2        12        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         5         0         4        15        17         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         1         2         0        15        14         0         0         0         0         0         0         0         0         0         0 
total dram reads = 645
min_bank_accesses = 0!
chip skew: 49/33 = 1.48
number of total write accesses:
dram[0]:         0         0         0         0        13        17         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         8        12         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        11        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        16        17         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        14        15         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        12        15         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        15        14         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        12         8         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        13        10         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        14         9         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         6        10         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       192         9         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         9        14         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        12        11         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        11        21         0         0         0         0         0         0         0         0         0         0 
total dram writes = 578
min_bank_accesses = 0!
chip skew: 201/16 = 12.56
average mf latency per bank:
dram[0]:        639       636       637       634      1005      1134    none      none      none      none      none      none      none      none      none      none  
dram[1]:        632       633       641       636      1322      1242    none      none      none      none      none      none      none      none      none      none  
dram[2]:        638       635       634       635      1137      1174    none      none      none      none      none      none      none      none      none      none  
dram[3]:        646       637       633    none        1176      1340    none      none      none      none      none      none      none      none      none      none  
dram[4]:        632       634       639       637      1109      1020    none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       634       634       634      1148      1152    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       639       633       646      1188      1018    none      none      none      none      none      none      none      none      none      none  
dram[7]:        635       644       634       637      1125      1116    none      none      none      none      none      none      none      none      none      none  
dram[8]:        633       632       646       640      1093      1344    none      none      none      none      none      none      none      none      none      none  
dram[9]:        647       640       646       644      1128      1234    none      none      none      none      none      none      none      none      none      none  
dram[10]:        633       635       636       632      1048      1254    none      none      none      none      none      none      none      none      none      none  
dram[11]:        633       638       647       637      1222      1217    none      none      none      none      none      none      none      none      none      none  
dram[12]:        633       646    none      none         738      1180    none      none      none      none      none      none      none      none      none      none  
dram[13]:        641       634       633       637      1256      1205    none      none      none      none      none      none      none      none      none      none  
dram[14]:        634       632    none         636      1070      1078    none      none      none      none      none      none      none      none      none      none  
dram[15]:        650       647       637    none        1134      1062    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       646       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        647       646       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        647       650       646         0       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       648       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        646       646         0         0       829       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       652       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        646       646         0       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       647       646         0       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361923 n_act=6 n_pre=0 n_ref_event=0 n_req=70 n_rd=40 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.0001934
n_activity=4056 dram_eff=0.01726
bk0: 2a 361900i bk1: 3a 361876i bk2: 2a 361900i bk3: 3a 361897i bk4: 18a 361814i bk5: 12a 361821i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.914286
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.283358
Bank_Level_Parallism_Col = 1.245852
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.045249
GrpLevelPara = 1.245852 

BW Util details:
bwutil = 0.000193 
total_CMD = 361999 
util_bw = 70 
Wasted_Col = 597 
Wasted_Row = 0 
Idle = 361332 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 3 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361923 
Read = 40 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 70 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000193 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103591
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361924 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=49 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001906
n_activity=3713 dram_eff=0.01858
bk0: 6a 361900i bk1: 5a 361886i bk2: 3a 361886i bk3: 9a 361858i bk4: 14a 361835i bk5: 12a 361858i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.877551
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240768
Bank_Level_Parallism_Col = 1.239227
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.029718
GrpLevelPara = 1.239227 

BW Util details:
bwutil = 0.000191 
total_CMD = 361999 
util_bw = 69 
Wasted_Col = 608 
Wasted_Row = 0 
Idle = 361322 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361924 
Read = 49 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00217128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361929 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=38 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0001768
n_activity=3769 dram_eff=0.01698
bk0: 2a 361900i bk1: 3a 361900i bk2: 4a 361883i bk3: 3a 361900i bk4: 13a 361765i bk5: 13a 361817i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.254213
Bank_Level_Parallism_Col = 1.228814
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.141243
GrpLevelPara = 1.228814 

BW Util details:
bwutil = 0.000177 
total_CMD = 361999 
util_bw = 64 
Wasted_Col = 648 
Wasted_Row = 0 
Idle = 361287 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 70 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 70 

Commands details: 
total_CMD = 361999 
n_nop = 361929 
Read = 38 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00103591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361935 n_act=5 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3159 dram_eff=0.01868
bk0: 2a 361886i bk1: 5a 361849i bk2: 4a 361900i bk3: 0a 361999i bk4: 12a 361823i bk5: 13a 361849i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915254
Row_Buffer_Locality_read = 0.861111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.276923
Bank_Level_Parallism_Col = 1.235395
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.070447
GrpLevelPara = 1.235395 

BW Util details:
bwutil = 0.000163 
total_CMD = 361999 
util_bw = 59 
Wasted_Col = 526 
Wasted_Row = 0 
Idle = 361414 

BW Util Bottlenecks: 
RCDc_limit = 489 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361935 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 59 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00172929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361916 n_act=6 n_pre=0 n_ref_event=0 n_req=77 n_rd=44 n_rd_L2_A=0 n_write=33 n_wr_bk=0 bw_util=0.0002127
n_activity=4262 dram_eff=0.01807
bk0: 8a 361875i bk1: 3a 361900i bk2: 3a 361886i bk3: 2a 361900i bk4: 15a 361835i bk5: 13a 361821i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922078
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.263314
Bank_Level_Parallism_Col = 1.261905
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.049107
GrpLevelPara = 1.261905 

BW Util details:
bwutil = 0.000213 
total_CMD = 361999 
util_bw = 77 
Wasted_Col = 599 
Wasted_Row = 0 
Idle = 361323 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361916 
Read = 44 
Write = 33 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 77 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124586
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361926 n_act=6 n_pre=0 n_ref_event=0 n_req=67 n_rd=38 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001851
n_activity=4038 dram_eff=0.01659
bk0: 1a 361900i bk1: 3a 361900i bk2: 3a 361900i bk3: 4a 361886i bk4: 14a 361826i bk5: 13a 361854i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910448
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.186567
Bank_Level_Parallism_Col = 1.184685
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.063063
GrpLevelPara = 1.184685 

BW Util details:
bwutil = 0.000185 
total_CMD = 361999 
util_bw = 67 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 361329 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 133 
rwq = 0 
CCDLc_limit_alone = 133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361926 
Read = 38 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 67 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000202 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129558
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361924 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=42 n_rd_L2_A=0 n_write=27 n_wr_bk=0 bw_util=0.0001906
n_activity=3752 dram_eff=0.01839
bk0: 4a 361897i bk1: 4a 361872i bk2: 4a 361900i bk3: 1a 361900i bk4: 16a 361825i bk5: 13a 361821i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.201133
Bank_Level_Parallism_Col = 1.199430
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.038462
GrpLevelPara = 1.199430 

BW Util details:
bwutil = 0.000191 
total_CMD = 361999 
util_bw = 69 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 361293 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 185 
rwq = 0 
CCDLc_limit_alone = 185 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361924 
Read = 42 
Write = 27 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361921 n_act=6 n_pre=0 n_ref_event=0 n_req=72 n_rd=43 n_rd_L2_A=0 n_write=29 n_wr_bk=0 bw_util=0.0001989
n_activity=3848 dram_eff=0.01871
bk0: 3a 361900i bk1: 2a 361886i bk2: 3a 361900i bk3: 4a 361886i bk4: 14a 361835i bk5: 17a 361822i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.860465
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.240000
Bank_Level_Parallism_Col = 1.236607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068452
GrpLevelPara = 1.236607 

BW Util details:
bwutil = 0.000199 
total_CMD = 361999 
util_bw = 72 
Wasted_Col = 603 
Wasted_Row = 0 
Idle = 361324 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 153 
rwq = 0 
CCDLc_limit_alone = 153 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 361999 
n_nop = 361921 
Read = 43 
Write = 29 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 72 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00165746
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361929 n_act=6 n_pre=0 n_ref_event=0 n_req=64 n_rd=44 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0001768
n_activity=3861 dram_eff=0.01658
bk0: 6a 361886i bk1: 6a 361900i bk2: 1a 361900i bk3: 3a 361886i bk4: 15a 361826i bk5: 13a 361821i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906250
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129206
Bank_Level_Parallism_Col = 1.128726
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.027100
GrpLevelPara = 1.128726 

BW Util details:
bwutil = 0.000177 
total_CMD = 361999 
util_bw = 64 
Wasted_Col = 679 
Wasted_Row = 0 
Idle = 361256 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 181 
rwq = 0 
CCDLc_limit_alone = 181 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361929 
Read = 44 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 64 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00137846
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361934 n_act=6 n_pre=0 n_ref_event=0 n_req=59 n_rd=36 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.000163
n_activity=3593 dram_eff=0.01642
bk0: 1a 361900i bk1: 4a 361858i bk2: 1a 361900i bk3: 2a 361886i bk4: 14a 361835i bk5: 14a 361858i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898305
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.119342
Bank_Level_Parallism_Col = 1.117241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.031724
GrpLevelPara = 1.117241 

BW Util details:
bwutil = 0.000163 
total_CMD = 361999 
util_bw = 59 
Wasted_Col = 670 
Wasted_Row = 0 
Idle = 361270 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361934 
Read = 36 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 59 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000180 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00171547
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361924 n_act=6 n_pre=0 n_ref_event=0 n_req=69 n_rd=46 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001906
n_activity=4358 dram_eff=0.01583
bk0: 5a 361891i bk1: 3a 361900i bk2: 4a 361886i bk3: 6a 361900i bk4: 13a 361775i bk5: 15a 361838i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.869565
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.124514
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.147860
GrpLevelPara = 1.124514 

BW Util details:
bwutil = 0.000191 
total_CMD = 361999 
util_bw = 69 
Wasted_Col = 707 
Wasted_Row = 0 
Idle = 361223 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 68 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 361999 
n_nop = 361924 
Read = 46 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 69 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000207 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114641
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361937 n_act=6 n_pre=0 n_ref_event=0 n_req=56 n_rd=40 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001547
n_activity=3577 dram_eff=0.01566
bk0: 5a 361891i bk1: 4a 361872i bk2: 1a 361900i bk3: 2a 361900i bk4: 13a 361832i bk5: 15a 361839i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.085106
Bank_Level_Parallism_Col = 1.084337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.021419
GrpLevelPara = 1.084337 

BW Util details:
bwutil = 0.000155 
total_CMD = 361999 
util_bw = 56 
Wasted_Col = 696 
Wasted_Row = 0 
Idle = 361247 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 166 
rwq = 0 
CCDLc_limit_alone = 166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361937 
Read = 40 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 56 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00149172
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361760 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=34 n_rd_L2_A=0 n_write=201 n_wr_bk=0 bw_util=0.0006492
n_activity=6094 dram_eff=0.03856
bk0: 4a 361900i bk1: 1a 361900i bk2: 0a 361999i bk3: 0a 361999i bk4: 14a 359467i bk5: 15a 361821i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.030830
Bank_Level_Parallism_Col = 1.030532
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.843401
GrpLevelPara = 1.030532 

BW Util details:
bwutil = 0.000649 
total_CMD = 361999 
util_bw = 235 
Wasted_Col = 2814 
Wasted_Row = 0 
Idle = 358950 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2512 
rwq = 0 
CCDLc_limit_alone = 2512 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361760 
Read = 34 
Write = 201 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000649 
Either_Row_CoL_Bus_Util = 0.000660 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.187688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187688
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361932 n_act=6 n_pre=0 n_ref_event=0 n_req=61 n_rd=38 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001685
n_activity=3679 dram_eff=0.01658
bk0: 2a 361886i bk1: 4a 361877i bk2: 4a 361900i bk3: 2a 361900i bk4: 12a 361835i bk5: 14a 361858i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901639
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.256289
Bank_Level_Parallism_Col = 1.218354
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.036392
GrpLevelPara = 1.218354 

BW Util details:
bwutil = 0.000169 
total_CMD = 361999 
util_bw = 61 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 361363 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361932 
Read = 38 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 61 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135912
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361927 n_act=5 n_pre=0 n_ref_event=0 n_req=67 n_rd=44 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0001851
n_activity=3948 dram_eff=0.01697
bk0: 3a 361900i bk1: 5a 361900i bk2: 0a 361999i bk3: 4a 361886i bk4: 15a 361832i bk5: 17a 361804i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925373
Row_Buffer_Locality_read = 0.886364
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.145511
Bank_Level_Parallism_Col = 1.144860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.066978
GrpLevelPara = 1.144860 

BW Util details:
bwutil = 0.000185 
total_CMD = 361999 
util_bw = 67 
Wasted_Col = 579 
Wasted_Row = 0 
Idle = 361353 

BW Util Bottlenecks: 
RCDc_limit = 491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 17 
CCDLc_limit = 160 
rwq = 0 
CCDLc_limit_alone = 160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 17 

Commands details: 
total_CMD = 361999 
n_nop = 361927 
Read = 44 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 67 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011989
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=361999 n_nop=361929 n_act=5 n_pre=0 n_ref_event=0 n_req=65 n_rd=33 n_rd_L2_A=0 n_write=32 n_wr_bk=0 bw_util=0.0001796
n_activity=3564 dram_eff=0.01824
bk0: 1a 361877i bk1: 1a 361900i bk2: 2a 361900i bk3: 0a 361999i bk4: 15a 361835i bk5: 14a 361839i bk6: 0a 361999i bk7: 0a 361999i bk8: 0a 361999i bk9: 0a 361999i bk10: 0a 361999i bk11: 0a 361999i bk12: 0a 361999i bk13: 0a 361999i bk14: 0a 361999i bk15: 0a 361999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.848485
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.261566
Bank_Level_Parallism_Col = 1.218247
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.073345
GrpLevelPara = 1.218247 

BW Util details:
bwutil = 0.000180 
total_CMD = 361999 
util_bw = 65 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 361437 

BW Util Bottlenecks: 
RCDc_limit = 490 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 361999 
n_nop = 361929 
Read = 33 
Write = 32 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00126243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 30, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 30, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 108, Miss = 39, Miss_rate = 0.361, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 95, Miss = 35, Miss_rate = 0.368, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 83, Miss = 29, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 27, Miss_rate = 0.310, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 41, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 98, Miss = 36, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 39, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90, Miss = 28, Miss_rate = 0.311, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 101, Miss = 38, Miss_rate = 0.376, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 79, Miss = 31, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 104, Miss = 40, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 95, Miss = 32, Miss_rate = 0.337, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 92, Miss = 32, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 32, Miss_rate = 0.368, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 93, Miss = 29, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 30, Miss_rate = 0.349, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 85, Miss = 37, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 32, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 72, Miss = 28, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95, Miss = 28, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 26, Miss_rate = 0.351, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 259, Miss = 209, Miss_rate = 0.807, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[26]: Access = 80, Miss = 21, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 106, Miss = 40, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 34, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 101, Miss = 31, Miss_rate = 0.307, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 85, Miss = 34, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3081
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.3966
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 793
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1632
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3081
icnt_total_pkts_simt_to_mem=3081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3081
Req_Network_cycles = 62049
Req_Network_injected_packets_per_cycle =       0.0497 
Req_Network_conflicts_per_cycle =       0.0097
Req_Network_conflicts_per_cycle_util =       0.3476
Req_Bank_Level_Parallism =       1.7758
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0162
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3081
Reply_Network_cycles = 62049
Reply_Network_injected_packets_per_cycle =        0.0497
Reply_Network_conflicts_per_cycle =        0.0025
Reply_Network_conflicts_per_cycle_util =       0.0803
Reply_Bank_Level_Parallism =       1.5760
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0062
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 60164 (inst/sec)
gpgpu_simulation_rate = 12409 (cycle/sec)
gpgpu_silicon_slowdown = 96704x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 7
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-7.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 7
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13738
gpu_sim_insn = 101823
gpu_ipc =       7.4118
gpu_tot_sim_cycle = 75787
gpu_tot_sim_insn = 402647
gpu_tot_ipc =       5.3129
gpu_tot_issued_cta = 56
gpu_occupancy = 24.0563% 
gpu_tot_occupancy = 14.7020% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4296
partiton_level_parallism_total  =       0.1185
partiton_level_parallism_util =       1.9852
partiton_level_parallism_util_total  =       1.9080
L2_BW  =      16.4971 GB/Sec
L2_BW_total  =       4.5515 GB/Sec
gpu_total_sim_rate=57521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081, Miss = 955, Miss_rate = 0.459, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2728, Miss = 1221, Miss_rate = 0.448, Pending_hits = 15, Reservation_fails = 13
	L1D_cache_core[2]: Access = 2148, Miss = 986, Miss_rate = 0.459, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2432, Miss = 1106, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 3
	L1D_cache_core[4]: Access = 2357, Miss = 1084, Miss_rate = 0.460, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2179, Miss = 978, Miss_rate = 0.449, Pending_hits = 12, Reservation_fails = 11
	L1D_cache_core[6]: Access = 2133, Miss = 989, Miss_rate = 0.464, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2725, Miss = 1201, Miss_rate = 0.441, Pending_hits = 16, Reservation_fails = 20
	L1D_total_cache_accesses = 18783
	L1D_total_cache_misses = 8520
	L1D_total_cache_miss_rate = 0.4536
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 47
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 105
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
583, 317, 318, 87, 369, 599, 601, 342, 369, 342, 293, 342, 373, 372, 394, 498, 
gpgpu_n_tot_thrd_icount = 1728448
gpgpu_n_tot_w_icount = 54014
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3593
gpgpu_n_mem_write_global = 5390
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41889
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8420	W0_Idle:381096	W0_Scoreboard:494403	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:293	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:6	W27:18	W28:42	W29:78	W30:74	W31:145	W32:9877
single_issue_nums: WS0:14949	WS1:13310	WS2:13350	WS3:12405	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28744 {8:3593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215600 {40:5390,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 143720 {40:3593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43120 {8:5390,}
maxmflatency = 829 
max_icnt2mem_latency = 94 
maxmrqlatency = 165 
max_icnt2sh_latency = 10 
averagemflatency = 376 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:2851 	44 	39 	89 	59 	42 	44 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5660 	112 	3211 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8830 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8717 	262 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	45 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 249.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3200/96 = 33.333332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       229        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1496
min_bank_accesses = 0!
chip skew: 276/57 = 4.84
average mf latency per bank:
dram[0]:        648       635       633       631      1414      1624    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       636       633       634      1233      1354    none      none      none      none      none      none      none      none      none      none  
dram[2]:        647       659       661       633      1178      1293    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       631       638      1331      1238    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       633       634       631      1341      1254    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       633       631       632      1271      1282    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       646       630       632      1272      1283    none      none      none      none      none      none      none      none      none      none  
dram[7]:        634       635       631       645      1382      1510    none      none      none      none      none      none      none      none      none      none  
dram[8]:        650       646       633       675      1273      1154    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       635       633       633      1315      1366    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       649       648       630      1245      1346    none      none      none      none      none      none      none      none      none      none  
dram[11]:        635       649       631       631      1202      1284    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       638       633       639       832      1245    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       635       657       632      1223      1308    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       636       636       634      1422      1374    none      none      none      none      none      none      none      none      none      none  
dram[15]:        636       651       658       636      1322      1428    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        649       650       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       650       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        648       651       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       650       646       657       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        653       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        648       650       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        649       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        649       651       650       653       829       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       656       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       648       650       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       649       646       649       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441955 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.0004252
n_activity=8559 dram_eff=0.02197
bk0: 21a 441929i bk1: 21a 441935i bk2: 17a 442036i bk3: 23a 441988i bk4: 24a 441964i bk5: 25a 441910i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234799
Bank_Level_Parallism_Col = 1.211268
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.053521
GrpLevelPara = 1.211268 

BW Util details:
bwutil = 0.000425 
total_CMD = 442149 
util_bw = 188 
Wasted_Col = 881 
Wasted_Row = 0 
Idle = 441080 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442149 
n_nop = 441955 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112179
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441954 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004275
n_activity=8050 dram_eff=0.02348
bk0: 14a 442050i bk1: 19a 441961i bk2: 15a 441975i bk3: 16a 441985i bk4: 19a 441931i bk5: 22a 441921i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.151737
Bank_Level_Parallism_Col = 1.150459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.163303
GrpLevelPara = 1.150459 

BW Util details:
bwutil = 0.000427 
total_CMD = 442149 
util_bw = 189 
Wasted_Col = 905 
Wasted_Row = 0 
Idle = 441055 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 442149 
n_nop = 441954 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00182744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441938 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004636
n_activity=8392 dram_eff=0.02443
bk0: 20a 442038i bk1: 23a 441893i bk2: 16a 441992i bk3: 6a 442050i bk4: 20a 441866i bk5: 22a 441891i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182211
Bank_Level_Parallism_Col = 1.166378
Bank_Level_Parallism_Ready = 1.004878
write_to_read_ratio_blp_rw_average = 0.177643
GrpLevelPara = 1.166378 

BW Util details:
bwutil = 0.000464 
total_CMD = 442149 
util_bw = 205 
Wasted_Col = 953 
Wasted_Row = 0 
Idle = 440991 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 81 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 8 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 442149 
n_nop = 441938 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441942 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004546
n_activity=8354 dram_eff=0.02406
bk0: 15a 441999i bk1: 23a 441975i bk2: 14a 442041i bk3: 21a 441903i bk4: 22a 441884i bk5: 17a 441969i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173759
Bank_Level_Parallism_Col = 1.152135
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.141459
GrpLevelPara = 1.152135 

BW Util details:
bwutil = 0.000455 
total_CMD = 442149 
util_bw = 201 
Wasted_Col = 927 
Wasted_Row = 0 
Idle = 441021 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442149 
n_nop = 441942 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000468 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00291757
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441959 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0004161
n_activity=8326 dram_eff=0.0221
bk0: 14a 442008i bk1: 24a 441911i bk2: 11a 442021i bk3: 12a 442050i bk4: 23a 441937i bk5: 23a 441871i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172161
Bank_Level_Parallism_Col = 1.170956
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146140
GrpLevelPara = 1.170956 

BW Util details:
bwutil = 0.000416 
total_CMD = 442149 
util_bw = 184 
Wasted_Col = 908 
Wasted_Row = 0 
Idle = 441057 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 442149 
n_nop = 441959 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00121678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441953 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004297
n_activity=8450 dram_eff=0.02249
bk0: 20a 441940i bk1: 15a 442017i bk2: 16a 442041i bk3: 12a 441987i bk4: 21a 441932i bk5: 21a 441949i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.158700
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.102294
GrpLevelPara = 1.158700 

BW Util details:
bwutil = 0.000430 
total_CMD = 442149 
util_bw = 190 
Wasted_Col = 860 
Wasted_Row = 0 
Idle = 441099 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 442149 
n_nop = 441953 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00133213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441953 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0004297
n_activity=8077 dram_eff=0.02352
bk0: 19a 441972i bk1: 21a 441928i bk2: 16a 442036i bk3: 9a 442048i bk4: 22a 441762i bk5: 23a 441783i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187023
Bank_Level_Parallism_Col = 1.186064
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.240812
GrpLevelPara = 1.186064 

BW Util details:
bwutil = 0.000430 
total_CMD = 442149 
util_bw = 190 
Wasted_Col = 1120 
Wasted_Row = 0 
Idle = 440839 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 442149 
n_nop = 441953 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00124392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441965 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0004026
n_activity=7703 dram_eff=0.02311
bk0: 20a 441984i bk1: 21a 441930i bk2: 10a 442042i bk3: 19a 442018i bk4: 23a 441892i bk5: 24a 441937i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190431
Bank_Level_Parallism_Col = 1.188147
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.127940
GrpLevelPara = 1.188147 

BW Util details:
bwutil = 0.000403 
total_CMD = 442149 
util_bw = 178 
Wasted_Col = 888 
Wasted_Row = 0 
Idle = 441083 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 63 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 442149 
n_nop = 441965 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147235
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441946 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004456
n_activity=8631 dram_eff=0.02282
bk0: 15a 442032i bk1: 22a 441962i bk2: 8a 442011i bk3: 11a 442022i bk4: 22a 441879i bk5: 18a 441816i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.148490
Bank_Level_Parallism_Col = 1.148273
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.201348
GrpLevelPara = 1.148273 

BW Util details:
bwutil = 0.000446 
total_CMD = 442149 
util_bw = 197 
Wasted_Col = 995 
Wasted_Row = 0 
Idle = 440957 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 442149 
n_nop = 441946 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0014045
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441972 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003867
n_activity=7520 dram_eff=0.02274
bk0: 12a 442032i bk1: 20a 441955i bk2: 7a 442029i bk3: 12a 442020i bk4: 21a 441967i bk5: 20a 441856i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088448
Bank_Level_Parallism_Col = 1.086957
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.179348
GrpLevelPara = 1.086957 

BW Util details:
bwutil = 0.000387 
total_CMD = 442149 
util_bw = 171 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 441041 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 63 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 8 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 442149 
n_nop = 441972 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150628
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441960 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004139
n_activity=8621 dram_eff=0.02123
bk0: 16a 442004i bk1: 17a 441948i bk2: 14a 442034i bk3: 14a 442050i bk4: 19a 441907i bk5: 20a 441980i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116054
Bank_Level_Parallism_Col = 1.115646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.176871
GrpLevelPara = 1.115646 

BW Util details:
bwutil = 0.000414 
total_CMD = 442149 
util_bw = 183 
Wasted_Col = 851 
Wasted_Row = 0 
Idle = 441115 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 73 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 442149 
n_nop = 441960 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104263
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441940 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004591
n_activity=8705 dram_eff=0.02332
bk0: 23a 441907i bk1: 17a 441968i bk2: 16a 442026i bk3: 20a 441964i bk4: 17a 441748i bk5: 20a 441963i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072638
Bank_Level_Parallism_Col = 1.072187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.225053
GrpLevelPara = 1.072187 

BW Util details:
bwutil = 0.000459 
total_CMD = 442149 
util_bw = 203 
Wasted_Col = 1215 
Wasted_Row = 0 
Idle = 440731 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 442149 
n_nop = 441940 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00161936
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441767 n_act=6 n_pre=0 n_ref_event=0 n_req=376 n_rd=100 n_rd_L2_A=0 n_write=276 n_wr_bk=0 bw_util=0.0008504
n_activity=11676 dram_eff=0.0322
bk0: 14a 442047i bk1: 14a 441962i bk2: 17a 442013i bk3: 16a 441943i bk4: 20a 439522i bk5: 19a 441881i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.030367
Bank_Level_Parallism_Col = 1.030143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.747753
GrpLevelPara = 1.030143 

BW Util details:
bwutil = 0.000850 
total_CMD = 442149 
util_bw = 376 
Wasted_Col = 3411 
Wasted_Row = 0 
Idle = 438362 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 161 
CCDLc_limit = 2766 
rwq = 0 
CCDLc_limit_alone = 2766 
WTRc_limit_alone = 0 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 442149 
n_nop = 441767 
Read = 100 
Write = 276 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 376 
total_req = 376 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 376 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000850 
Either_Row_CoL_Bus_Util = 0.000864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.155595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.155595
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441953 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004297
n_activity=8155 dram_eff=0.0233
bk0: 19a 441972i bk1: 16a 442009i bk2: 9a 442044i bk3: 15a 442014i bk4: 20a 441943i bk5: 21a 441956i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183884
Bank_Level_Parallism_Col = 1.158714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.137967
GrpLevelPara = 1.158714 

BW Util details:
bwutil = 0.000430 
total_CMD = 442149 
util_bw = 190 
Wasted_Col = 778 
Wasted_Row = 0 
Idle = 441181 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 34 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 9 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 442149 
n_nop = 441953 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114667
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441961 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0004116
n_activity=8046 dram_eff=0.02262
bk0: 20a 441936i bk1: 17a 441982i bk2: 16a 441938i bk3: 16a 441934i bk4: 23a 441951i bk5: 21a 441870i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155363
Bank_Level_Parallism_Col = 1.155186
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132225
GrpLevelPara = 1.155186 

BW Util details:
bwutil = 0.000412 
total_CMD = 442149 
util_bw = 182 
Wasted_Col = 1086 
Wasted_Row = 0 
Idle = 440881 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 66 
RTWc_limit = 92 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 66 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 442149 
n_nop = 441961 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183196
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=442149 n_nop=441970 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003913
n_activity=7610 dram_eff=0.02273
bk0: 14a 442001i bk1: 15a 441997i bk2: 9a 442050i bk3: 12a 441970i bk4: 21a 441911i bk5: 25a 441869i bk6: 0a 442149i bk7: 0a 442149i bk8: 0a 442149i bk9: 0a 442149i bk10: 0a 442149i bk11: 0a 442149i bk12: 0a 442149i bk13: 0a 442149i bk14: 0a 442149i bk15: 0a 442149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154686
Bank_Level_Parallism_Col = 1.132420
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.127854
GrpLevelPara = 1.132420 

BW Util details:
bwutil = 0.000391 
total_CMD = 442149 
util_bw = 173 
Wasted_Col = 926 
Wasted_Row = 0 
Idle = 441050 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 442149 
n_nop = 441970 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 307, Miss = 100, Miss_rate = 0.326, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 283, Miss = 85, Miss_rate = 0.300, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 275, Miss = 106, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 82, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 290, Miss = 114, Miss_rate = 0.393, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 278, Miss = 90, Miss_rate = 0.324, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 280, Miss = 98, Miss_rate = 0.350, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 274, Miss = 79, Miss_rate = 0.288, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 266, Miss = 103, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 277, Miss = 102, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 266, Miss = 86, Miss_rate = 0.323, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 272, Miss = 95, Miss_rate = 0.349, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 265, Miss = 89, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 283, Miss = 94, Miss_rate = 0.332, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 270, Miss = 96, Miss_rate = 0.356, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 281, Miss = 98, Miss_rate = 0.349, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 262, Miss = 87, Miss_rate = 0.332, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 273, Miss = 83, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 266, Miss = 100, Miss_rate = 0.376, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 266, Miss = 83, Miss_rate = 0.312, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 271, Miss = 103, Miss_rate = 0.380, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 270, Miss = 99, Miss_rate = 0.367, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 270, Miss = 100, Miss_rate = 0.370, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 446, Miss = 274, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 249, Miss = 85, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 301, Miss = 103, Miss_rate = 0.342, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 265, Miss = 93, Miss_rate = 0.351, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 286, Miss = 88, Miss_rate = 0.308, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 291, Miss = 87, Miss_rate = 0.299, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 276, Miss = 84, Miss_rate = 0.304, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 8983
L2_total_cache_misses = 3171
L2_total_cache_miss_rate = 0.3530
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3894
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3593
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5390
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=8983
icnt_total_pkts_simt_to_mem=8983
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8983
Req_Network_cycles = 75787
Req_Network_injected_packets_per_cycle =       0.1185 
Req_Network_conflicts_per_cycle =       0.0105
Req_Network_conflicts_per_cycle_util =       0.1695
Req_Bank_Level_Parallism =       1.9080
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0139
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 8983
Reply_Network_cycles = 75787
Reply_Network_injected_packets_per_cycle =        0.1185
Reply_Network_conflicts_per_cycle =        0.0145
Reply_Network_conflicts_per_cycle_util =       0.2170
Reply_Bank_Level_Parallism =       1.7785
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 57521 (inst/sec)
gpgpu_simulation_rate = 10826 (cycle/sec)
gpgpu_silicon_slowdown = 110844x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-8.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 8
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 5764
gpu_sim_insn = 69536
gpu_ipc =      12.0638
gpu_tot_sim_cycle = 81551
gpu_tot_sim_insn = 472183
gpu_tot_ipc =       5.7900
gpu_tot_issued_cta = 64
gpu_occupancy = 29.7949% 
gpu_tot_occupancy = 15.3089% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1110
partiton_level_parallism_total  =       0.1180
partiton_level_parallism_util =       3.1841
partiton_level_parallism_util_total  =       1.9603
L2_BW  =       4.2637 GB/Sec
L2_BW_total  =       4.5312 GB/Sec
gpu_total_sim_rate=67454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2161, Miss = 1019, Miss_rate = 0.472, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2808, Miss = 1285, Miss_rate = 0.458, Pending_hits = 15, Reservation_fails = 13
	L1D_cache_core[2]: Access = 2228, Miss = 1050, Miss_rate = 0.471, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2512, Miss = 1170, Miss_rate = 0.466, Pending_hits = 19, Reservation_fails = 3
	L1D_cache_core[4]: Access = 2437, Miss = 1148, Miss_rate = 0.471, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2259, Miss = 1042, Miss_rate = 0.461, Pending_hits = 12, Reservation_fails = 11
	L1D_cache_core[6]: Access = 2213, Miss = 1053, Miss_rate = 0.476, Pending_hits = 10, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2805, Miss = 1265, Miss_rate = 0.451, Pending_hits = 16, Reservation_fails = 20
	L1D_total_cache_accesses = 19423
	L1D_total_cache_misses = 9032
	L1D_total_cache_miss_rate = 0.4650
	L1D_total_cache_pending_hits = 111
	L1D_total_cache_reservation_fails = 47
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 105
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
611, 345, 346, 115, 397, 627, 629, 370, 397, 370, 321, 370, 401, 400, 422, 526, 
gpgpu_n_tot_thrd_icount = 1843136
gpgpu_n_tot_w_icount = 57598
gpgpu_n_stall_shd_mem = 1809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3721
gpgpu_n_mem_write_global = 5902
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45985
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10025	W0_Idle:407454	W0_Scoreboard:502184	W1:22273	W2:8605	W3:6020	W4:2703	W5:1135	W6:308	W7:90	W8:150	W9:240	W10:255	W11:210	W12:315	W13:255	W14:211	W15:93	W16:32	W17:51	W18:29	W19:17	W20:21	W21:14	W22:17	W23:16	W24:10	W25:6	W26:7	W27:18	W28:42	W29:78	W30:74	W31:145	W32:11285
single_issue_nums: WS0:15845	WS1:14206	WS2:14246	WS3:13301	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29768 {8:3721,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236080 {40:5902,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148840 {40:3721,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47216 {8:5902,}
maxmflatency = 842 
max_icnt2mem_latency = 109 
maxmrqlatency = 165 
max_icnt2sh_latency = 10 
averagemflatency = 370 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:2860 	47 	43 	94 	70 	62 	88 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6026 	258 	3339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9264 	359 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9323 	296 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	46 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 21.000000 21.000000 17.000000 23.000000 55.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 14.000000 19.000000 15.000000 16.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 23.000000 16.000000  6.000000 73.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 15.000000 23.000000 14.000000 21.000000 59.000000 69.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 14.000000 24.000000 11.000000 12.000000 64.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 15.000000 16.000000 12.000000 62.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 21.000000 16.000000  9.000000 66.000000 59.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 21.000000 10.000000 19.000000 58.000000 50.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 15.000000 22.000000  8.000000 11.000000 64.000000 77.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 12.000000 20.000000  7.000000 12.000000 59.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 17.000000 14.000000 14.000000 62.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 23.000000 17.000000 16.000000 20.000000 63.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 14.000000 14.000000 17.000000 16.000000 377.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 19.000000 16.000000  9.000000 15.000000 66.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 20.000000 17.000000 16.000000 16.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 15.000000  9.000000 12.000000 65.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3328/96 = 34.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        21        17        23        24        25         0         0         0         0         0         0         0         0         0         0 
dram[1]:        14        19        15        16        19        22         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        23        16         6        20        22         0         0         0         0         0         0         0         0         0         0 
dram[3]:        15        23        14        21        22        17         0         0         0         0         0         0         0         0         0         0 
dram[4]:        14        24        11        12        23        23         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        15        16        12        21        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        21        16         9        22        23         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        21        10        19        23        24         0         0         0         0         0         0         0         0         0         0 
dram[8]:        15        22         8        11        22        18         0         0         0         0         0         0         0         0         0         0 
dram[9]:        12        20         7        12        21        20         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        17        14        14        19        20         0         0         0         0         0         0         0         0         0         0 
dram[11]:        23        17        16        20        17        20         0         0         0         0         0         0         0         0         0         0 
dram[12]:        14        14        17        16        20        19         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         9        15        20        21         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        17        16        16        23        21         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        15         9        12        21        25         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1704
min_bank_accesses = 0!
chip skew: 131/92 = 1.42
number of total write accesses:
dram[0]:         0         0         0         0        31        26         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        47        37         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        45         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        37        52         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        41        44         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        44        36         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        35        26         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        59         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        38        41         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        43        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        47         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        27        42         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        44        33         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1624
min_bank_accesses = 0!
chip skew: 404/57 = 7.09
average mf latency per bank:
dram[0]:        648       635       633       631      1485      1704    none      none      none      none      none      none      none      none      none      none  
dram[1]:        666       636       633       634      1290      1418    none      none      none      none      none      none      none      none      none      none  
dram[2]:        647       659       661       633      1231      1353    none      none      none      none      none      none      none      none      none      none  
dram[3]:        637       634       631       638      1395      1293    none      none      none      none      none      none      none      none      none      none  
dram[4]:        666       633       634       631      1405      1326    none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       633       631       632      1333      1341    none      none      none      none      none      none      none      none      none      none  
dram[6]:        633       646       630       632      1333      1354    none      none      none      none      none      none      none      none      none      none  
dram[7]:        634       635       631       645      1449      1587    none      none      none      none      none      none      none      none      none      none  
dram[8]:        650       646       633       675      1336      1208    none      none      none      none      none      none      none      none      none      none  
dram[9]:        654       635       633       633      1380      1429    none      none      none      none      none      none      none      none      none      none  
dram[10]:        634       649       648       630      1308      1414    none      none      none      none      none      none      none      none      none      none  
dram[11]:        635       649       631       631      1262      1343    none      none      none      none      none      none      none      none      none      none  
dram[12]:        652       638       633       639       805      1310    none      none      none      none      none      none      none      none      none      none  
dram[13]:        636       635       657       632      1281      1367    none      none      none      none      none      none      none      none      none      none  
dram[14]:        637       636       636       634      1505      1444    none      none      none      none      none      none      none      none      none      none  
dram[15]:        636       651       658       636      1381      1493    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        649       650       649       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       650       648       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        648       651       650       647       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        651       650       646       657       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        646       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        653       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        646       651       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        648       650       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        646       650       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       646       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       646       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        649       646       647       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        649       651       650       653       842       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        650       656       646       646       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       648       650       646       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        650       649       646       649       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475583 n_act=6 n_pre=0 n_ref_event=0 n_req=188 n_rd=131 n_rd_L2_A=0 n_write=57 n_wr_bk=0 bw_util=0.0003951
n_activity=8559 dram_eff=0.02197
bk0: 21a 475557i bk1: 21a 475563i bk2: 17a 475664i bk3: 23a 475616i bk4: 24a 475592i bk5: 25a 475538i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.954198
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.234799
Bank_Level_Parallism_Col = 1.211268
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.053521
GrpLevelPara = 1.211268 

BW Util details:
bwutil = 0.000395 
total_CMD = 475777 
util_bw = 188 
Wasted_Col = 881 
Wasted_Row = 0 
Idle = 474708 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 23 
RTWc_limit = 0 
CCDLc_limit = 474 
rwq = 0 
CCDLc_limit_alone = 474 
WTRc_limit_alone = 23 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475777 
n_nop = 475583 
Read = 131 
Write = 57 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 188 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104251
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475582 n_act=6 n_pre=0 n_ref_event=0 n_req=189 n_rd=105 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0003972
n_activity=8050 dram_eff=0.02348
bk0: 14a 475678i bk1: 19a 475589i bk2: 15a 475603i bk3: 16a 475613i bk4: 19a 475559i bk5: 22a 475549i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.151737
Bank_Level_Parallism_Col = 1.150459
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.163303
GrpLevelPara = 1.150459 

BW Util details:
bwutil = 0.000397 
total_CMD = 475777 
util_bw = 189 
Wasted_Col = 905 
Wasted_Row = 0 
Idle = 474683 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 372 
rwq = 0 
CCDLc_limit_alone = 372 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 475777 
n_nop = 475582 
Read = 105 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 189 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000397 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475566 n_act=6 n_pre=0 n_ref_event=0 n_req=205 n_rd=107 n_rd_L2_A=0 n_write=98 n_wr_bk=0 bw_util=0.0004309
n_activity=8392 dram_eff=0.02443
bk0: 20a 475666i bk1: 23a 475521i bk2: 16a 475620i bk3: 6a 475678i bk4: 20a 475494i bk5: 22a 475519i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970732
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.182211
Bank_Level_Parallism_Col = 1.166378
Bank_Level_Parallism_Ready = 1.004878
write_to_read_ratio_blp_rw_average = 0.177643
GrpLevelPara = 1.166378 

BW Util details:
bwutil = 0.000431 
total_CMD = 475777 
util_bw = 205 
Wasted_Col = 953 
Wasted_Row = 0 
Idle = 474619 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 81 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 8 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 475777 
n_nop = 475566 
Read = 107 
Write = 98 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 205 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00104881
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475570 n_act=6 n_pre=0 n_ref_event=0 n_req=201 n_rd=112 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004225
n_activity=8354 dram_eff=0.02406
bk0: 15a 475627i bk1: 23a 475603i bk2: 14a 475669i bk3: 21a 475531i bk4: 22a 475512i bk5: 17a 475597i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.173759
Bank_Level_Parallism_Col = 1.152135
Bank_Level_Parallism_Ready = 1.004975
write_to_read_ratio_blp_rw_average = 0.141459
GrpLevelPara = 1.152135 

BW Util details:
bwutil = 0.000422 
total_CMD = 475777 
util_bw = 201 
Wasted_Col = 927 
Wasted_Row = 0 
Idle = 474649 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 458 
rwq = 0 
CCDLc_limit_alone = 458 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475777 
n_nop = 475570 
Read = 112 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 201 
total_req = 201 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 201 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00271135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475587 n_act=6 n_pre=0 n_ref_event=0 n_req=184 n_rd=107 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003867
n_activity=8326 dram_eff=0.0221
bk0: 14a 475636i bk1: 24a 475539i bk2: 11a 475649i bk3: 12a 475678i bk4: 23a 475565i bk5: 23a 475499i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.943925
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172161
Bank_Level_Parallism_Col = 1.170956
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.146140
GrpLevelPara = 1.170956 

BW Util details:
bwutil = 0.000387 
total_CMD = 475777 
util_bw = 184 
Wasted_Col = 908 
Wasted_Row = 0 
Idle = 474685 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 475777 
n_nop = 475587 
Read = 107 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 184 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113078
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475581 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=105 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0003993
n_activity=8450 dram_eff=0.02249
bk0: 20a 475568i bk1: 15a 475645i bk2: 16a 475669i bk3: 12a 475615i bk4: 21a 475560i bk5: 21a 475577i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.160000
Bank_Level_Parallism_Col = 1.158700
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.102294
GrpLevelPara = 1.158700 

BW Util details:
bwutil = 0.000399 
total_CMD = 475777 
util_bw = 190 
Wasted_Col = 860 
Wasted_Row = 0 
Idle = 474727 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 21 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 21 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475777 
n_nop = 475581 
Read = 105 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123797
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475581 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=110 n_rd_L2_A=0 n_write=80 n_wr_bk=0 bw_util=0.0003993
n_activity=8077 dram_eff=0.02352
bk0: 19a 475600i bk1: 21a 475556i bk2: 16a 475664i bk3: 9a 475676i bk4: 22a 475390i bk5: 23a 475411i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.945455
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.187023
Bank_Level_Parallism_Col = 1.186064
Bank_Level_Parallism_Ready = 1.005263
write_to_read_ratio_blp_rw_average = 0.240812
GrpLevelPara = 1.186064 

BW Util details:
bwutil = 0.000399 
total_CMD = 475777 
util_bw = 190 
Wasted_Col = 1120 
Wasted_Row = 0 
Idle = 474467 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 475777 
n_nop = 475581 
Read = 110 
Write = 80 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.001156
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475593 n_act=6 n_pre=0 n_ref_event=0 n_req=178 n_rd=117 n_rd_L2_A=0 n_write=61 n_wr_bk=0 bw_util=0.0003741
n_activity=7703 dram_eff=0.02311
bk0: 20a 475612i bk1: 21a 475558i bk2: 10a 475670i bk3: 19a 475646i bk4: 23a 475520i bk5: 24a 475565i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966292
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.190431
Bank_Level_Parallism_Col = 1.188147
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.127940
GrpLevelPara = 1.188147 

BW Util details:
bwutil = 0.000374 
total_CMD = 475777 
util_bw = 178 
Wasted_Col = 888 
Wasted_Row = 0 
Idle = 474711 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 63 
CCDLc_limit = 423 
rwq = 0 
CCDLc_limit_alone = 423 
WTRc_limit_alone = 0 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 475777 
n_nop = 475593 
Read = 117 
Write = 61 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 178 
total_req = 178 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 178 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00136829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475574 n_act=6 n_pre=0 n_ref_event=0 n_req=197 n_rd=96 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004141
n_activity=8631 dram_eff=0.02282
bk0: 15a 475660i bk1: 22a 475590i bk2: 8a 475639i bk3: 11a 475650i bk4: 22a 475507i bk5: 18a 475444i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969543
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.148490
Bank_Level_Parallism_Col = 1.148273
Bank_Level_Parallism_Ready = 1.005076
write_to_read_ratio_blp_rw_average = 0.201348
GrpLevelPara = 1.148273 

BW Util details:
bwutil = 0.000414 
total_CMD = 475777 
util_bw = 197 
Wasted_Col = 995 
Wasted_Row = 0 
Idle = 474585 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 362 
rwq = 0 
CCDLc_limit_alone = 362 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 475777 
n_nop = 475574 
Read = 96 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 197 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000414 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00130523
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475600 n_act=6 n_pre=0 n_ref_event=0 n_req=171 n_rd=92 n_rd_L2_A=0 n_write=79 n_wr_bk=0 bw_util=0.0003594
n_activity=7520 dram_eff=0.02274
bk0: 12a 475660i bk1: 20a 475583i bk2: 7a 475657i bk3: 12a 475648i bk4: 21a 475595i bk5: 20a 475484i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.088448
Bank_Level_Parallism_Col = 1.086957
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.179348
GrpLevelPara = 1.086957 

BW Util details:
bwutil = 0.000359 
total_CMD = 475777 
util_bw = 171 
Wasted_Col = 937 
Wasted_Row = 0 
Idle = 474669 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 8 
RTWc_limit = 63 
CCDLc_limit = 366 
rwq = 0 
CCDLc_limit_alone = 366 
WTRc_limit_alone = 8 
RTWc_limit_alone = 63 

Commands details: 
total_CMD = 475777 
n_nop = 475600 
Read = 92 
Write = 79 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 171 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 171 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000372 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475588 n_act=6 n_pre=0 n_ref_event=0 n_req=183 n_rd=100 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0003846
n_activity=8621 dram_eff=0.02123
bk0: 16a 475632i bk1: 17a 475576i bk2: 14a 475662i bk3: 14a 475678i bk4: 19a 475535i bk5: 20a 475608i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116054
Bank_Level_Parallism_Col = 1.115646
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.176871
GrpLevelPara = 1.115646 

BW Util details:
bwutil = 0.000385 
total_CMD = 475777 
util_bw = 183 
Wasted_Col = 851 
Wasted_Row = 0 
Idle = 474743 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 73 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 475777 
n_nop = 475588 
Read = 100 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 183 
total_req = 183 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 183 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000968941
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475568 n_act=6 n_pre=0 n_ref_event=0 n_req=203 n_rd=113 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004267
n_activity=8705 dram_eff=0.02332
bk0: 23a 475535i bk1: 17a 475596i bk2: 16a 475654i bk3: 20a 475592i bk4: 17a 475376i bk5: 20a 475591i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970443
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.072638
Bank_Level_Parallism_Col = 1.072187
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.225053
GrpLevelPara = 1.072187 

BW Util details:
bwutil = 0.000427 
total_CMD = 475777 
util_bw = 203 
Wasted_Col = 1215 
Wasted_Row = 0 
Idle = 474359 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 475777 
n_nop = 475568 
Read = 113 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 203 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000427 
Either_Row_CoL_Bus_Util = 0.000439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150491
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475267 n_act=6 n_pre=0 n_ref_event=0 n_req=504 n_rd=100 n_rd_L2_A=0 n_write=404 n_wr_bk=0 bw_util=0.001059
n_activity=13641 dram_eff=0.03695
bk0: 14a 475675i bk1: 14a 475590i bk2: 17a 475641i bk3: 16a 475571i bk4: 20a 471419i bk5: 19a 475509i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.020368
Bank_Level_Parallism_Col = 1.020209
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.830881
GrpLevelPara = 1.020209 

BW Util details:
bwutil = 0.001059 
total_CMD = 475777 
util_bw = 504 
Wasted_Col = 5142 
Wasted_Row = 0 
Idle = 470131 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 161 
CCDLc_limit = 4497 
rwq = 0 
CCDLc_limit_alone = 4497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 161 

Commands details: 
total_CMD = 475777 
n_nop = 475267 
Read = 100 
Write = 404 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 504 
total_req = 504 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 504 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.271755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271755
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475581 n_act=6 n_pre=0 n_ref_event=0 n_req=190 n_rd=100 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003993
n_activity=8155 dram_eff=0.0233
bk0: 19a 475600i bk1: 16a 475637i bk2: 9a 475672i bk3: 15a 475642i bk4: 20a 475571i bk5: 21a 475584i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968421
Row_Buffer_Locality_read = 0.940000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.183884
Bank_Level_Parallism_Col = 1.158714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.137967
GrpLevelPara = 1.158714 

BW Util details:
bwutil = 0.000399 
total_CMD = 475777 
util_bw = 190 
Wasted_Col = 778 
Wasted_Row = 0 
Idle = 474809 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 34 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 9 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 475777 
n_nop = 475581 
Read = 100 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 190 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00106563
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475589 n_act=6 n_pre=0 n_ref_event=0 n_req=182 n_rd=113 n_rd_L2_A=0 n_write=69 n_wr_bk=0 bw_util=0.0003825
n_activity=8046 dram_eff=0.02262
bk0: 20a 475564i bk1: 17a 475610i bk2: 16a 475566i bk3: 16a 475562i bk4: 23a 475579i bk5: 21a 475498i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.946903
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155363
Bank_Level_Parallism_Col = 1.155186
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.132225
GrpLevelPara = 1.155186 

BW Util details:
bwutil = 0.000383 
total_CMD = 475777 
util_bw = 182 
Wasted_Col = 1086 
Wasted_Row = 0 
Idle = 474509 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 66 
RTWc_limit = 92 
CCDLc_limit = 512 
rwq = 0 
CCDLc_limit_alone = 512 
WTRc_limit_alone = 66 
RTWc_limit_alone = 92 

Commands details: 
total_CMD = 475777 
n_nop = 475589 
Read = 113 
Write = 69 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 182 
total_req = 182 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 182 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170248
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=475777 n_nop=475598 n_act=6 n_pre=0 n_ref_event=0 n_req=173 n_rd=96 n_rd_L2_A=0 n_write=77 n_wr_bk=0 bw_util=0.0003636
n_activity=7610 dram_eff=0.02273
bk0: 14a 475629i bk1: 15a 475625i bk2: 9a 475678i bk3: 12a 475598i bk4: 21a 475539i bk5: 25a 475497i bk6: 0a 475777i bk7: 0a 475777i bk8: 0a 475777i bk9: 0a 475777i bk10: 0a 475777i bk11: 0a 475777i bk12: 0a 475777i bk13: 0a 475777i bk14: 0a 475777i bk15: 0a 475777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965318
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.154686
Bank_Level_Parallism_Col = 1.132420
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.127854
GrpLevelPara = 1.132420 

BW Util details:
bwutil = 0.000364 
total_CMD = 475777 
util_bw = 173 
Wasted_Col = 926 
Wasted_Row = 0 
Idle = 474678 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 475777 
n_nop = 475598 
Read = 96 
Write = 77 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 173 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 173 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000364 
Either_Row_CoL_Bus_Util = 0.000376 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00176974

========= L2 cache stats =========
L2_cache_bank[0]: Access = 323, Miss = 100, Miss_rate = 0.310, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 299, Miss = 85, Miss_rate = 0.284, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 106, Miss_rate = 0.364, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 82, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 306, Miss = 114, Miss_rate = 0.373, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 294, Miss = 90, Miss_rate = 0.306, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 296, Miss = 98, Miss_rate = 0.331, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 295, Miss = 102, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 290, Miss = 79, Miss_rate = 0.272, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 282, Miss = 103, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 293, Miss = 102, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 282, Miss = 86, Miss_rate = 0.305, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 95, Miss_rate = 0.330, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 281, Miss = 89, Miss_rate = 0.317, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 299, Miss = 94, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 286, Miss = 96, Miss_rate = 0.336, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 297, Miss = 98, Miss_rate = 0.330, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 278, Miss = 87, Miss_rate = 0.313, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 289, Miss = 83, Miss_rate = 0.287, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 282, Miss = 100, Miss_rate = 0.355, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 282, Miss = 83, Miss_rate = 0.294, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 287, Miss = 103, Miss_rate = 0.359, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 286, Miss = 99, Miss_rate = 0.346, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 286, Miss = 100, Miss_rate = 0.350, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 590, Miss = 402, Miss_rate = 0.681, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[26]: Access = 265, Miss = 85, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 317, Miss = 103, Miss_rate = 0.325, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 281, Miss = 93, Miss_rate = 0.331, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 302, Miss = 88, Miss_rate = 0.291, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 307, Miss = 87, Miss_rate = 0.283, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 292, Miss = 84, Miss_rate = 0.288, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 9623
L2_total_cache_misses = 3299
L2_total_cache_miss_rate = 0.3428
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4278
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5902
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9623
icnt_total_pkts_simt_to_mem=9623
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9623
Req_Network_cycles = 81551
Req_Network_injected_packets_per_cycle =       0.1180 
Req_Network_conflicts_per_cycle =       0.0165
Req_Network_conflicts_per_cycle_util =       0.2746
Req_Bank_Level_Parallism =       1.9603
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0280
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0037

Reply_Network_injected_packets_num = 9623
Reply_Network_cycles = 81551
Reply_Network_injected_packets_per_cycle =        0.1180
Reply_Network_conflicts_per_cycle =        0.0149
Reply_Network_conflicts_per_cycle_util =       0.2267
Reply_Bank_Level_Parallism =       1.7910
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0147
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 67454 (inst/sec)
gpgpu_simulation_rate = 11650 (cycle/sec)
gpgpu_silicon_slowdown = 103004x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 9
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-9.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 9
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 14056
gpu_sim_insn = 248289
gpu_ipc =      17.6643
gpu_tot_sim_cycle = 95607
gpu_tot_sim_insn = 720472
gpu_tot_ipc =       7.5358
gpu_tot_issued_cta = 72
gpu_occupancy = 27.1779% 
gpu_tot_occupancy = 18.0147% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9809
partiton_level_parallism_total  =       0.2449
partiton_level_parallism_util =       2.6023
partiton_level_parallism_util_total  =       2.2935
L2_BW  =      37.6651 GB/Sec
L2_BW_total  =       9.4025 GB/Sec
gpu_total_sim_rate=80052

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7643, Miss = 2796, Miss_rate = 0.366, Pending_hits = 98, Reservation_fails = 384
	L1D_cache_core[1]: Access = 7861, Miss = 2922, Miss_rate = 0.372, Pending_hits = 96, Reservation_fails = 328
	L1D_cache_core[2]: Access = 7758, Miss = 2839, Miss_rate = 0.366, Pending_hits = 91, Reservation_fails = 339
	L1D_cache_core[3]: Access = 7336, Miss = 2739, Miss_rate = 0.373, Pending_hits = 96, Reservation_fails = 277
	L1D_cache_core[4]: Access = 7416, Miss = 2762, Miss_rate = 0.372, Pending_hits = 93, Reservation_fails = 340
	L1D_cache_core[5]: Access = 7273, Miss = 2672, Miss_rate = 0.367, Pending_hits = 90, Reservation_fails = 308
	L1D_cache_core[6]: Access = 6866, Miss = 2581, Miss_rate = 0.376, Pending_hits = 91, Reservation_fails = 236
	L1D_cache_core[7]: Access = 7613, Miss = 2822, Miss_rate = 0.371, Pending_hits = 105, Reservation_fails = 279
	L1D_total_cache_accesses = 59766
	L1D_total_cache_misses = 22133
	L1D_total_cache_miss_rate = 0.3703
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 2491
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 736
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13803
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2376
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 72, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
791, 652, 654, 425, 679, 909, 937, 704, 755, 753, 754, 603, 731, 758, 780, 836, 
gpgpu_n_tot_thrd_icount = 3112832
gpgpu_n_tot_w_icount = 97276
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8168
gpgpu_n_mem_write_global = 15242
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 86186
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17374	W0_Idle:431021	W0_Scoreboard:721535	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1920	W11:1576	W12:1964	W13:1422	W14:1024	W15:504	W16:142	W17:219	W18:83	W19:34	W20:42	W21:28	W22:34	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:12565
single_issue_nums: WS0:25665	WS1:23871	WS2:23987	WS3:23753	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65344 {8:8168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609680 {40:15242,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 326720 {40:8168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121936 {8:15242,}
maxmflatency = 842 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 24 
averagemflatency = 340 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:5399 	94 	66 	100 	70 	62 	88 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16864 	592 	5954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21947 	1364 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	21449 	1810 	138 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	57 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 385.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5943/96 = 61.906250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       357        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1796
min_bank_accesses = 0!
chip skew: 427/66 = 6.47
average mf latency per bank:
dram[0]:        733       729       687       678      2694      2513    none      none      none      none      none      none      none      none      none      none  
dram[1]:        691       691       689       685      2162      2530    none      none      none      none      none      none      none      none      none      none  
dram[2]:        739       744       684       673      2182      2319    none      none      none      none      none      none      none      none      none      none  
dram[3]:        721       720       679       672      2461      1956    none      none      none      none      none      none      none      none      none      none  
dram[4]:        709       700       674       668      2453      2641    none      none      none      none      none      none      none      none      none      none  
dram[5]:        724       715       676       683      2169      2183    none      none      none      none      none      none      none      none      none      none  
dram[6]:        691       704       697       690      2363      2418    none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       713       668       684      2533      2943    none      none      none      none      none      none      none      none      none      none  
dram[8]:        709       725       660       671      2341      2008    none      none      none      none      none      none      none      none      none      none  
dram[9]:        695       713       649       669      2395      2492    none      none      none      none      none      none      none      none      none      none  
dram[10]:        699       701       671       691      2125      2368    none      none      none      none      none      none      none      none      none      none  
dram[11]:        717       717       659       704      2329      2335    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       710       672       685       993      1930    none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       702       676       681      1871      2302    none      none      none      none      none      none      none      none      none      none  
dram[14]:        715       714       673       675      2310      2120    none      none      none      none      none      none      none      none      none      none  
dram[15]:        683       714       675       688      2216      2841    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       710       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       710       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        721       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        719       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       719       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       842       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557434 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0006131
n_activity=14029 dram_eff=0.02438
bk0: 49a 557514i bk1: 54a 557487i bk2: 56a 557570i bk3: 56a 557556i bk4: 28a 557593i bk5: 28a 557427i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164096
Bank_Level_Parallism_Col = 1.148423
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115646
GrpLevelPara = 1.148423 

BW Util details:
bwutil = 0.000613 
total_CMD = 557782 
util_bw = 342 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 556161 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 557782 
n_nop = 557434 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000921507
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557429 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006221
n_activity=13616 dram_eff=0.02548
bk0: 54a 557518i bk1: 52a 557458i bk2: 51a 557539i bk3: 45a 557544i bk4: 28a 557514i bk5: 28a 557536i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164756
Bank_Level_Parallism_Col = 1.163944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110708
GrpLevelPara = 1.163944 

BW Util details:
bwutil = 0.000622 
total_CMD = 557782 
util_bw = 347 
Wasted_Col = 1310 
Wasted_Row = 0 
Idle = 556125 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 557782 
n_nop = 557429 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000622 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00194341
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557426 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0006275
n_activity=13437 dram_eff=0.02605
bk0: 53a 557541i bk1: 49a 557424i bk2: 49a 557530i bk3: 43a 557520i bk4: 28a 557462i bk5: 28a 557515i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140790
Bank_Level_Parallism_Col = 1.130508
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.115449
GrpLevelPara = 1.130508 

BW Util details:
bwutil = 0.000627 
total_CMD = 557782 
util_bw = 350 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 555985 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 946 
rwq = 0 
CCDLc_limit_alone = 946 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 557782 
n_nop = 557426 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557407 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006615
n_activity=13643 dram_eff=0.02705
bk0: 53a 557546i bk1: 58a 557484i bk2: 44a 557653i bk3: 50a 557490i bk4: 28a 557504i bk5: 28a 557548i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136842
Bank_Level_Parallism_Col = 1.121664
Bank_Level_Parallism_Ready = 1.008130
write_to_read_ratio_blp_rw_average = 0.110490
GrpLevelPara = 1.121664 

BW Util details:
bwutil = 0.000662 
total_CMD = 557782 
util_bw = 369 
Wasted_Col = 1246 
Wasted_Row = 0 
Idle = 556167 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 787 
rwq = 0 
CCDLc_limit_alone = 787 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 557782 
n_nop = 557407 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000672 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00240954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557431 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0006185
n_activity=13577 dram_eff=0.02541
bk0: 57a 557529i bk1: 58a 557355i bk2: 47a 557525i bk3: 49a 557559i bk4: 28a 557537i bk5: 28a 557485i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153890
Bank_Level_Parallism_Col = 1.153107
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.090395
GrpLevelPara = 1.153107 

BW Util details:
bwutil = 0.000619 
total_CMD = 557782 
util_bw = 345 
Wasted_Col = 1429 
Wasted_Row = 0 
Idle = 556008 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 993 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 557782 
n_nop = 557431 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557411 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006544
n_activity=14773 dram_eff=0.02471
bk0: 50a 557524i bk1: 56a 557542i bk2: 50a 557632i bk3: 47a 557517i bk4: 28a 557411i bk5: 28a 557561i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124474
Bank_Level_Parallism_Col = 1.123568
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.171790
GrpLevelPara = 1.123568 

BW Util details:
bwutil = 0.000654 
total_CMD = 557782 
util_bw = 365 
Wasted_Col = 1298 
Wasted_Row = 0 
Idle = 556119 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 557782 
n_nop = 557411 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000654 
Either_Row_CoL_Bus_Util = 0.000665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108824
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557431 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006185
n_activity=12868 dram_eff=0.02681
bk0: 56a 557457i bk1: 53a 557500i bk2: 52a 557564i bk3: 43a 557606i bk4: 28a 557383i bk5: 28a 557398i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180155
Bank_Level_Parallism_Col = 1.179444
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.177500
GrpLevelPara = 1.179444 

BW Util details:
bwutil = 0.000619 
total_CMD = 557782 
util_bw = 345 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 555978 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 557782 
n_nop = 557431 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000619 
Either_Row_CoL_Bus_Util = 0.000629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106493
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557450 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005845
n_activity=12795 dram_eff=0.02548
bk0: 57a 557526i bk1: 56a 557460i bk2: 42a 557564i bk3: 49a 557589i bk4: 28a 557470i bk5: 28a 557529i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196690
Bank_Level_Parallism_Col = 1.195153
Bank_Level_Parallism_Ready = 1.003067
write_to_read_ratio_blp_rw_average = 0.141582
GrpLevelPara = 1.195153 

BW Util details:
bwutil = 0.000584 
total_CMD = 557782 
util_bw = 326 
Wasted_Col = 1245 
Wasted_Row = 0 
Idle = 556211 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 557782 
n_nop = 557450 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138047
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557419 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.00064
n_activity=13712 dram_eff=0.02604
bk0: 52a 557598i bk1: 56a 557537i bk2: 46a 557554i bk3: 44a 557501i bk4: 28a 557494i bk5: 28a 557380i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152060
Bank_Level_Parallism_Col = 1.151921
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.140279
GrpLevelPara = 1.151921 

BW Util details:
bwutil = 0.000640 
total_CMD = 557782 
util_bw = 357 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 556059 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 557782 
n_nop = 557419 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139122
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557437 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0006078
n_activity=13449 dram_eff=0.02521
bk0: 52a 557458i bk1: 54a 557536i bk2: 46a 557569i bk3: 49a 557522i bk4: 28a 557594i bk5: 28a 557352i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108033
Bank_Level_Parallism_Col = 1.107163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.153803
GrpLevelPara = 1.107163 

BW Util details:
bwutil = 0.000608 
total_CMD = 557782 
util_bw = 339 
Wasted_Col = 1466 
Wasted_Row = 0 
Idle = 555977 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 557782 
n_nop = 557437 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00159381
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557416 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006454
n_activity=14285 dram_eff=0.0252
bk0: 55a 557485i bk1: 56a 557491i bk2: 47a 557593i bk3: 50a 557599i bk4: 28a 557378i bk5: 28a 557522i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165687
Bank_Level_Parallism_Col = 1.165586
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.186211
GrpLevelPara = 1.165586 

BW Util details:
bwutil = 0.000645 
total_CMD = 557782 
util_bw = 360 
Wasted_Col = 1342 
Wasted_Row = 0 
Idle = 556080 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 557782 
n_nop = 557416 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00107748
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557426 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006275
n_activity=12809 dram_eff=0.02732
bk0: 57a 557414i bk1: 54a 557535i bk2: 45a 557606i bk3: 48a 557514i bk4: 28a 557325i bk5: 28a 557502i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123560
Bank_Level_Parallism_Col = 1.123360
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166929
GrpLevelPara = 1.123360 

BW Util details:
bwutil = 0.000627 
total_CMD = 557782 
util_bw = 350 
Wasted_Col = 1560 
Wasted_Row = 0 
Idle = 555872 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 913 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 557782 
n_nop = 557426 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169242
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557091 n_act=6 n_pre=0 n_ref_event=0 n_req=685 n_rd=258 n_rd_L2_A=0 n_write=427 n_wr_bk=0 bw_util=0.001228
n_activity=19227 dram_eff=0.03563
bk0: 52a 557508i bk1: 52a 557496i bk2: 46a 557580i bk3: 53a 557454i bk4: 28a 553393i bk5: 27a 557249i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991241
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.029991
Bank_Level_Parallism_Col = 1.029860
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.760813
GrpLevelPara = 1.029860 

BW Util details:
bwutil = 0.001228 
total_CMD = 557782 
util_bw = 685 
Wasted_Col = 5817 
Wasted_Row = 0 
Idle = 551280 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 5007 
rwq = 0 
CCDLc_limit_alone = 5007 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 557782 
n_nop = 557091 
Read = 258 
Write = 427 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 685 
total_req = 685 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 685 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.001228 
Either_Row_CoL_Bus_Util = 0.001239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.232030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23203
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557402 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006705
n_activity=14198 dram_eff=0.02634
bk0: 54a 557541i bk1: 57a 557556i bk2: 48a 557517i bk3: 49a 557580i bk4: 27a 557516i bk5: 28a 557568i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129501
Bank_Level_Parallism_Col = 1.113996
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129829
GrpLevelPara = 1.113996 

BW Util details:
bwutil = 0.000671 
total_CMD = 557782 
util_bw = 374 
Wasted_Col = 1209 
Wasted_Row = 0 
Idle = 556199 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 557782 
n_nop = 557402 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000671 
Either_Row_CoL_Bus_Util = 0.000681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108286
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557418 n_act=6 n_pre=0 n_ref_event=0 n_req=358 n_rd=257 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006418
n_activity=13933 dram_eff=0.02569
bk0: 56a 557484i bk1: 56a 557475i bk2: 47a 557395i bk3: 43a 557475i bk4: 27a 557443i bk5: 28a 557476i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983240
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131760
Bank_Level_Parallism_Col = 1.131592
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.174224
GrpLevelPara = 1.131592 

BW Util details:
bwutil = 0.000642 
total_CMD = 557782 
util_bw = 358 
Wasted_Col = 1676 
Wasted_Row = 0 
Idle = 555748 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 557782 
n_nop = 557418 
Read = 257 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 358 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000642 
Either_Row_CoL_Bus_Util = 0.000653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00170855
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=557782 n_nop=557445 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005934
n_activity=13148 dram_eff=0.02517
bk0: 51a 557536i bk1: 54a 557537i bk2: 45a 557611i bk3: 42a 557584i bk4: 28a 557526i bk5: 28a 557493i bk6: 0a 557782i bk7: 0a 557782i bk8: 0a 557782i bk9: 0a 557782i bk10: 0a 557782i bk11: 0a 557782i bk12: 0a 557782i bk13: 0a 557782i bk14: 0a 557782i bk15: 0a 557782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143610
Bank_Level_Parallism_Col = 1.127477
Bank_Level_Parallism_Ready = 1.003021
write_to_read_ratio_blp_rw_average = 0.096433
GrpLevelPara = 1.127477 

BW Util details:
bwutil = 0.000593 
total_CMD = 557782 
util_bw = 331 
Wasted_Col = 1187 
Wasted_Row = 0 
Idle = 556264 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 557782 
n_nop = 557445 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 759, Miss = 174, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 691, Miss = 160, Miss_rate = 0.232, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 711, Miss = 179, Miss_rate = 0.252, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 163, Miss_rate = 0.227, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 732, Miss = 184, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 729, Miss = 164, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 732, Miss = 187, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 707, Miss = 161, Miss_rate = 0.228, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 758, Miss = 181, Miss_rate = 0.239, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 751, Miss = 184, Miss_rate = 0.245, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 716, Miss = 170, Miss_rate = 0.237, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 735, Miss = 178, Miss_rate = 0.242, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 695, Miss = 159, Miss_rate = 0.229, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 733, Miss = 155, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 168, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 693, Miss = 177, Miss_rate = 0.255, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 720, Miss = 175, Miss_rate = 0.243, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 725, Miss = 170, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 699, Miss = 165, Miss_rate = 0.236, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 719, Miss = 191, Miss_rate = 0.266, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 712, Miss = 162, Miss_rate = 0.228, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 171, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 731, Miss = 178, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 721, Miss = 195, Miss_rate = 0.270, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1021, Miss = 485, Miss_rate = 0.475, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 694, Miss = 173, Miss_rate = 0.249, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 729, Miss = 193, Miss_rate = 0.265, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 713, Miss = 171, Miss_rate = 0.240, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 720, Miss = 179, Miss_rate = 0.249, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 734, Miss = 166, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 729, Miss = 158, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 23410
L2_total_cache_misses = 5854
L2_total_cache_miss_rate = 0.2501
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 643
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8168
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15242
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=23410
icnt_total_pkts_simt_to_mem=23410
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23410
Req_Network_cycles = 95607
Req_Network_injected_packets_per_cycle =       0.2449 
Req_Network_conflicts_per_cycle =       0.0211
Req_Network_conflicts_per_cycle_util =       0.1977
Req_Bank_Level_Parallism =       2.2935
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0276
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 23410
Reply_Network_cycles = 95607
Reply_Network_injected_packets_per_cycle =        0.2449
Reply_Network_conflicts_per_cycle =        0.0658
Reply_Network_conflicts_per_cycle_util =       0.5727
Reply_Bank_Level_Parallism =       2.1309
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0027
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0306
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 80052 (inst/sec)
gpgpu_simulation_rate = 10623 (cycle/sec)
gpgpu_silicon_slowdown = 112962x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 10
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-10.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 10
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 5769
gpu_sim_insn = 76900
gpu_ipc =      13.3299
gpu_tot_sim_cycle = 101376
gpu_tot_sim_insn = 797372
gpu_tot_ipc =       7.8655
gpu_tot_issued_cta = 80
gpu_occupancy = 29.6985% 
gpu_tot_occupancy = 18.3691% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1109
partiton_level_parallism_total  =       0.2372
partiton_level_parallism_util =       3.2653
partiton_level_parallism_util_total  =       2.3118
L2_BW  =       4.2600 GB/Sec
L2_BW_total  =       9.1098 GB/Sec
gpu_total_sim_rate=79737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7723, Miss = 2860, Miss_rate = 0.370, Pending_hits = 98, Reservation_fails = 384
	L1D_cache_core[1]: Access = 7941, Miss = 2986, Miss_rate = 0.376, Pending_hits = 96, Reservation_fails = 328
	L1D_cache_core[2]: Access = 7838, Miss = 2903, Miss_rate = 0.370, Pending_hits = 91, Reservation_fails = 339
	L1D_cache_core[3]: Access = 7416, Miss = 2803, Miss_rate = 0.378, Pending_hits = 96, Reservation_fails = 277
	L1D_cache_core[4]: Access = 7496, Miss = 2826, Miss_rate = 0.377, Pending_hits = 93, Reservation_fails = 340
	L1D_cache_core[5]: Access = 7353, Miss = 2736, Miss_rate = 0.372, Pending_hits = 90, Reservation_fails = 308
	L1D_cache_core[6]: Access = 6946, Miss = 2645, Miss_rate = 0.381, Pending_hits = 91, Reservation_fails = 236
	L1D_cache_core[7]: Access = 7693, Miss = 2886, Miss_rate = 0.375, Pending_hits = 105, Reservation_fails = 279
	L1D_total_cache_accesses = 60406
	L1D_total_cache_misses = 22645
	L1D_total_cache_miss_rate = 0.3749
	L1D_total_cache_pending_hits = 760
	L1D_total_cache_reservation_fails = 2491
	L1D_cache_data_port_util = 0.114
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 736
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44652
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2376
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 80, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
819, 680, 682, 453, 707, 937, 965, 732, 783, 781, 782, 631, 759, 786, 808, 864, 
gpgpu_n_tot_thrd_icount = 3227520
gpgpu_n_tot_w_icount = 100860
gpgpu_n_stall_shd_mem = 11677
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8296
gpgpu_n_mem_write_global = 15754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90282
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10590
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18951	W0_Idle:457738	W0_Scoreboard:729289	W1:28880	W2:12384	W3:9427	W4:5922	W5:4192	W6:2927	W7:2359	W8:1969	W9:2092	W10:1952	W11:1668	W12:2163	W13:1563	W14:1291	W15:737	W16:430	W17:578	W18:280	W19:133	W20:115	W21:64	W22:66	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:13973
single_issue_nums: WS0:26561	WS1:24767	WS2:24883	WS3:24649	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 66368 {8:8296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 630160 {40:15754,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 331840 {40:8296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126032 {8:15754,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 24 
averagemflatency = 338 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:5405 	95 	70 	105 	81 	83 	131 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17221 	747 	6082 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22371 	1580 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22054 	1845 	138 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	58 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 49.000000 54.000000 56.000000 56.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 54.000000 52.000000 51.000000 45.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 53.000000 49.000000 49.000000 43.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 58.000000 44.000000 50.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 58.000000 47.000000 49.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 56.000000 50.000000 47.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 53.000000 52.000000 43.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 57.000000 56.000000 42.000000 49.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 52.000000 56.000000 46.000000 44.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 52.000000 54.000000 46.000000 49.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 55.000000 56.000000 47.000000 50.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 54.000000 45.000000 48.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000 46.000000 53.000000 513.000000 97.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 57.000000 48.000000 49.000000 91.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 56.000000 56.000000 47.000000 43.000000 74.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 51.000000 54.000000 45.000000 42.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6071/96 = 63.239582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        54        56        56        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        54        52        51        45        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        53        49        49        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        58        44        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        57        58        47        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        56        50        47        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        56        53        52        43        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        57        56        42        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        52        56        46        44        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        54        46        49        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        55        56        47        50        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        57        54        45        48        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        52        46        53        28        27         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        57        48        49        27        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        56        56        47        43        27        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        51        54        45        42        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4147
min_bank_accesses = 0!
chip skew: 271/248 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        64        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1924
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        733       729       687       678      2758      2575    none      none      none      none      none      none      none      none      none      none  
dram[1]:        691       691       689       685      2210      2588    none      none      none      none      none      none      none      none      none      none  
dram[2]:        739       744       684       673      2230      2373    none      none      none      none      none      none      none      none      none      none  
dram[3]:        721       720       679       672      2514      1998    none      none      none      none      none      none      none      none      none      none  
dram[4]:        709       700       674       668      2510      2705    none      none      none      none      none      none      none      none      none      none  
dram[5]:        724       715       676       683      2215      2231    none      none      none      none      none      none      none      none      none      none  
dram[6]:        691       704       697       690      2416      2479    none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       713       668       684      2590      3011    none      none      none      none      none      none      none      none      none      none  
dram[8]:        709       725       660       671      2396      2054    none      none      none      none      none      none      none      none      none      none  
dram[9]:        695       713       649       669      2452      2545    none      none      none      none      none      none      none      none      none      none  
dram[10]:        699       701       671       691      2175      2424    none      none      none      none      none      none      none      none      none      none  
dram[11]:        717       717       659       704      2381      2388    none      none      none      none      none      none      none      none      none      none  
dram[12]:        722       710       672       685       935      1976    none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       702       676       681      1913      2355    none      none      none      none      none      none      none      none      none      none  
dram[14]:        715       714       673       675      2366      2174    none      none      none      none      none      none      none      none      none      none  
dram[15]:        683       714       675       688      2268      2903    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       710       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       710       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        721       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        719       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       719       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591091 n_act=6 n_pre=0 n_ref_event=0 n_req=342 n_rd=271 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005783
n_activity=14029 dram_eff=0.02438
bk0: 49a 591171i bk1: 54a 591144i bk2: 56a 591227i bk3: 56a 591213i bk4: 28a 591250i bk5: 28a 591084i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.977860
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164096
Bank_Level_Parallism_Col = 1.148423
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.115646
GrpLevelPara = 1.148423 

BW Util details:
bwutil = 0.000578 
total_CMD = 591439 
util_bw = 342 
Wasted_Col = 1279 
Wasted_Row = 0 
Idle = 589818 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 737 
rwq = 0 
CCDLc_limit_alone = 737 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 591439 
n_nop = 591091 
Read = 271 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 342 
total_req = 342 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 342 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000578 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000869067
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591086 n_act=6 n_pre=0 n_ref_event=0 n_req=347 n_rd=258 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005867
n_activity=13616 dram_eff=0.02548
bk0: 54a 591175i bk1: 52a 591115i bk2: 51a 591196i bk3: 45a 591201i bk4: 28a 591171i bk5: 28a 591193i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982709
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.164756
Bank_Level_Parallism_Col = 1.163944
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110708
GrpLevelPara = 1.163944 

BW Util details:
bwutil = 0.000587 
total_CMD = 591439 
util_bw = 347 
Wasted_Col = 1310 
Wasted_Row = 0 
Idle = 589782 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 857 
rwq = 0 
CCDLc_limit_alone = 857 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 591439 
n_nop = 591086 
Read = 258 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 347 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000587 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00183282
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591083 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=250 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005918
n_activity=13437 dram_eff=0.02605
bk0: 53a 591198i bk1: 49a 591081i bk2: 49a 591187i bk3: 43a 591177i bk4: 28a 591119i bk5: 28a 591172i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.140790
Bank_Level_Parallism_Col = 1.130508
Bank_Level_Parallism_Ready = 1.005714
write_to_read_ratio_blp_rw_average = 0.115449
GrpLevelPara = 1.130508 

BW Util details:
bwutil = 0.000592 
total_CMD = 591439 
util_bw = 350 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 589642 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 946 
rwq = 0 
CCDLc_limit_alone = 946 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 591439 
n_nop = 591083 
Read = 250 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113114
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591064 n_act=6 n_pre=0 n_ref_event=0 n_req=369 n_rd=261 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006239
n_activity=13643 dram_eff=0.02705
bk0: 53a 591203i bk1: 58a 591141i bk2: 44a 591310i bk3: 50a 591147i bk4: 28a 591161i bk5: 28a 591205i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983740
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136842
Bank_Level_Parallism_Col = 1.121664
Bank_Level_Parallism_Ready = 1.008130
write_to_read_ratio_blp_rw_average = 0.110490
GrpLevelPara = 1.121664 

BW Util details:
bwutil = 0.000624 
total_CMD = 591439 
util_bw = 369 
Wasted_Col = 1246 
Wasted_Row = 0 
Idle = 589824 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 787 
rwq = 0 
CCDLc_limit_alone = 787 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 591439 
n_nop = 591064 
Read = 261 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 369 
total_req = 369 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 369 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000624 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00227242
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591088 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=267 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005833
n_activity=13577 dram_eff=0.02541
bk0: 57a 591186i bk1: 58a 591012i bk2: 47a 591182i bk3: 49a 591216i bk4: 28a 591194i bk5: 28a 591142i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.153890
Bank_Level_Parallism_Col = 1.153107
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.090395
GrpLevelPara = 1.153107 

BW Util details:
bwutil = 0.000583 
total_CMD = 591439 
util_bw = 345 
Wasted_Col = 1429 
Wasted_Row = 0 
Idle = 589665 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 993 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 591439 
n_nop = 591088 
Read = 267 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591068 n_act=6 n_pre=0 n_ref_event=0 n_req=365 n_rd=259 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006171
n_activity=14773 dram_eff=0.02471
bk0: 50a 591181i bk1: 56a 591199i bk2: 50a 591289i bk3: 47a 591174i bk4: 28a 591068i bk5: 28a 591218i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983562
Row_Buffer_Locality_read = 0.976834
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.124474
Bank_Level_Parallism_Col = 1.123568
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.171790
GrpLevelPara = 1.123568 

BW Util details:
bwutil = 0.000617 
total_CMD = 591439 
util_bw = 365 
Wasted_Col = 1298 
Wasted_Row = 0 
Idle = 589776 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 700 
rwq = 0 
CCDLc_limit_alone = 690 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 591439 
n_nop = 591068 
Read = 259 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 365 
total_req = 365 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 365 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102631
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591088 n_act=6 n_pre=0 n_ref_event=0 n_req=345 n_rd=260 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005833
n_activity=12868 dram_eff=0.02681
bk0: 56a 591114i bk1: 53a 591157i bk2: 52a 591221i bk3: 43a 591263i bk4: 28a 591040i bk5: 28a 591055i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982609
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.180155
Bank_Level_Parallism_Col = 1.179444
Bank_Level_Parallism_Ready = 1.005797
write_to_read_ratio_blp_rw_average = 0.177500
GrpLevelPara = 1.179444 

BW Util details:
bwutil = 0.000583 
total_CMD = 591439 
util_bw = 345 
Wasted_Col = 1459 
Wasted_Row = 0 
Idle = 589635 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 813 
rwq = 0 
CCDLc_limit_alone = 804 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 591439 
n_nop = 591088 
Read = 260 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 345 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000583 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100433
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591107 n_act=6 n_pre=0 n_ref_event=0 n_req=326 n_rd=260 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005512
n_activity=12795 dram_eff=0.02548
bk0: 57a 591183i bk1: 56a 591117i bk2: 42a 591221i bk3: 49a 591246i bk4: 28a 591127i bk5: 28a 591186i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981595
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.196690
Bank_Level_Parallism_Col = 1.195153
Bank_Level_Parallism_Ready = 1.003067
write_to_read_ratio_blp_rw_average = 0.141582
GrpLevelPara = 1.195153 

BW Util details:
bwutil = 0.000551 
total_CMD = 591439 
util_bw = 326 
Wasted_Col = 1245 
Wasted_Row = 0 
Idle = 589868 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 784 
rwq = 0 
CCDLc_limit_alone = 784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 591439 
n_nop = 591107 
Read = 260 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 326 
total_req = 326 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 326 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000561 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00130191
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591076 n_act=6 n_pre=0 n_ref_event=0 n_req=357 n_rd=254 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006036
n_activity=13712 dram_eff=0.02604
bk0: 52a 591255i bk1: 56a 591194i bk2: 46a 591211i bk3: 44a 591158i bk4: 28a 591151i bk5: 28a 591037i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.976378
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.152060
Bank_Level_Parallism_Col = 1.151921
Bank_Level_Parallism_Ready = 1.002801
write_to_read_ratio_blp_rw_average = 0.140279
GrpLevelPara = 1.151921 

BW Util details:
bwutil = 0.000604 
total_CMD = 591439 
util_bw = 357 
Wasted_Col = 1366 
Wasted_Row = 0 
Idle = 589716 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 591439 
n_nop = 591076 
Read = 254 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 357 
total_req = 357 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 357 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00131205
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591094 n_act=6 n_pre=0 n_ref_event=0 n_req=339 n_rd=257 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005732
n_activity=13449 dram_eff=0.02521
bk0: 52a 591115i bk1: 54a 591193i bk2: 46a 591226i bk3: 49a 591179i bk4: 28a 591251i bk5: 28a 591009i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982301
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.108033
Bank_Level_Parallism_Col = 1.107163
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.153803
GrpLevelPara = 1.107163 

BW Util details:
bwutil = 0.000573 
total_CMD = 591439 
util_bw = 339 
Wasted_Col = 1466 
Wasted_Row = 0 
Idle = 589634 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 591439 
n_nop = 591094 
Read = 257 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 339 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150311
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591073 n_act=6 n_pre=0 n_ref_event=0 n_req=360 n_rd=264 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006087
n_activity=14285 dram_eff=0.0252
bk0: 55a 591142i bk1: 56a 591148i bk2: 47a 591250i bk3: 50a 591256i bk4: 28a 591035i bk5: 28a 591179i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.165687
Bank_Level_Parallism_Col = 1.165586
Bank_Level_Parallism_Ready = 1.002778
write_to_read_ratio_blp_rw_average = 0.186211
GrpLevelPara = 1.165586 

BW Util details:
bwutil = 0.000609 
total_CMD = 591439 
util_bw = 360 
Wasted_Col = 1342 
Wasted_Row = 0 
Idle = 589737 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 743 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 591439 
n_nop = 591073 
Read = 264 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 360 
total_req = 360 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 360 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000609 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101617
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591083 n_act=6 n_pre=0 n_ref_event=0 n_req=350 n_rd=260 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005918
n_activity=12809 dram_eff=0.02732
bk0: 57a 591071i bk1: 54a 591192i bk2: 45a 591263i bk3: 48a 591171i bk4: 28a 590982i bk5: 28a 591159i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982857
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123560
Bank_Level_Parallism_Col = 1.123360
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.166929
GrpLevelPara = 1.123360 

BW Util details:
bwutil = 0.000592 
total_CMD = 591439 
util_bw = 350 
Wasted_Col = 1560 
Wasted_Row = 0 
Idle = 589529 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 913 
rwq = 0 
CCDLc_limit_alone = 913 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 591439 
n_nop = 591083 
Read = 260 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 350 
total_req = 350 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 350 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000602 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00159611
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=590620 n_act=6 n_pre=0 n_ref_event=0 n_req=813 n_rd=258 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001375
n_activity=21169 dram_eff=0.03841
bk0: 52a 591165i bk1: 52a 591153i bk2: 46a 591237i bk3: 53a 591111i bk4: 28a 585296i bk5: 27a 590906i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992620
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.023259
Bank_Level_Parallism_Col = 1.023153
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.814536
GrpLevelPara = 1.023153 

BW Util details:
bwutil = 0.001375 
total_CMD = 591439 
util_bw = 813 
Wasted_Col = 7571 
Wasted_Row = 0 
Idle = 583055 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 6761 
rwq = 0 
CCDLc_limit_alone = 6761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 591439 
n_nop = 590620 
Read = 258 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 813 
total_req = 813 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 813 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.001375 
Either_Row_CoL_Bus_Util = 0.001385 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.328746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.328746
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591059 n_act=6 n_pre=0 n_ref_event=0 n_req=374 n_rd=263 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0006324
n_activity=14198 dram_eff=0.02634
bk0: 54a 591198i bk1: 57a 591213i bk2: 48a 591174i bk3: 49a 591237i bk4: 27a 591173i bk5: 28a 591225i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983957
Row_Buffer_Locality_read = 0.977186
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.129501
Bank_Level_Parallism_Col = 1.113996
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.129829
GrpLevelPara = 1.113996 

BW Util details:
bwutil = 0.000632 
total_CMD = 591439 
util_bw = 374 
Wasted_Col = 1209 
Wasted_Row = 0 
Idle = 589856 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 686 
rwq = 0 
CCDLc_limit_alone = 686 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 591439 
n_nop = 591059 
Read = 263 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 374 
total_req = 374 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 374 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00102124
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591075 n_act=6 n_pre=0 n_ref_event=0 n_req=358 n_rd=257 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006053
n_activity=13933 dram_eff=0.02569
bk0: 56a 591141i bk1: 56a 591132i bk2: 47a 591052i bk3: 43a 591132i bk4: 27a 591100i bk5: 28a 591133i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983240
Row_Buffer_Locality_read = 0.976654
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.131760
Bank_Level_Parallism_Col = 1.131592
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.174224
GrpLevelPara = 1.131592 

BW Util details:
bwutil = 0.000605 
total_CMD = 591439 
util_bw = 358 
Wasted_Col = 1676 
Wasted_Row = 0 
Idle = 589405 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 969 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 591439 
n_nop = 591075 
Read = 257 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 358 
total_req = 358 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 358 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00161132
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=591439 n_nop=591102 n_act=6 n_pre=0 n_ref_event=0 n_req=331 n_rd=248 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005597
n_activity=13148 dram_eff=0.02517
bk0: 51a 591193i bk1: 54a 591194i bk2: 45a 591268i bk3: 42a 591241i bk4: 28a 591183i bk5: 28a 591150i bk6: 0a 591439i bk7: 0a 591439i bk8: 0a 591439i bk9: 0a 591439i bk10: 0a 591439i bk11: 0a 591439i bk12: 0a 591439i bk13: 0a 591439i bk14: 0a 591439i bk15: 0a 591439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981873
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143610
Bank_Level_Parallism_Col = 1.127477
Bank_Level_Parallism_Ready = 1.003021
write_to_read_ratio_blp_rw_average = 0.096433
GrpLevelPara = 1.127477 

BW Util details:
bwutil = 0.000560 
total_CMD = 591439 
util_bw = 331 
Wasted_Col = 1187 
Wasted_Row = 0 
Idle = 589921 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 710 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 591439 
n_nop = 591102 
Read = 248 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 331 
total_req = 331 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 331 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000560 
Either_Row_CoL_Bus_Util = 0.000570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00148113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 775, Miss = 174, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 707, Miss = 160, Miss_rate = 0.226, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 727, Miss = 179, Miss_rate = 0.246, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 734, Miss = 163, Miss_rate = 0.222, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 184, Miss_rate = 0.246, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 745, Miss = 164, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 767, Miss = 178, Miss_rate = 0.232, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 723, Miss = 161, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 774, Miss = 181, Miss_rate = 0.234, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 767, Miss = 184, Miss_rate = 0.240, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 732, Miss = 170, Miss_rate = 0.232, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 751, Miss = 178, Miss_rate = 0.237, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 711, Miss = 159, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 749, Miss = 155, Miss_rate = 0.207, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 734, Miss = 168, Miss_rate = 0.229, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 709, Miss = 177, Miss_rate = 0.250, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 175, Miss_rate = 0.238, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 741, Miss = 170, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 715, Miss = 165, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 735, Miss = 191, Miss_rate = 0.260, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 728, Miss = 162, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 730, Miss = 171, Miss_rate = 0.234, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 747, Miss = 178, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 737, Miss = 195, Miss_rate = 0.265, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1165, Miss = 613, Miss_rate = 0.526, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 710, Miss = 173, Miss_rate = 0.244, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 745, Miss = 193, Miss_rate = 0.259, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 729, Miss = 171, Miss_rate = 0.235, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 736, Miss = 179, Miss_rate = 0.243, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 750, Miss = 166, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 745, Miss = 158, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 24050
L2_total_cache_misses = 5982
L2_total_cache_miss_rate = 0.2487
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1239
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13830
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 89
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15754
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=24050
icnt_total_pkts_simt_to_mem=24050
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24050
Req_Network_cycles = 101376
Req_Network_injected_packets_per_cycle =       0.2372 
Req_Network_conflicts_per_cycle =       0.0252
Req_Network_conflicts_per_cycle_util =       0.2456
Req_Bank_Level_Parallism =       2.3118
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0378
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 24050
Reply_Network_cycles = 101376
Reply_Network_injected_packets_per_cycle =        0.2372
Reply_Network_conflicts_per_cycle =        0.0633
Reply_Network_conflicts_per_cycle_util =       0.5676
Reply_Bank_Level_Parallism =       2.1274
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0026
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0297
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 79737 (inst/sec)
gpgpu_simulation_rate = 10137 (cycle/sec)
gpgpu_silicon_slowdown = 118378x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 11
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-11.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 11
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 11618
gpu_sim_insn = 235345
gpu_ipc =      20.2569
gpu_tot_sim_cycle = 112994
gpu_tot_sim_insn = 1032717
gpu_tot_ipc =       9.1396
gpu_tot_issued_cta = 88
gpu_occupancy = 26.6037% 
gpu_tot_occupancy = 19.4919% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5516
partiton_level_parallism_total  =       0.2696
partiton_level_parallism_util =       2.3781
partiton_level_parallism_util_total  =       2.3255
L2_BW  =      21.1831 GB/Sec
L2_BW_total  =      10.3512 GB/Sec
gpu_total_sim_rate=93883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11019, Miss = 3631, Miss_rate = 0.330, Pending_hits = 155, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11200, Miss = 3761, Miss_rate = 0.336, Pending_hits = 153, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11141, Miss = 3688, Miss_rate = 0.331, Pending_hits = 167, Reservation_fails = 657
	L1D_cache_core[3]: Access = 10684, Miss = 3572, Miss_rate = 0.334, Pending_hits = 150, Reservation_fails = 562
	L1D_cache_core[4]: Access = 10874, Miss = 3612, Miss_rate = 0.332, Pending_hits = 158, Reservation_fails = 641
	L1D_cache_core[5]: Access = 10762, Miss = 3519, Miss_rate = 0.327, Pending_hits = 165, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10475, Miss = 3419, Miss_rate = 0.326, Pending_hits = 179, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11112, Miss = 3678, Miss_rate = 0.331, Pending_hits = 181, Reservation_fails = 600
	L1D_total_cache_accesses = 87267
	L1D_total_cache_misses = 28880
	L1D_total_cache_miss_rate = 0.3309
	L1D_total_cache_pending_hits = 1308
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.151
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1282
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69819
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 88, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1152, 963, 964, 738, 1016, 1194, 1196, 990, 1165, 1013, 1015, 863, 1042, 1092, 1116, 1222, 
gpgpu_n_tot_thrd_icount = 4381152
gpgpu_n_tot_w_icount = 136911
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13011
gpgpu_n_mem_write_global = 17448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 123247
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31547	W0_Idle:474702	W0_Scoreboard:877641	W1:35500	W2:15665	W3:10934	W4:7041	W5:5018	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:18	W28:42	W29:78	W30:74	W31:145	W32:15253
single_issue_nums: WS0:35649	WS1:33997	WS2:33790	WS3:33475	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104088 {8:13011,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697920 {40:17448,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 520440 {40:13011,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139584 {8:17448,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 331 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:6237 	106 	71 	105 	81 	83 	131 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21884 	1649 	6926 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27762 	2399 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27418 	2520 	409 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	62 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 513.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6915/96 = 72.031250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       485        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1926
min_bank_accesses = 0!
chip skew: 555/66 = 8.41
average mf latency per bank:
dram[0]:        890       885       805       814      3182      3037    none      none      none      none      none      none      none      none      none      none  
dram[1]:        850       843       805       773      2512      3052    none      none      none      none      none      none      none      none      none      none  
dram[2]:        889       879       816       772      2515      2674    none      none      none      none      none      none      none      none      none      none  
dram[3]:        862       870       780       798      2797      2232    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       886       799       782      2912      3082    none      none      none      none      none      none      none      none      none      none  
dram[5]:        868       904       810       810      2534      2491    none      none      none      none      none      none      none      none      none      none  
dram[6]:        897       878       827       803      2730      2856    none      none      none      none      none      none      none      none      none      none  
dram[7]:        891       866       743       793      3007      3462    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       905       755       776      2734      2314    none      none      none      none      none      none      none      none      none      none  
dram[9]:        864       897       763       772      2758      2830    none      none      none      none      none      none      none      none      none      none  
dram[10]:        889       893       788       788      2495      2725    none      none      none      none      none      none      none      none      none      none  
dram[11]:        896       882       769       793      2669      2722    none      none      none      none      none      none      none      none      none      none  
dram[12]:        892       869       758       801       983      2248    none      none      none      none      none      none      none      none      none      none  
dram[13]:        888       901       775       799      2175      2644    none      none      none      none      none      none      none      none      none      none  
dram[14]:        908       879       770       757      2616      2384    none      none      none      none      none      none      none      none      none      none  
dram[15]:        864       881       794       798      2560      3193    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658831 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.000581
n_activity=15990 dram_eff=0.02395
bk0: 64a 658932i bk1: 64a 658925i bk2: 64a 659008i bk3: 64a 658975i bk4: 28a 659031i bk5: 28a 658865i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000581 
total_CMD = 659220 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 657520 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 659220 
n_nop = 658831 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000779709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658813 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0006083
n_activity=15889 dram_eff=0.02524
bk0: 64a 658947i bk1: 64a 658876i bk2: 64a 658967i bk3: 64a 658870i bk4: 28a 658952i bk5: 28a 658974i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000608 
total_CMD = 659220 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 657372 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 659220 
n_nop = 658813 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00171415
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658802 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.000625
n_activity=16006 dram_eff=0.02574
bk0: 64a 658979i bk1: 64a 658841i bk2: 64a 658903i bk3: 64a 658884i bk4: 28a 658900i bk5: 28a 658953i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000625 
total_CMD = 659220 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 657202 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 659220 
n_nop = 658802 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00106945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658794 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006371
n_activity=15719 dram_eff=0.02672
bk0: 64a 658966i bk1: 64a 658922i bk2: 64a 659026i bk3: 64a 658903i bk4: 28a 658942i bk5: 28a 658986i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000637 
total_CMD = 659220 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 657449 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659220 
n_nop = 658794 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000637 
Either_Row_CoL_Bus_Util = 0.000646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00213282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658824 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005916
n_activity=15092 dram_eff=0.02584
bk0: 64a 658967i bk1: 64a 658779i bk2: 64a 658927i bk3: 64a 658943i bk4: 28a 658975i bk5: 28a 658923i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000592 
total_CMD = 659220 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 657300 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 659220 
n_nop = 658824 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000592 
Either_Row_CoL_Bus_Util = 0.000601 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658797 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006326
n_activity=17133 dram_eff=0.02434
bk0: 64a 658958i bk1: 64a 658972i bk2: 63a 659033i bk3: 64a 658939i bk4: 28a 658849i bk5: 28a 658999i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116920
Bank_Level_Parallism_Col = 1.116056
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160563
GrpLevelPara = 1.116056 

BW Util details:
bwutil = 0.000633 
total_CMD = 659220 
util_bw = 417 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 657441 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 659220 
n_nop = 658797 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000633 
Either_Row_CoL_Bus_Util = 0.000642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00092837
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658817 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0006022
n_activity=14610 dram_eff=0.02717
bk0: 64a 658884i bk1: 64a 658916i bk2: 64a 658971i bk3: 64a 658899i bk4: 28a 658821i bk5: 28a 658836i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000602 
total_CMD = 659220 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 657182 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 659220 
n_nop = 658817 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000972361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658837 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005719
n_activity=14675 dram_eff=0.02569
bk0: 64a 658960i bk1: 64a 658894i bk2: 64a 658918i bk3: 63a 659018i bk4: 28a 658908i bk5: 28a 658967i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179338
Bank_Level_Parallism_Col = 1.177907
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.129070
GrpLevelPara = 1.177907 

BW Util details:
bwutil = 0.000572 
total_CMD = 659220 
util_bw = 377 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 657497 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 659220 
n_nop = 658837 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000581 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118777
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658799 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0006295
n_activity=15848 dram_eff=0.02619
bk0: 64a 659008i bk1: 64a 658968i bk2: 64a 658965i bk3: 64a 658816i bk4: 28a 658932i bk5: 28a 658818i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000630 
total_CMD = 659220 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 657257 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 659220 
n_nop = 658799 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000639 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00123631
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658820 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005977
n_activity=15638 dram_eff=0.0252
bk0: 64a 658850i bk1: 64a 658971i bk2: 64a 658957i bk3: 64a 658945i bk4: 28a 659032i bk5: 28a 658790i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000598 
total_CMD = 659220 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 657249 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 659220 
n_nop = 658820 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000607 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013607
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658807 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0006174
n_activity=16248 dram_eff=0.02505
bk0: 64a 658901i bk1: 64a 658929i bk2: 63a 658995i bk3: 64a 659005i bk4: 28a 658816i bk5: 28a 658960i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159650
Bank_Level_Parallism_Col = 1.159539
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.173246
GrpLevelPara = 1.159539 

BW Util details:
bwutil = 0.000617 
total_CMD = 659220 
util_bw = 407 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 657391 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 659220 
n_nop = 658807 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000617 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000923819
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658812 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0006098
n_activity=14850 dram_eff=0.02707
bk0: 64a 658843i bk1: 64a 658973i bk2: 64a 658981i bk3: 64a 658883i bk4: 28a 658763i bk5: 28a 658940i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000610 
total_CMD = 659220 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 657120 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 659220 
n_nop = 658812 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000619 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143503
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658347 n_act=6 n_pre=0 n_ref_event=0 n_req=867 n_rd=312 n_rd_L2_A=0 n_write=555 n_wr_bk=0 bw_util=0.001315
n_activity=23529 dram_eff=0.03685
bk0: 64a 658928i bk1: 64a 658918i bk2: 64a 658994i bk3: 64a 658887i bk4: 28a 653077i bk5: 28a 658687i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993080
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.023420
Bank_Level_Parallism_Col = 1.023316
Bank_Level_Parallism_Ready = 1.001153
write_to_read_ratio_blp_rw_average = 0.803698
GrpLevelPara = 1.023316 

BW Util details:
bwutil = 0.001315 
total_CMD = 659220 
util_bw = 867 
Wasted_Col = 7630 
Wasted_Row = 0 
Idle = 650723 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 6820 
rwq = 0 
CCDLc_limit_alone = 6820 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 659220 
n_nop = 658347 
Read = 312 
Write = 555 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 867 
total_req = 867 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 867 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001315 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.294944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294944
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658789 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0006447
n_activity=16794 dram_eff=0.02531
bk0: 64a 658956i bk1: 64a 658994i bk2: 64a 658925i bk3: 64a 659003i bk4: 28a 658954i bk5: 28a 659006i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000645 
total_CMD = 659220 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 657519 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 659220 
n_nop = 658789 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000934438
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658801 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0006265
n_activity=15787 dram_eff=0.02616
bk0: 64a 658922i bk1: 64a 658913i bk2: 64a 658779i bk3: 64a 658834i bk4: 28a 658881i bk5: 28a 658914i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000626 
total_CMD = 659220 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 657004 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 659220 
n_nop = 658801 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00150481
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=659220 n_nop=658819 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005992
n_activity=15749 dram_eff=0.02508
bk0: 64a 658950i bk1: 64a 658972i bk2: 64a 659027i bk3: 64a 658993i bk4: 28a 658964i bk5: 28a 658931i bk6: 0a 659220i bk7: 0a 659220i bk8: 0a 659220i bk9: 0a 659220i bk10: 0a 659220i bk11: 0a 659220i bk12: 0a 659220i bk13: 0a 659220i bk14: 0a 659220i bk15: 0a 659220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000599 
total_CMD = 659220 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 657568 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 659220 
n_nop = 658819 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00133491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964, Miss = 188, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 951, Miss = 187, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 942, Miss = 211, Miss_rate = 0.224, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 945, Miss = 185, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 951, Miss = 213, Miss_rate = 0.224, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 940, Miss = 197, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 947, Miss = 205, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 936, Miss = 211, Miss_rate = 0.225, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 949, Miss = 185, Miss_rate = 0.195, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 974, Miss = 202, Miss_rate = 0.207, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 975, Miss = 208, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 930, Miss = 198, Miss_rate = 0.213, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 943, Miss = 198, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 940, Miss = 191, Miss_rate = 0.203, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 957, Miss = 183, Miss_rate = 0.191, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 935, Miss = 191, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 902, Miss = 207, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 942, Miss = 203, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 921, Miss = 198, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 907, Miss = 192, Miss_rate = 0.212, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 940, Miss = 208, Miss_rate = 0.221, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 922, Miss = 192, Miss_rate = 0.208, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 923, Miss = 200, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 940, Miss = 201, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 925, Miss = 219, Miss_rate = 0.237, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1392, Miss = 643, Miss_rate = 0.462, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 937, Miss = 200, Miss_rate = 0.213, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 932, Miss = 215, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 900, Miss = 199, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 917, Miss = 206, Miss_rate = 0.225, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 942, Miss = 195, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 938, Miss = 193, Miss_rate = 0.206, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 30459
L2_total_cache_misses = 6824
L2_total_cache_miss_rate = 0.2240
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 771
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=30459
icnt_total_pkts_simt_to_mem=30459
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30459
Req_Network_cycles = 112994
Req_Network_injected_packets_per_cycle =       0.2696 
Req_Network_conflicts_per_cycle =       0.0255
Req_Network_conflicts_per_cycle_util =       0.2199
Req_Bank_Level_Parallism =       2.3255
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0360
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0084

Reply_Network_injected_packets_num = 30459
Reply_Network_cycles = 112994
Reply_Network_injected_packets_per_cycle =        0.2696
Reply_Network_conflicts_per_cycle =        0.0829
Reply_Network_conflicts_per_cycle_util =       0.6643
Reply_Bank_Level_Parallism =       2.1598
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0042
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0337
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 93883 (inst/sec)
gpgpu_simulation_rate = 10272 (cycle/sec)
gpgpu_silicon_slowdown = 116822x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 12
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-12.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 12
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 5718
gpu_sim_insn = 52582
gpu_ipc =       9.1959
gpu_tot_sim_cycle = 118712
gpu_tot_sim_insn = 1085299
gpu_tot_ipc =       9.1423
gpu_tot_issued_cta = 96
gpu_occupancy = 27.2013% 
gpu_tot_occupancy = 19.6808% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0993
partiton_level_parallism_total  =       0.2614
partiton_level_parallism_util =       3.2644
partiton_level_parallism_util_total  =       2.3378
L2_BW  =       3.8145 GB/Sec
L2_BW_total  =      10.0364 GB/Sec
gpu_total_sim_rate=98663

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11087, Miss = 3686, Miss_rate = 0.332, Pending_hits = 155, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11268, Miss = 3816, Miss_rate = 0.339, Pending_hits = 153, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11209, Miss = 3743, Miss_rate = 0.334, Pending_hits = 167, Reservation_fails = 657
	L1D_cache_core[3]: Access = 10760, Miss = 3633, Miss_rate = 0.338, Pending_hits = 150, Reservation_fails = 562
	L1D_cache_core[4]: Access = 10946, Miss = 3670, Miss_rate = 0.335, Pending_hits = 158, Reservation_fails = 641
	L1D_cache_core[5]: Access = 10834, Miss = 3577, Miss_rate = 0.330, Pending_hits = 165, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10543, Miss = 3474, Miss_rate = 0.330, Pending_hits = 179, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11188, Miss = 3739, Miss_rate = 0.334, Pending_hits = 181, Reservation_fails = 600
	L1D_total_cache_accesses = 87835
	L1D_total_cache_misses = 29338
	L1D_total_cache_miss_rate = 0.3340
	L1D_total_cache_pending_hits = 1308
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8617
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1282
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1180, 991, 992, 751, 1044, 1222, 1224, 1018, 1193, 1041, 1043, 891, 1070, 1120, 1129, 1235, 
gpgpu_n_tot_thrd_icount = 4487200
gpgpu_n_tot_w_icount = 140225
gpgpu_n_stall_shd_mem = 18992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13139
gpgpu_n_mem_write_global = 17888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 127343
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16865
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32972	W0_Idle:500345	W0_Scoreboard:885275	W1:36025	W2:16205	W3:11249	W4:7266	W5:5063	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:21	W28:57	W29:99	W30:110	W31:180	W32:16679
single_issue_nums: WS0:36515	WS1:34848	WS2:34581	WS3:34281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105112 {8:13139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 715520 {40:17888,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 525560 {40:13139,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143104 {8:17888,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 330 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6245 	107 	74 	110 	91 	105 	172 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22259 	1732 	7036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	28208 	2521 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27961 	2545 	409 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	63 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 63.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 63.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 63.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7025/96 = 73.177086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        63        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        63        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4989
min_bank_accesses = 0!
chip skew: 312/311 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2036
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        890       885       805       814      3230      3094    none      none      none      none      none      none      none      none      none      none  
dram[1]:        850       843       805       773      2560      3106    none      none      none      none      none      none      none      none      none      none  
dram[2]:        889       879       816       772      2557      2720    none      none      none      none      none      none      none      none      none      none  
dram[3]:        862       870       780       798      2849      2268    none      none      none      none      none      none      none      none      none      none  
dram[4]:        900       886       799       782      2964      3132    none      none      none      none      none      none      none      none      none      none  
dram[5]:        868       904       810       810      2579      2537    none      none      none      none      none      none      none      none      none      none  
dram[6]:        897       878       827       803      2777      2904    none      none      none      none      none      none      none      none      none      none  
dram[7]:        891       866       743       793      3064      3522    none      none      none      none      none      none      none      none      none      none  
dram[8]:        882       905       755       776      2788      2347    none      none      none      none      none      none      none      none      none      none  
dram[9]:        864       897       763       772      2804      2877    none      none      none      none      none      none      none      none      none      none  
dram[10]:        889       893       788       788      2543      2762    none      none      none      none      none      none      none      none      none      none  
dram[11]:        896       882       769       793      2711      2772    none      none      none      none      none      none      none      none      none      none  
dram[12]:        892       869       758       801       940      2288    none      none      none      none      none      none      none      none      none      none  
dram[13]:        888       901       775       799      2213      2689    none      none      none      none      none      none      none      none      none      none  
dram[14]:        908       879       770       757      2663      2429    none      none      none      none      none      none      none      none      none      none  
dram[15]:        864       881       794       798      2604      3250    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692191 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.000553
n_activity=15990 dram_eff=0.02395
bk0: 64a 692292i bk1: 64a 692285i bk2: 64a 692368i bk3: 64a 692335i bk4: 28a 692391i bk5: 28a 692225i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000553 
total_CMD = 692580 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 690880 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 692580 
n_nop = 692191 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000742153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692173 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.000579
n_activity=15889 dram_eff=0.02524
bk0: 64a 692307i bk1: 64a 692236i bk2: 64a 692327i bk3: 64a 692230i bk4: 28a 692312i bk5: 28a 692334i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000579 
total_CMD = 692580 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 690732 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 692580 
n_nop = 692173 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000579 
Either_Row_CoL_Bus_Util = 0.000588 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00163158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692162 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005949
n_activity=16006 dram_eff=0.02574
bk0: 64a 692339i bk1: 64a 692201i bk2: 64a 692263i bk3: 64a 692244i bk4: 28a 692260i bk5: 28a 692313i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000595 
total_CMD = 692580 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 690562 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 692580 
n_nop = 692162 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692154 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0006064
n_activity=15719 dram_eff=0.02672
bk0: 64a 692326i bk1: 64a 692282i bk2: 64a 692386i bk3: 64a 692263i bk4: 28a 692302i bk5: 28a 692346i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000606 
total_CMD = 692580 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 690809 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 692580 
n_nop = 692154 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000606 
Either_Row_CoL_Bus_Util = 0.000615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00203009
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692184 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005631
n_activity=15092 dram_eff=0.02584
bk0: 64a 692327i bk1: 64a 692139i bk2: 64a 692287i bk3: 64a 692303i bk4: 28a 692335i bk5: 28a 692283i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000563 
total_CMD = 692580 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 690660 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 692580 
n_nop = 692184 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000563 
Either_Row_CoL_Bus_Util = 0.000572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136158
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692157 n_act=6 n_pre=0 n_ref_event=0 n_req=417 n_rd=311 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0006021
n_activity=17133 dram_eff=0.02434
bk0: 64a 692318i bk1: 64a 692332i bk2: 63a 692393i bk3: 64a 692299i bk4: 28a 692209i bk5: 28a 692359i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985611
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116920
Bank_Level_Parallism_Col = 1.116056
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160563
GrpLevelPara = 1.116056 

BW Util details:
bwutil = 0.000602 
total_CMD = 692580 
util_bw = 417 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 690801 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 692580 
n_nop = 692157 
Read = 311 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 417 
total_req = 417 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 417 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000602 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000883652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692177 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005732
n_activity=14610 dram_eff=0.02717
bk0: 64a 692244i bk1: 64a 692276i bk2: 64a 692331i bk3: 64a 692259i bk4: 28a 692181i bk5: 28a 692196i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000573 
total_CMD = 692580 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 690542 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 692580 
n_nop = 692177 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000573 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000925525
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692197 n_act=6 n_pre=0 n_ref_event=0 n_req=377 n_rd=311 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005443
n_activity=14675 dram_eff=0.02569
bk0: 64a 692320i bk1: 64a 692254i bk2: 64a 692278i bk3: 63a 692378i bk4: 28a 692268i bk5: 28a 692327i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984085
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179338
Bank_Level_Parallism_Col = 1.177907
Bank_Level_Parallism_Ready = 1.002653
write_to_read_ratio_blp_rw_average = 0.129070
GrpLevelPara = 1.177907 

BW Util details:
bwutil = 0.000544 
total_CMD = 692580 
util_bw = 377 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 690857 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 692580 
n_nop = 692197 
Read = 311 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 377 
total_req = 377 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 377 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00113056
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692159 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005992
n_activity=15848 dram_eff=0.02619
bk0: 64a 692368i bk1: 64a 692328i bk2: 64a 692325i bk3: 64a 692176i bk4: 28a 692292i bk5: 28a 692178i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000599 
total_CMD = 692580 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 690617 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 692580 
n_nop = 692159 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000599 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117676
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692180 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005689
n_activity=15638 dram_eff=0.0252
bk0: 64a 692210i bk1: 64a 692331i bk2: 64a 692317i bk3: 64a 692305i bk4: 28a 692392i bk5: 28a 692150i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000569 
total_CMD = 692580 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 690609 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 692580 
n_nop = 692180 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000569 
Either_Row_CoL_Bus_Util = 0.000578 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00129516
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692167 n_act=6 n_pre=0 n_ref_event=0 n_req=407 n_rd=311 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005877
n_activity=16248 dram_eff=0.02505
bk0: 64a 692261i bk1: 64a 692289i bk2: 63a 692355i bk3: 64a 692365i bk4: 28a 692176i bk5: 28a 692320i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985258
Row_Buffer_Locality_read = 0.980707
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159650
Bank_Level_Parallism_Col = 1.159539
Bank_Level_Parallism_Ready = 1.002457
write_to_read_ratio_blp_rw_average = 0.173246
GrpLevelPara = 1.159539 

BW Util details:
bwutil = 0.000588 
total_CMD = 692580 
util_bw = 407 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 690751 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 692580 
n_nop = 692167 
Read = 311 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 407 
total_req = 407 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 407 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000588 
Either_Row_CoL_Bus_Util = 0.000596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000879321
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692172 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005804
n_activity=14850 dram_eff=0.02707
bk0: 64a 692203i bk1: 64a 692333i bk2: 64a 692341i bk3: 64a 692243i bk4: 28a 692123i bk5: 28a 692300i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000580 
total_CMD = 692580 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 690480 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 692580 
n_nop = 692172 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000580 
Either_Row_CoL_Bus_Util = 0.000589 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00136591
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=691597 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.001411
n_activity=25208 dram_eff=0.03876
bk0: 64a 692288i bk1: 64a 692278i bk2: 64a 692354i bk3: 64a 692247i bk4: 28a 684961i bk5: 28a 692047i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.019736
Bank_Level_Parallism_Col = 1.019647
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.834590
GrpLevelPara = 1.019647 

BW Util details:
bwutil = 0.001411 
total_CMD = 692580 
util_bw = 977 
Wasted_Col = 9106 
Wasted_Row = 0 
Idle = 682497 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 8296 
rwq = 0 
CCDLc_limit_alone = 8296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 692580 
n_nop = 691597 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.001411 
Either_Row_CoL_Bus_Util = 0.001419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.349109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.349109
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692149 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0006136
n_activity=16794 dram_eff=0.02531
bk0: 64a 692316i bk1: 64a 692354i bk2: 64a 692285i bk3: 64a 692363i bk4: 28a 692314i bk5: 28a 692366i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000614 
total_CMD = 692580 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 690879 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 692580 
n_nop = 692149 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000622 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000889428
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692161 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005963
n_activity=15787 dram_eff=0.02616
bk0: 64a 692282i bk1: 64a 692273i bk2: 64a 692139i bk3: 64a 692194i bk4: 28a 692241i bk5: 28a 692274i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000596 
total_CMD = 692580 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 690364 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 692580 
n_nop = 692161 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00143233
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=692580 n_nop=692179 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005703
n_activity=15749 dram_eff=0.02508
bk0: 64a 692310i bk1: 64a 692332i bk2: 64a 692387i bk3: 64a 692353i bk4: 28a 692324i bk5: 28a 692291i bk6: 0a 692580i bk7: 0a 692580i bk8: 0a 692580i bk9: 0a 692580i bk10: 0a 692580i bk11: 0a 692580i bk12: 0a 692580i bk13: 0a 692580i bk14: 0a 692580i bk15: 0a 692580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000570 
total_CMD = 692580 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 690928 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 692580 
n_nop = 692179 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000570 
Either_Row_CoL_Bus_Util = 0.000579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00127061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 975, Miss = 188, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 967, Miss = 187, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 957, Miss = 211, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 961, Miss = 185, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 213, Miss_rate = 0.220, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 952, Miss = 197, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 205, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 950, Miss = 211, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 964, Miss = 185, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 987, Miss = 202, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 990, Miss = 208, Miss_rate = 0.210, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 946, Miss = 198, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 956, Miss = 198, Miss_rate = 0.207, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 954, Miss = 191, Miss_rate = 0.200, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 973, Miss = 183, Miss_rate = 0.188, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 949, Miss = 191, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 916, Miss = 207, Miss_rate = 0.226, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 956, Miss = 203, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 935, Miss = 198, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 920, Miss = 192, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 955, Miss = 208, Miss_rate = 0.218, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 934, Miss = 192, Miss_rate = 0.206, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 936, Miss = 200, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 955, Miss = 201, Miss_rate = 0.210, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 940, Miss = 219, Miss_rate = 0.233, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1517, Miss = 753, Miss_rate = 0.496, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 953, Miss = 200, Miss_rate = 0.210, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 945, Miss = 215, Miss_rate = 0.228, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 914, Miss = 199, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 931, Miss = 206, Miss_rate = 0.221, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 955, Miss = 195, Miss_rate = 0.204, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 954, Miss = 193, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 31027
L2_total_cache_misses = 6934
L2_total_cache_miss_rate = 0.2235
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17888
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=31027
icnt_total_pkts_simt_to_mem=31027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31027
Req_Network_cycles = 118712
Req_Network_injected_packets_per_cycle =       0.2614 
Req_Network_conflicts_per_cycle =       0.0279
Req_Network_conflicts_per_cycle_util =       0.2492
Req_Bank_Level_Parallism =       2.3378
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0403
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 31027
Reply_Network_cycles = 118712
Reply_Network_injected_packets_per_cycle =        0.2614
Reply_Network_conflicts_per_cycle =        0.0798
Reply_Network_conflicts_per_cycle_util =       0.6585
Reply_Bank_Level_Parallism =       2.1572
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0040
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0327
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 98663 (inst/sec)
gpgpu_simulation_rate = 10792 (cycle/sec)
gpgpu_silicon_slowdown = 111193x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 13
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-13.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 13
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 8185
gpu_sim_insn = 60069
gpu_ipc =       7.3389
gpu_tot_sim_cycle = 126897
gpu_tot_sim_insn = 1145368
gpu_tot_ipc =       9.0260
gpu_tot_issued_cta = 104
gpu_occupancy = 20.2984% 
gpu_tot_occupancy = 19.7206% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1643
partiton_level_parallism_total  =       0.2551
partiton_level_parallism_util =       2.3190
partiton_level_parallism_util_total  =       2.3370
L2_BW  =       6.3101 GB/Sec
L2_BW_total  =       9.7960 GB/Sec
gpu_total_sim_rate=95447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11359, Miss = 3828, Miss_rate = 0.337, Pending_hits = 161, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11563, Miss = 3969, Miss_rate = 0.343, Pending_hits = 158, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11384, Miss = 3844, Miss_rate = 0.338, Pending_hits = 170, Reservation_fails = 657
	L1D_cache_core[3]: Access = 11114, Miss = 3822, Miss_rate = 0.344, Pending_hits = 157, Reservation_fails = 562
	L1D_cache_core[4]: Access = 11265, Miss = 3829, Miss_rate = 0.340, Pending_hits = 166, Reservation_fails = 641
	L1D_cache_core[5]: Access = 11146, Miss = 3734, Miss_rate = 0.335, Pending_hits = 170, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10863, Miss = 3639, Miss_rate = 0.335, Pending_hits = 191, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11531, Miss = 3908, Miss_rate = 0.339, Pending_hits = 189, Reservation_fails = 600
	L1D_total_cache_accesses = 90225
	L1D_total_cache_misses = 30573
	L1D_total_cache_miss_rate = 0.3389
	L1D_total_cache_pending_hits = 1362
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.141
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 104, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1257, 1143, 1095, 763, 1223, 1299, 1403, 1145, 1271, 1220, 1196, 968, 1224, 1297, 1141, 1247, 
gpgpu_n_tot_thrd_icount = 4979520
gpgpu_n_tot_w_icount = 155610
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14368
gpgpu_n_mem_write_global = 18004
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 133658
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40690	W0_Idle:514990	W0_Scoreboard:959466	W1:40199	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:215	W32:17977
single_issue_nums: WS0:40752	WS1:39070	WS2:38240	WS3:37548	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114944 {8:14368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720160 {40:18004,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 574720 {40:14368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144032 {8:18004,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 327 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6248 	107 	74 	110 	91 	105 	172 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23601 	1732 	7039 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29553 	2521 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29172 	2661 	427 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 623.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7028/96 = 73.208336
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       595        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2036
min_bank_accesses = 0!
chip skew: 665/66 = 10.08
average mf latency per bank:
dram[0]:        935       922       842       829      3326      3190    none      none      none      none      none      none      none      none      none      none  
dram[1]:        895       876       838       795      2643      3213    none      none      none      none      none      none      none      none      none      none  
dram[2]:        919       931       827       797      2635      2786    none      none      none      none      none      none      none      none      none      none  
dram[3]:        895       900       806       820      2950      2340    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       797      3049      3244    none      none      none      none      none      none      none      none      none      none  
dram[5]:        916       941       836       847      2663      2600    none      none      none      none      none      none      none      none      none      none  
dram[6]:        937       893       853       821      2851      3011    none      none      none      none      none      none      none      none      none      none  
dram[7]:        921       914       769       801      3153      3631    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       939       807       791      2875      2402    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       915       796       801      2888      2956    none      none      none      none      none      none      none      none      none      none  
dram[10]:        930       934       818       810      2634      2838    none      none      none      none      none      none      none      none      none      none  
dram[11]:        944       927       787       807      2802      2841    none      none      none      none      none      none      none      none      none      none  
dram[12]:        945       892       781       827       949      2346    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       916       800       825      2266      2780    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       890       795       783      2750      2503    none      none      none      none      none      none      none      none      none      none  
dram[15]:        894       929       801       812      2672      3335    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739944 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0005173
n_activity=15990 dram_eff=0.02395
bk0: 64a 740045i bk1: 64a 740038i bk2: 64a 740121i bk3: 64a 740088i bk4: 28a 740144i bk5: 28a 739978i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000517 
total_CMD = 740333 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 738633 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 740333 
n_nop = 739944 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000694282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739926 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005416
n_activity=15889 dram_eff=0.02524
bk0: 64a 740060i bk1: 64a 739989i bk2: 64a 740080i bk3: 64a 739983i bk4: 28a 740065i bk5: 28a 740087i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000542 
total_CMD = 740333 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 738485 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 740333 
n_nop = 739926 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000550 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152634
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739915 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005565
n_activity=16006 dram_eff=0.02574
bk0: 64a 740092i bk1: 64a 739954i bk2: 64a 740016i bk3: 64a 739997i bk4: 28a 740013i bk5: 28a 740066i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000557 
total_CMD = 740333 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 738315 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 740333 
n_nop = 739915 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000952274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739907 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005673
n_activity=15719 dram_eff=0.02672
bk0: 64a 740079i bk1: 64a 740035i bk2: 64a 740139i bk3: 64a 740016i bk4: 28a 740055i bk5: 28a 740099i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000567 
total_CMD = 740333 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 738562 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 740333 
n_nop = 739907 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00189915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739937 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0005268
n_activity=15092 dram_eff=0.02584
bk0: 64a 740080i bk1: 64a 739892i bk2: 64a 740040i bk3: 64a 740056i bk4: 28a 740088i bk5: 28a 740036i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000527 
total_CMD = 740333 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 738413 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 740333 
n_nop = 739937 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000535 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00127375
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739909 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005646
n_activity=17220 dram_eff=0.02427
bk0: 64a 740071i bk1: 64a 740085i bk2: 64a 740146i bk3: 64a 740052i bk4: 28a 739962i bk5: 28a 740112i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116854
Bank_Level_Parallism_Col = 1.115991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160473
GrpLevelPara = 1.115991 

BW Util details:
bwutil = 0.000565 
total_CMD = 740333 
util_bw = 418 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 738553 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 740333 
n_nop = 739909 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000565 
Either_Row_CoL_Bus_Util = 0.000573 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000826655
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739930 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005362
n_activity=14610 dram_eff=0.02717
bk0: 64a 739997i bk1: 64a 740029i bk2: 64a 740084i bk3: 64a 740012i bk4: 28a 739934i bk5: 28a 739949i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000536 
total_CMD = 740333 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 738295 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 740333 
n_nop = 739930 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000865827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739949 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0005106
n_activity=14762 dram_eff=0.02561
bk0: 64a 740073i bk1: 64a 740007i bk2: 64a 740031i bk3: 64a 740131i bk4: 28a 740021i bk5: 28a 740080i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179234
Bank_Level_Parallism_Col = 1.177804
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.128995
GrpLevelPara = 1.177804 

BW Util details:
bwutil = 0.000511 
total_CMD = 740333 
util_bw = 378 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 738609 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 740333 
n_nop = 739949 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105763
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739912 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005606
n_activity=15848 dram_eff=0.02619
bk0: 64a 740121i bk1: 64a 740081i bk2: 64a 740078i bk3: 64a 739929i bk4: 28a 740045i bk5: 28a 739931i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000561 
total_CMD = 740333 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 738370 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 740333 
n_nop = 739912 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000569 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00110086
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739933 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005322
n_activity=15638 dram_eff=0.0252
bk0: 64a 739963i bk1: 64a 740084i bk2: 64a 740070i bk3: 64a 740058i bk4: 28a 740145i bk5: 28a 739903i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000532 
total_CMD = 740333 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 738362 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 740333 
n_nop = 739933 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739919 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005511
n_activity=16335 dram_eff=0.02498
bk0: 64a 740014i bk1: 64a 740042i bk2: 64a 740108i bk3: 64a 740118i bk4: 28a 739929i bk5: 28a 740073i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159563
Bank_Level_Parallism_Col = 1.159452
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.173151
GrpLevelPara = 1.159452 

BW Util details:
bwutil = 0.000551 
total_CMD = 740333 
util_bw = 408 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 738503 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 740333 
n_nop = 739919 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000551 
Either_Row_CoL_Bus_Util = 0.000559 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000822603
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739925 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000543
n_activity=14850 dram_eff=0.02707
bk0: 64a 739956i bk1: 64a 740086i bk2: 64a 740094i bk3: 64a 739996i bk4: 28a 739876i bk5: 28a 740053i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000543 
total_CMD = 740333 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 738233 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 740333 
n_nop = 739925 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000543 
Either_Row_CoL_Bus_Util = 0.000551 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0012778
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739350 n_act=6 n_pre=0 n_ref_event=0 n_req=977 n_rd=312 n_rd_L2_A=0 n_write=665 n_wr_bk=0 bw_util=0.00132
n_activity=25209 dram_eff=0.03876
bk0: 64a 740041i bk1: 64a 740031i bk2: 64a 740107i bk3: 64a 740000i bk4: 28a 732714i bk5: 28a 739800i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993859
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.019736
Bank_Level_Parallism_Col = 1.019647
Bank_Level_Parallism_Ready = 1.001024
write_to_read_ratio_blp_rw_average = 0.834590
GrpLevelPara = 1.019647 

BW Util details:
bwutil = 0.001320 
total_CMD = 740333 
util_bw = 977 
Wasted_Col = 9106 
Wasted_Row = 0 
Idle = 730250 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 8296 
rwq = 0 
CCDLc_limit_alone = 8296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 740333 
n_nop = 739350 
Read = 312 
Write = 665 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 977 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 977 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001320 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.326591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.326591
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739902 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005741
n_activity=16794 dram_eff=0.02531
bk0: 64a 740069i bk1: 64a 740107i bk2: 64a 740038i bk3: 64a 740116i bk4: 28a 740067i bk5: 28a 740119i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000574 
total_CMD = 740333 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 738632 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 740333 
n_nop = 739902 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000574 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000832058
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739914 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005579
n_activity=15787 dram_eff=0.02616
bk0: 64a 740035i bk1: 64a 740026i bk2: 64a 739892i bk3: 64a 739947i bk4: 28a 739994i bk5: 28a 740027i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000558 
total_CMD = 740333 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 738117 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 740333 
n_nop = 739914 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00133994
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=740333 n_nop=739932 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005335
n_activity=15749 dram_eff=0.02508
bk0: 64a 740063i bk1: 64a 740085i bk2: 64a 740140i bk3: 64a 740106i bk4: 28a 740077i bk5: 28a 740044i bk6: 0a 740333i bk7: 0a 740333i bk8: 0a 740333i bk9: 0a 740333i bk10: 0a 740333i bk11: 0a 740333i bk12: 0a 740333i bk13: 0a 740333i bk14: 0a 740333i bk15: 0a 740333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000534 
total_CMD = 740333 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 738681 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 740333 
n_nop = 739932 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00118865

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1020, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1010, Miss = 187, Miss_rate = 0.185, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1002, Miss = 211, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1010, Miss = 185, Miss_rate = 0.183, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1005, Miss = 213, Miss_rate = 0.212, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 994, Miss = 197, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1011, Miss = 205, Miss_rate = 0.203, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 991, Miss = 211, Miss_rate = 0.213, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1007, Miss = 185, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1028, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1034, Miss = 209, Miss_rate = 0.202, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 995, Miss = 198, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 998, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 993, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1018, Miss = 184, Miss_rate = 0.181, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 987, Miss = 191, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 954, Miss = 207, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 999, Miss = 203, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 972, Miss = 198, Miss_rate = 0.204, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 967, Miss = 192, Miss_rate = 0.199, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 996, Miss = 208, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 985, Miss = 193, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 974, Miss = 200, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1001, Miss = 201, Miss_rate = 0.201, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 979, Miss = 219, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 753, Miss_rate = 0.483, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 997, Miss = 200, Miss_rate = 0.201, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 977, Miss = 215, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 953, Miss = 199, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 974, Miss = 206, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 988, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32372
L2_total_cache_misses = 6937
L2_total_cache_miss_rate = 0.2143
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 881
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18004
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32372
icnt_total_pkts_simt_to_mem=32372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32372
Req_Network_cycles = 126897
Req_Network_injected_packets_per_cycle =       0.2551 
Req_Network_conflicts_per_cycle =       0.0265
Req_Network_conflicts_per_cycle_util =       0.2432
Req_Bank_Level_Parallism =       2.3370
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0379
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0080

Reply_Network_injected_packets_num = 32372
Reply_Network_cycles = 126897
Reply_Network_injected_packets_per_cycle =        0.2551
Reply_Network_conflicts_per_cycle =        0.0771
Reply_Network_conflicts_per_cycle_util =       0.6535
Reply_Bank_Level_Parallism =       2.1626
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0319
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 95447 (inst/sec)
gpgpu_simulation_rate = 10574 (cycle/sec)
gpgpu_silicon_slowdown = 113485x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 14
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-14.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 14
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 5464
gpu_sim_insn = 49180
gpu_ipc =       9.0007
gpu_tot_sim_cycle = 132361
gpu_tot_sim_insn = 1194548
gpu_tot_ipc =       9.0249
gpu_tot_issued_cta = 112
gpu_occupancy = 22.1480% 
gpu_tot_occupancy = 19.7430% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0249
partiton_level_parallism_total  =       0.2456
partiton_level_parallism_util =       3.2381
partiton_level_parallism_util_total  =       2.3397
L2_BW  =       0.9558 GB/Sec
L2_BW_total  =       9.4311 GB/Sec
gpu_total_sim_rate=91888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11375, Miss = 3844, Miss_rate = 0.338, Pending_hits = 161, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11579, Miss = 3985, Miss_rate = 0.344, Pending_hits = 158, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11400, Miss = 3860, Miss_rate = 0.339, Pending_hits = 170, Reservation_fails = 657
	L1D_cache_core[3]: Access = 11130, Miss = 3838, Miss_rate = 0.345, Pending_hits = 157, Reservation_fails = 562
	L1D_cache_core[4]: Access = 11285, Miss = 3848, Miss_rate = 0.341, Pending_hits = 166, Reservation_fails = 641
	L1D_cache_core[5]: Access = 11166, Miss = 3753, Miss_rate = 0.336, Pending_hits = 170, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10879, Miss = 3655, Miss_rate = 0.336, Pending_hits = 191, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11547, Miss = 3924, Miss_rate = 0.340, Pending_hits = 189, Reservation_fails = 600
	L1D_total_cache_accesses = 90361
	L1D_total_cache_misses = 30707
	L1D_total_cache_miss_rate = 0.3398
	L1D_total_cache_pending_hits = 1362
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.140
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 112, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1270, 1156, 1108, 776, 1236, 1312, 1416, 1158, 1284, 1233, 1209, 981, 1237, 1310, 1154, 1260, 
gpgpu_n_tot_thrd_icount = 5033728
gpgpu_n_tot_w_icount = 157304
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14496
gpgpu_n_mem_write_global = 18012
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137754
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41271	W0_Idle:520328	W0_Scoreboard:967365	W1:40229	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:217	W32:19511
single_issue_nums: WS0:41168	WS1:39501	WS2:38671	WS3:37964	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115968 {8:14496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720480 {40:18012,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 579840 {40:14496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144096 {8:18012,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 327 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6250 	107 	74 	110 	91 	105 	172 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23735 	1732 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29689 	2521 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29308 	2661 	427 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	63 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        935       922       842       829      3346      3204    none      none      none      none      none      none      none      none      none      none  
dram[1]:        895       876       838       795      2655      3234    none      none      none      none      none      none      none      none      none      none  
dram[2]:        919       931       827       797      2652      2799    none      none      none      none      none      none      none      none      none      none  
dram[3]:        895       900       806       820      2963      2352    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       797      3063      3258    none      none      none      none      none      none      none      none      none      none  
dram[5]:        916       941       836       847      2674      2612    none      none      none      none      none      none      none      none      none      none  
dram[6]:        937       893       853       821      2863      3025    none      none      none      none      none      none      none      none      none      none  
dram[7]:        921       914       769       801      3168      3648    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       939       807       791      2888      2413    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       915       796       801      2902      2969    none      none      none      none      none      none      none      none      none      none  
dram[10]:        930       934       818       810      2646      2850    none      none      none      none      none      none      none      none      none      none  
dram[11]:        944       927       787       807      2815      2854    none      none      none      none      none      none      none      none      none      none  
dram[12]:        945       892       781       827       950      2356    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       916       800       825      2275      2793    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       890       795       783      2763      2515    none      none      none      none      none      none      none      none      none      none  
dram[15]:        894       929       801       812      2684      3350    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771822 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.000496
n_activity=15990 dram_eff=0.02395
bk0: 64a 771923i bk1: 64a 771916i bk2: 64a 771999i bk3: 64a 771966i bk4: 28a 772022i bk5: 28a 771856i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000496 
total_CMD = 772211 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 770511 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 772211 
n_nop = 771822 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000665621
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771804 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0005193
n_activity=15889 dram_eff=0.02524
bk0: 64a 771938i bk1: 64a 771867i bk2: 64a 771958i bk3: 64a 771861i bk4: 28a 771943i bk5: 28a 771965i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000519 
total_CMD = 772211 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 770363 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 772211 
n_nop = 771804 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000519 
Either_Row_CoL_Bus_Util = 0.000527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00146333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771793 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005335
n_activity=16006 dram_eff=0.02574
bk0: 64a 771970i bk1: 64a 771832i bk2: 64a 771894i bk3: 64a 771875i bk4: 28a 771891i bk5: 28a 771944i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000534 
total_CMD = 772211 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 770193 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 772211 
n_nop = 771793 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000534 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000912963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771785 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005439
n_activity=15719 dram_eff=0.02672
bk0: 64a 771957i bk1: 64a 771913i bk2: 64a 772017i bk3: 64a 771894i bk4: 28a 771933i bk5: 28a 771977i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000544 
total_CMD = 772211 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 770440 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 772211 
n_nop = 771785 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000544 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00182075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771815 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.000505
n_activity=15092 dram_eff=0.02584
bk0: 64a 771958i bk1: 64a 771770i bk2: 64a 771918i bk3: 64a 771934i bk4: 28a 771966i bk5: 28a 771914i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000505 
total_CMD = 772211 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 770291 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 772211 
n_nop = 771815 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771787 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005413
n_activity=17220 dram_eff=0.02427
bk0: 64a 771949i bk1: 64a 771963i bk2: 64a 772024i bk3: 64a 771930i bk4: 28a 771840i bk5: 28a 771990i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116854
Bank_Level_Parallism_Col = 1.115991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160473
GrpLevelPara = 1.115991 

BW Util details:
bwutil = 0.000541 
total_CMD = 772211 
util_bw = 418 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 770431 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 772211 
n_nop = 771787 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000541 
Either_Row_CoL_Bus_Util = 0.000549 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000792529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771808 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0005141
n_activity=14610 dram_eff=0.02717
bk0: 64a 771875i bk1: 64a 771907i bk2: 64a 771962i bk3: 64a 771890i bk4: 28a 771812i bk5: 28a 771827i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000514 
total_CMD = 772211 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 770173 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 772211 
n_nop = 771808 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000830084
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771827 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004895
n_activity=14762 dram_eff=0.02561
bk0: 64a 771951i bk1: 64a 771885i bk2: 64a 771909i bk3: 64a 772009i bk4: 28a 771899i bk5: 28a 771958i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179234
Bank_Level_Parallism_Col = 1.177804
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.128995
GrpLevelPara = 1.177804 

BW Util details:
bwutil = 0.000490 
total_CMD = 772211 
util_bw = 378 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 770487 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 772211 
n_nop = 771827 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000490 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00101397
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771790 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005374
n_activity=15848 dram_eff=0.02619
bk0: 64a 771999i bk1: 64a 771959i bk2: 64a 771956i bk3: 64a 771807i bk4: 28a 771923i bk5: 28a 771809i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000537 
total_CMD = 772211 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 770248 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 772211 
n_nop = 771790 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105541
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771811 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0005102
n_activity=15638 dram_eff=0.0252
bk0: 64a 771841i bk1: 64a 771962i bk2: 64a 771948i bk3: 64a 771936i bk4: 28a 772023i bk5: 28a 771781i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000510 
total_CMD = 772211 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 770240 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 772211 
n_nop = 771811 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0011616
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771797 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005284
n_activity=16335 dram_eff=0.02498
bk0: 64a 771892i bk1: 64a 771920i bk2: 64a 771986i bk3: 64a 771996i bk4: 28a 771807i bk5: 28a 771951i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159563
Bank_Level_Parallism_Col = 1.159452
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.173151
GrpLevelPara = 1.159452 

BW Util details:
bwutil = 0.000528 
total_CMD = 772211 
util_bw = 408 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 770381 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 772211 
n_nop = 771797 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000528 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000788645
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771803 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0005206
n_activity=14850 dram_eff=0.02707
bk0: 64a 771834i bk1: 64a 771964i bk2: 64a 771972i bk3: 64a 771874i bk4: 28a 771754i bk5: 28a 771931i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000521 
total_CMD = 772211 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 770111 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 772211 
n_nop = 771803 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122505
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771226 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001268
n_activity=25285 dram_eff=0.03872
bk0: 64a 771919i bk1: 64a 771909i bk2: 64a 771985i bk3: 64a 771878i bk4: 28a 764592i bk5: 28a 771678i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.019732
Bank_Level_Parallism_Col = 1.019643
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.834623
GrpLevelPara = 1.019643 

BW Util details:
bwutil = 0.001268 
total_CMD = 772211 
util_bw = 979 
Wasted_Col = 9106 
Wasted_Row = 0 
Idle = 762126 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 8296 
rwq = 0 
CCDLc_limit_alone = 8296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 772211 
n_nop = 771226 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.313109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.313109
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771780 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005504
n_activity=16794 dram_eff=0.02531
bk0: 64a 771947i bk1: 64a 771985i bk2: 64a 771916i bk3: 64a 771994i bk4: 28a 771945i bk5: 28a 771997i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000550 
total_CMD = 772211 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 770510 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 772211 
n_nop = 771780 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000550 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000797709
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771792 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005348
n_activity=15787 dram_eff=0.02616
bk0: 64a 771913i bk1: 64a 771904i bk2: 64a 771770i bk3: 64a 771825i bk4: 28a 771872i bk5: 28a 771905i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000535 
total_CMD = 772211 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 769995 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 772211 
n_nop = 771792 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00128462
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=772211 n_nop=771810 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0005115
n_activity=15749 dram_eff=0.02508
bk0: 64a 771941i bk1: 64a 771963i bk2: 64a 772018i bk3: 64a 771984i bk4: 28a 771955i bk5: 28a 771922i bk6: 0a 772211i bk7: 0a 772211i bk8: 0a 772211i bk9: 0a 772211i bk10: 0a 772211i bk11: 0a 772211i bk12: 0a 772211i bk13: 0a 772211i bk14: 0a 772211i bk15: 0a 772211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000512 
total_CMD = 772211 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 770559 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 772211 
n_nop = 771810 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00113958

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1024, Miss = 188, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1015, Miss = 187, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1006, Miss = 211, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1016, Miss = 185, Miss_rate = 0.182, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1011, Miss = 213, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 998, Miss = 197, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1016, Miss = 205, Miss_rate = 0.202, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 995, Miss = 211, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1011, Miss = 185, Miss_rate = 0.183, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1032, Miss = 202, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1038, Miss = 209, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 999, Miss = 198, Miss_rate = 0.198, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1002, Miss = 198, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 997, Miss = 191, Miss_rate = 0.192, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1022, Miss = 184, Miss_rate = 0.180, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 991, Miss = 191, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 958, Miss = 207, Miss_rate = 0.216, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1003, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 976, Miss = 198, Miss_rate = 0.203, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 971, Miss = 192, Miss_rate = 0.198, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1000, Miss = 208, Miss_rate = 0.208, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 989, Miss = 193, Miss_rate = 0.195, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 978, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1005, Miss = 201, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 983, Miss = 219, Miss_rate = 0.223, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1566, Miss = 755, Miss_rate = 0.482, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1001, Miss = 200, Miss_rate = 0.200, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 981, Miss = 215, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 957, Miss = 199, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 978, Miss = 206, Miss_rate = 0.211, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 992, Miss = 195, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32508
L2_total_cache_misses = 6939
L2_total_cache_miss_rate = 0.2135
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15974
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18012
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32508
icnt_total_pkts_simt_to_mem=32508
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32508
Req_Network_cycles = 132361
Req_Network_injected_packets_per_cycle =       0.2456 
Req_Network_conflicts_per_cycle =       0.0255
Req_Network_conflicts_per_cycle_util =       0.2425
Req_Bank_Level_Parallism =       2.3397
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0364
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0077

Reply_Network_injected_packets_num = 32508
Reply_Network_cycles = 132361
Reply_Network_injected_packets_per_cycle =        0.2456
Reply_Network_conflicts_per_cycle =        0.0739
Reply_Network_conflicts_per_cycle_util =       0.6516
Reply_Bank_Level_Parallism =       2.1655
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0038
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0307
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 91888 (inst/sec)
gpgpu_simulation_rate = 10181 (cycle/sec)
gpgpu_silicon_slowdown = 117866x
launching memcpy command : MemcpyHtoD,0x00007f62ed327000,1
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
-kernel name = _Z6KernelP4NodePiPbS2_S2_S1_i
-kernel id = 15
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 21
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-15.traceg
launching kernel name: _Z6KernelP4NodePiPbS2_S2_S1_i uid: 15
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
thread block = 7,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 5990
gpu_sim_insn = 45122
gpu_ipc =       7.5329
gpu_tot_sim_cycle = 138351
gpu_tot_sim_insn = 1239670
gpu_tot_ipc =       8.9603
gpu_tot_issued_cta = 120
gpu_occupancy = 18.8539% 
gpu_tot_occupancy = 19.7334% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0229
partiton_level_parallism_total  =       0.2360
partiton_level_parallism_util =       3.7027
partiton_level_parallism_util_total  =       2.3433
L2_BW  =       0.8783 GB/Sec
L2_BW_total  =       9.0608 GB/Sec
gpu_total_sim_rate=95359

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11391, Miss = 3860, Miss_rate = 0.339, Pending_hits = 161, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11595, Miss = 4001, Miss_rate = 0.345, Pending_hits = 158, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11416, Miss = 3876, Miss_rate = 0.340, Pending_hits = 170, Reservation_fails = 657
	L1D_cache_core[3]: Access = 11146, Miss = 3854, Miss_rate = 0.346, Pending_hits = 157, Reservation_fails = 562
	L1D_cache_core[4]: Access = 11306, Miss = 3867, Miss_rate = 0.342, Pending_hits = 166, Reservation_fails = 641
	L1D_cache_core[5]: Access = 11189, Miss = 3773, Miss_rate = 0.337, Pending_hits = 170, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10895, Miss = 3671, Miss_rate = 0.337, Pending_hits = 191, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11563, Miss = 3940, Miss_rate = 0.341, Pending_hits = 189, Reservation_fails = 600
	L1D_total_cache_accesses = 90501
	L1D_total_cache_misses = 30842
	L1D_total_cache_miss_rate = 0.3408
	L1D_total_cache_pending_hits = 1362
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1282, 1168, 1120, 788, 1248, 1324, 1428, 1170, 1296, 1245, 1221, 993, 1249, 1322, 1166, 1272, 
gpgpu_n_tot_thrd_icount = 5086240
gpgpu_n_tot_w_icount = 158945
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14631
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 141860
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41777	W0_Idle:526686	W0_Scoreboard:977177	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:20917
single_issue_nums: WS0:41552	WS1:39925	WS2:39120	WS3:38348	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 117048 {8:14631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 585240 {40:14631,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 327 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6250 	107 	74 	110 	91 	105 	172 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23872 	1732 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29826 	2521 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29445 	2661 	427 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	64 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        935       922       842       829      3361      3218    none      none      none      none      none      none      none      none      none      none  
dram[1]:        895       876       838       795      2667      3252    none      none      none      none      none      none      none      none      none      none  
dram[2]:        919       931       827       797      2670      2811    none      none      none      none      none      none      none      none      none      none  
dram[3]:        895       900       806       820      2976      2362    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       797      3076      3273    none      none      none      none      none      none      none      none      none      none  
dram[5]:        916       944       836       847      2685      2627    none      none      none      none      none      none      none      none      none      none  
dram[6]:        937       893       853       821      2876      3038    none      none      none      none      none      none      none      none      none      none  
dram[7]:        921       914       769       801      3182      3665    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       939       807       791      2902      2424    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       915       796       801      2916      2983    none      none      none      none      none      none      none      none      none      none  
dram[10]:        934       934       818       810      2658      2863    none      none      none      none      none      none      none      none      none      none  
dram[11]:        944       927       787       807      2828      2867    none      none      none      none      none      none      none      none      none      none  
dram[12]:        945       892       781       827       951      2365    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       916       800       825      2285      2805    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       890       799       786      2775      2526    none      none      none      none      none      none      none      none      none      none  
dram[15]:        894       929       801       812      2699      3365    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806768 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004745
n_activity=15990 dram_eff=0.02395
bk0: 64a 806869i bk1: 64a 806862i bk2: 64a 806945i bk3: 64a 806912i bk4: 28a 806968i bk5: 28a 806802i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000475 
total_CMD = 807157 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 805457 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 807157 
n_nop = 806768 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000636803
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806750 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.0004968
n_activity=15889 dram_eff=0.02524
bk0: 64a 806884i bk1: 64a 806813i bk2: 64a 806904i bk3: 64a 806807i bk4: 28a 806889i bk5: 28a 806911i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000497 
total_CMD = 807157 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 805309 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 807157 
n_nop = 806750 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806739 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0005104
n_activity=16006 dram_eff=0.02574
bk0: 64a 806916i bk1: 64a 806778i bk2: 64a 806840i bk3: 64a 806821i bk4: 28a 806837i bk5: 28a 806890i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000510 
total_CMD = 807157 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 805139 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 807157 
n_nop = 806739 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000873436
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806731 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005203
n_activity=15719 dram_eff=0.02672
bk0: 64a 806903i bk1: 64a 806859i bk2: 64a 806963i bk3: 64a 806840i bk4: 28a 806879i bk5: 28a 806923i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000520 
total_CMD = 807157 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 805386 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 807157 
n_nop = 806731 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806761 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004832
n_activity=15092 dram_eff=0.02584
bk0: 64a 806904i bk1: 64a 806716i bk2: 64a 806864i bk3: 64a 806880i bk4: 28a 806912i bk5: 28a 806860i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000483 
total_CMD = 807157 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 805237 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 807157 
n_nop = 806761 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000483 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0011683
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806733 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005179
n_activity=17220 dram_eff=0.02427
bk0: 64a 806895i bk1: 64a 806909i bk2: 64a 806970i bk3: 64a 806876i bk4: 28a 806786i bk5: 28a 806936i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116854
Bank_Level_Parallism_Col = 1.115991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160473
GrpLevelPara = 1.115991 

BW Util details:
bwutil = 0.000518 
total_CMD = 807157 
util_bw = 418 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 805377 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 807157 
n_nop = 806733 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000518 
Either_Row_CoL_Bus_Util = 0.000525 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000758217
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806754 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004918
n_activity=14610 dram_eff=0.02717
bk0: 64a 806821i bk1: 64a 806853i bk2: 64a 806908i bk3: 64a 806836i bk4: 28a 806758i bk5: 28a 806773i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000492 
total_CMD = 807157 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 805119 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 807157 
n_nop = 806754 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000499 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000794145
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806773 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004683
n_activity=14762 dram_eff=0.02561
bk0: 64a 806897i bk1: 64a 806831i bk2: 64a 806855i bk3: 64a 806955i bk4: 28a 806845i bk5: 28a 806904i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179234
Bank_Level_Parallism_Col = 1.177804
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.128995
GrpLevelPara = 1.177804 

BW Util details:
bwutil = 0.000468 
total_CMD = 807157 
util_bw = 378 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 805433 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 807157 
n_nop = 806773 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000970071
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806736 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0005142
n_activity=15848 dram_eff=0.02619
bk0: 64a 806945i bk1: 64a 806905i bk2: 64a 806902i bk3: 64a 806753i bk4: 28a 806869i bk5: 28a 806755i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000514 
total_CMD = 807157 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 805194 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 807157 
n_nop = 806736 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00100972
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806757 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004881
n_activity=15638 dram_eff=0.0252
bk0: 64a 806787i bk1: 64a 806908i bk2: 64a 806894i bk3: 64a 806882i bk4: 28a 806969i bk5: 28a 806727i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000488 
total_CMD = 807157 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 805186 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 807157 
n_nop = 806757 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111131
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806743 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0005055
n_activity=16335 dram_eff=0.02498
bk0: 64a 806838i bk1: 64a 806866i bk2: 64a 806932i bk3: 64a 806942i bk4: 28a 806753i bk5: 28a 806897i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159563
Bank_Level_Parallism_Col = 1.159452
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.173151
GrpLevelPara = 1.159452 

BW Util details:
bwutil = 0.000505 
total_CMD = 807157 
util_bw = 408 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 805327 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 807157 
n_nop = 806743 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000505 
Either_Row_CoL_Bus_Util = 0.000513 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0007545
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806749 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000498
n_activity=14850 dram_eff=0.02707
bk0: 64a 806780i bk1: 64a 806910i bk2: 64a 806918i bk3: 64a 806820i bk4: 28a 806700i bk5: 28a 806877i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000498 
total_CMD = 807157 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 805057 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 807157 
n_nop = 806749 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00117201
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806172 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001213
n_activity=25285 dram_eff=0.03872
bk0: 64a 806865i bk1: 64a 806855i bk2: 64a 806931i bk3: 64a 806824i bk4: 28a 799538i bk5: 28a 806624i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.019732
Bank_Level_Parallism_Col = 1.019643
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.834623
GrpLevelPara = 1.019643 

BW Util details:
bwutil = 0.001213 
total_CMD = 807157 
util_bw = 979 
Wasted_Col = 9106 
Wasted_Row = 0 
Idle = 797072 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 8296 
rwq = 0 
CCDLc_limit_alone = 8296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 807157 
n_nop = 806172 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001213 
Either_Row_CoL_Bus_Util = 0.001220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.299553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299553
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806726 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005265
n_activity=16794 dram_eff=0.02531
bk0: 64a 806893i bk1: 64a 806931i bk2: 64a 806862i bk3: 64a 806940i bk4: 28a 806891i bk5: 28a 806943i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000527 
total_CMD = 807157 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 805456 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 807157 
n_nop = 806726 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000763172
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806738 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0005117
n_activity=15787 dram_eff=0.02616
bk0: 64a 806859i bk1: 64a 806850i bk2: 64a 806716i bk3: 64a 806771i bk4: 28a 806818i bk5: 28a 806851i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000512 
total_CMD = 807157 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 804941 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 807157 
n_nop = 806738 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00122901
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=807157 n_nop=806756 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004894
n_activity=15749 dram_eff=0.02508
bk0: 64a 806887i bk1: 64a 806909i bk2: 64a 806964i bk3: 64a 806930i bk4: 28a 806901i bk5: 28a 806868i bk6: 0a 807157i bk7: 0a 807157i bk8: 0a 807157i bk9: 0a 807157i bk10: 0a 807157i bk11: 0a 807157i bk12: 0a 807157i bk13: 0a 807157i bk14: 0a 807157i bk15: 0a 807157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000489 
total_CMD = 807157 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 805505 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 807157 
n_nop = 806756 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00109025

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1028, Miss = 188, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1019, Miss = 187, Miss_rate = 0.184, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1010, Miss = 211, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1021, Miss = 185, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1016, Miss = 213, Miss_rate = 0.210, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1003, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1020, Miss = 205, Miss_rate = 0.201, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 999, Miss = 211, Miss_rate = 0.211, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1015, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1036, Miss = 202, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1043, Miss = 209, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1004, Miss = 198, Miss_rate = 0.197, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1006, Miss = 198, Miss_rate = 0.197, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1001, Miss = 191, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1026, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 995, Miss = 191, Miss_rate = 0.192, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 962, Miss = 207, Miss_rate = 0.215, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1007, Miss = 203, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 980, Miss = 198, Miss_rate = 0.202, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 975, Miss = 192, Miss_rate = 0.197, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1005, Miss = 208, Miss_rate = 0.207, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 993, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 982, Miss = 200, Miss_rate = 0.204, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1009, Miss = 201, Miss_rate = 0.199, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 987, Miss = 219, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1570, Miss = 755, Miss_rate = 0.481, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1005, Miss = 200, Miss_rate = 0.199, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 985, Miss = 215, Miss_rate = 0.218, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 962, Miss = 199, Miss_rate = 0.207, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 983, Miss = 206, Miss_rate = 0.210, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 996, Miss = 195, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1002, Miss = 193, Miss_rate = 0.193, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32645
L2_total_cache_misses = 6939
L2_total_cache_miss_rate = 0.2126
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14631
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32645
icnt_total_pkts_simt_to_mem=32645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32645
Req_Network_cycles = 138351
Req_Network_injected_packets_per_cycle =       0.2360 
Req_Network_conflicts_per_cycle =       0.0244
Req_Network_conflicts_per_cycle_util =       0.2418
Req_Bank_Level_Parallism =       2.3433
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0348
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0074

Reply_Network_injected_packets_num = 32645
Reply_Network_cycles = 138351
Reply_Network_injected_packets_per_cycle =        0.2360
Reply_Network_conflicts_per_cycle =        0.0707
Reply_Network_conflicts_per_cycle_util =       0.6500
Reply_Bank_Level_Parallism =       2.1692
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0295
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 95359 (inst/sec)
gpgpu_simulation_rate = 10642 (cycle/sec)
gpgpu_silicon_slowdown = 112760x
Processing kernel ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
-kernel name = _Z7Kernel2PbS_S_S_i
-kernel id = 16
-grid dim = (8,1,1)
-block dim = (512,1,1)
-shmem = 0
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f631d000000
-local mem base_addr = 0x00007f631b000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//bfs-rodinia-2.0-ft/__data_graph4096_txt___data_graph4096_result_txt/traces/kernel-16.traceg
launching kernel name: _Z7Kernel2PbS_S_S_i uid: 16
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
thread block = 7,0,0
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 4834
gpu_sim_insn = 49152
gpu_ipc =      10.1680
gpu_tot_sim_cycle = 143185
gpu_tot_sim_insn = 1288822
gpu_tot_ipc =       9.0011
gpu_tot_issued_cta = 128
gpu_occupancy = 31.7177% 
gpu_tot_occupancy = 19.8066% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0265
partiton_level_parallism_total  =       0.2289
partiton_level_parallism_util =       3.2821
partiton_level_parallism_util_total  =       2.3460
L2_BW  =       1.0168 GB/Sec
L2_BW_total  =       8.7892 GB/Sec
gpu_total_sim_rate=92058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11407, Miss = 3876, Miss_rate = 0.340, Pending_hits = 161, Reservation_fails = 687
	L1D_cache_core[1]: Access = 11611, Miss = 4017, Miss_rate = 0.346, Pending_hits = 158, Reservation_fails = 583
	L1D_cache_core[2]: Access = 11432, Miss = 3892, Miss_rate = 0.340, Pending_hits = 170, Reservation_fails = 657
	L1D_cache_core[3]: Access = 11162, Miss = 3870, Miss_rate = 0.347, Pending_hits = 157, Reservation_fails = 562
	L1D_cache_core[4]: Access = 11322, Miss = 3883, Miss_rate = 0.343, Pending_hits = 166, Reservation_fails = 641
	L1D_cache_core[5]: Access = 11205, Miss = 3789, Miss_rate = 0.338, Pending_hits = 170, Reservation_fails = 590
	L1D_cache_core[6]: Access = 10911, Miss = 3687, Miss_rate = 0.338, Pending_hits = 191, Reservation_fails = 535
	L1D_cache_core[7]: Access = 11579, Miss = 3956, Miss_rate = 0.342, Pending_hits = 189, Reservation_fails = 600
	L1D_total_cache_accesses = 90629
	L1D_total_cache_misses = 30970
	L1D_total_cache_miss_rate = 0.3417
	L1D_total_cache_pending_hits = 1362
	L1D_total_cache_reservation_fails = 4855
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5282
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9477
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 26
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4740
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 115
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1295, 1181, 1133, 801, 1261, 1337, 1441, 1183, 1309, 1258, 1234, 1006, 1262, 1335, 1179, 1285, 
gpgpu_n_tot_thrd_icount = 5139488
gpgpu_n_tot_w_icount = 160609
gpgpu_n_stall_shd_mem = 19224
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14759
gpgpu_n_mem_write_global = 18014
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 145956
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17097
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42329	W0_Idle:527062	W0_Scoreboard:985097	W1:40297	W2:18524	W3:12331	W4:7881	W5:5211	W6:3648	W7:2942	W8:2589	W9:2876	W10:2650	W11:2695	W12:3443	W13:2587	W14:2669	W15:1810	W16:1560	W17:1764	W18:945	W19:494	W20:302	W21:178	W22:162	W23:32	W24:20	W25:12	W26:8	W27:24	W28:72	W29:120	W30:146	W31:219	W32:22453
single_issue_nums: WS0:41968	WS1:40341	WS2:39536	WS3:38764	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118072 {8:14759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 720560 {40:18014,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 590360 {40:14759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 144112 {8:18014,}
maxmflatency = 852 
max_icnt2mem_latency = 140 
maxmrqlatency = 165 
max_icnt2sh_latency = 46 
averagemflatency = 327 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:6250 	107 	74 	110 	91 	105 	172 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24000 	1732 	7041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29954 	2521 	298 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29573 	2661 	427 	103 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	64 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5421      5422      6137      6129      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5415      5422      6117      6111      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5437      5441      6119      6117      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5414      5415      6144      6130      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5436      6138      6129      6134      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5434      5439      6154      6140      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5834      5416      6128      6119      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5443      5434      6145      6133      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5440      5424      6162      6130      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5439      5420      9666      6147      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5419      5449      6135      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5430      5427      6131      6153      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6548      5435      6125      6154      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5429      5430      6140      6142      5156      5172         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5430      6135      6131      6136      5162      5171         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5438      5437      6157      6136      5156      5172         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 61.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 79.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 81.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 72.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 69.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 84.000000 78.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 73.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 66.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 70.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 67.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 78.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 74.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 625.000000 98.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 94.000000 75.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 75.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 76.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 7030/96 = 73.229164
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        28        28         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4992
min_bank_accesses = 0!
chip skew: 312/312 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        33        38         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        51        38         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        53        47         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        44        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        41        37         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        56        50         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0        45        40         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0        38        28         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        42        61         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        39        43         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        50        46         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0        46        44         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0       597        70         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0        66        47         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0        47        54         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0        48        35         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2038
min_bank_accesses = 0!
chip skew: 667/66 = 10.11
average mf latency per bank:
dram[0]:        935       922       842       829      3376      3232    none      none      none      none      none      none      none      none      none      none  
dram[1]:        895       876       838       795      2679      3266    none      none      none      none      none      none      none      none      none      none  
dram[2]:        919       931       827       797      2681      2824    none      none      none      none      none      none      none      none      none      none  
dram[3]:        895       900       806       820      2989      2373    none      none      none      none      none      none      none      none      none      none  
dram[4]:        930       927       817       797      3090      3287    none      none      none      none      none      none      none      none      none      none  
dram[5]:        916       944       836       847      2696      2639    none      none      none      none      none      none      none      none      none      none  
dram[6]:        937       893       853       821      2889      3052    none      none      none      none      none      none      none      none      none      none  
dram[7]:        921       914       769       801      3196      3681    none      none      none      none      none      none      none      none      none      none  
dram[8]:        908       939       807       791      2915      2434    none      none      none      none      none      none      none      none      none      none  
dram[9]:        917       915       796       801      2930      2996    none      none      none      none      none      none      none      none      none      none  
dram[10]:        934       934       818       810      2670      2876    none      none      none      none      none      none      none      none      none      none  
dram[11]:        944       927       787       807      2840      2880    none      none      none      none      none      none      none      none      none      none  
dram[12]:        945       892       781       827       953      2375    none      none      none      none      none      none      none      none      none      none  
dram[13]:        918       916       800       825      2295      2818    none      none      none      none      none      none      none      none      none      none  
dram[14]:        949       890       799       786      2788      2537    none      none      none      none      none      none      none      none      none      none  
dram[15]:        894       929       801       812      2712      3380    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        711       719       720       714       648       646         0         0         0         0         0         0         0         0         0         0
dram[1]:        721       723       711       721       649       646         0         0         0         0         0         0         0         0         0         0
dram[2]:        724       721       724       724       648       646         0         0         0         0         0         0         0         0         0         0
dram[3]:        720       721       727       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[4]:        719       718       722       726       648       646         0         0         0         0         0         0         0         0         0         0
dram[5]:        722       721       712       716       649       646         0         0         0         0         0         0         0         0         0         0
dram[6]:        720       714       726       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[7]:        727       720       712       718       649       646         0         0         0         0         0         0         0         0         0         0
dram[8]:        723       720       720       716       648       646         0         0         0         0         0         0         0         0         0         0
dram[9]:        717       716       709       715       649       650         0         0         0         0         0         0         0         0         0         0
dram[10]:        721       721       729       729       648       646         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       721       720       726       649       646         0         0         0         0         0         0         0         0         0         0
dram[12]:        725       725       717       725       852       646         0         0         0         0         0         0         0         0         0         0
dram[13]:        719       724       724       722       649       646         0         0         0         0         0         0         0         0         0         0
dram[14]:        719       724       711       703       648       646         0         0         0         0         0         0         0         0         0         0
dram[15]:        720       724       708       716       649       646         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834971 n_act=6 n_pre=0 n_ref_event=0 n_req=383 n_rd=312 n_rd_L2_A=0 n_write=71 n_wr_bk=0 bw_util=0.0004585
n_activity=15990 dram_eff=0.02395
bk0: 64a 835072i bk1: 64a 835065i bk2: 64a 835148i bk3: 64a 835115i bk4: 28a 835171i bk5: 28a 835005i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984334
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.157059
Bank_Level_Parallism_Col = 1.142099
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110259
GrpLevelPara = 1.142099 

BW Util details:
bwutil = 0.000458 
total_CMD = 835360 
util_bw = 383 
Wasted_Col = 1317 
Wasted_Row = 0 
Idle = 833660 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 46 
RTWc_limit = 116 
CCDLc_limit = 775 
rwq = 0 
CCDLc_limit_alone = 775 
WTRc_limit_alone = 46 
RTWc_limit_alone = 116 

Commands details: 
total_CMD = 835360 
n_nop = 834971 
Read = 312 
Write = 71 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 383 
total_req = 383 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 383 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000458 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000615304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834953 n_act=6 n_pre=0 n_ref_event=0 n_req=401 n_rd=312 n_rd_L2_A=0 n_write=89 n_wr_bk=0 bw_util=0.00048
n_activity=15889 dram_eff=0.02524
bk0: 64a 835087i bk1: 64a 835016i bk2: 64a 835107i bk3: 64a 835010i bk4: 28a 835092i bk5: 28a 835114i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985037
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.155303
Bank_Level_Parallism_Col = 1.154555
Bank_Level_Parallism_Ready = 1.002494
write_to_read_ratio_blp_rw_average = 0.099241
GrpLevelPara = 1.154555 

BW Util details:
bwutil = 0.000480 
total_CMD = 835360 
util_bw = 401 
Wasted_Col = 1447 
Wasted_Row = 0 
Idle = 833512 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 27 
RTWc_limit = 72 
CCDLc_limit = 1003 
rwq = 0 
CCDLc_limit_alone = 1003 
WTRc_limit_alone = 27 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 835360 
n_nop = 834953 
Read = 312 
Write = 89 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 401 
total_req = 401 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 401 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000487 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00135271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834942 n_act=6 n_pre=0 n_ref_event=0 n_req=412 n_rd=312 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0004932
n_activity=16006 dram_eff=0.02574
bk0: 64a 835119i bk1: 64a 834981i bk2: 64a 835043i bk3: 64a 835024i bk4: 28a 835040i bk5: 28a 835093i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985437
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.125867
Bank_Level_Parallism_Col = 1.116683
Bank_Level_Parallism_Ready = 1.004854
write_to_read_ratio_blp_rw_average = 0.102781
GrpLevelPara = 1.116683 

BW Util details:
bwutil = 0.000493 
total_CMD = 835360 
util_bw = 412 
Wasted_Col = 1606 
Wasted_Row = 0 
Idle = 833342 

BW Util Bottlenecks: 
RCDc_limit = 589 
RCDWRc_limit = 0 
WTRc_limit = 29 
RTWc_limit = 81 
CCDLc_limit = 1105 
rwq = 0 
CCDLc_limit_alone = 1105 
WTRc_limit_alone = 29 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 835360 
n_nop = 834942 
Read = 312 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 412 
total_req = 412 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 412 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000843948
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834934 n_act=6 n_pre=0 n_ref_event=0 n_req=420 n_rd=312 n_rd_L2_A=0 n_write=108 n_wr_bk=0 bw_util=0.0005028
n_activity=15719 dram_eff=0.02672
bk0: 64a 835106i bk1: 64a 835062i bk2: 64a 835166i bk3: 64a 835043i bk4: 28a 835082i bk5: 28a 835126i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.126482
Bank_Level_Parallism_Col = 1.112620
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.100736
GrpLevelPara = 1.112620 

BW Util details:
bwutil = 0.000503 
total_CMD = 835360 
util_bw = 420 
Wasted_Col = 1351 
Wasted_Row = 0 
Idle = 833589 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 38 
RTWc_limit = 0 
CCDLc_limit = 892 
rwq = 0 
CCDLc_limit_alone = 892 
WTRc_limit_alone = 38 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 835360 
n_nop = 834934 
Read = 312 
Write = 108 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 420 
total_req = 420 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 420 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000503 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00168311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834964 n_act=6 n_pre=0 n_ref_event=0 n_req=390 n_rd=312 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004669
n_activity=15092 dram_eff=0.02584
bk0: 64a 835107i bk1: 64a 834919i bk2: 64a 835067i bk3: 64a 835083i bk4: 28a 835115i bk5: 28a 835063i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.143750
Bank_Level_Parallism_Col = 1.143006
Bank_Level_Parallism_Ready = 1.005128
write_to_read_ratio_blp_rw_average = 0.083507
GrpLevelPara = 1.143006 

BW Util details:
bwutil = 0.000467 
total_CMD = 835360 
util_bw = 390 
Wasted_Col = 1530 
Wasted_Row = 0 
Idle = 833440 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 3 
RTWc_limit = 75 
CCDLc_limit = 1094 
rwq = 0 
CCDLc_limit_alone = 1094 
WTRc_limit_alone = 3 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 835360 
n_nop = 834964 
Read = 312 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 390 
total_req = 390 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 390 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00112885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834936 n_act=6 n_pre=0 n_ref_event=0 n_req=418 n_rd=312 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0005004
n_activity=17220 dram_eff=0.02427
bk0: 64a 835098i bk1: 64a 835112i bk2: 64a 835173i bk3: 64a 835079i bk4: 28a 834989i bk5: 28a 835139i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985646
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.116854
Bank_Level_Parallism_Col = 1.115991
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.160473
GrpLevelPara = 1.115991 

BW Util details:
bwutil = 0.000500 
total_CMD = 835360 
util_bw = 418 
Wasted_Col = 1362 
Wasted_Row = 0 
Idle = 833580 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 36 
RTWc_limit = 157 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 754 
WTRc_limit_alone = 36 
RTWc_limit_alone = 147 

Commands details: 
total_CMD = 835360 
n_nop = 834936 
Read = 312 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 418 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000500 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000732618
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834957 n_act=6 n_pre=0 n_ref_event=0 n_req=397 n_rd=312 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004752
n_activity=14610 dram_eff=0.02717
bk0: 64a 835024i bk1: 64a 835056i bk2: 64a 835111i bk3: 64a 835039i bk4: 28a 834961i bk5: 28a 834976i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984887
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.172718
Bank_Level_Parallism_Col = 1.172075
Bank_Level_Parallism_Ready = 1.005038
write_to_read_ratio_blp_rw_average = 0.157080
GrpLevelPara = 1.172075 

BW Util details:
bwutil = 0.000475 
total_CMD = 835360 
util_bw = 397 
Wasted_Col = 1641 
Wasted_Row = 0 
Idle = 833322 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 61 
RTWc_limit = 286 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1007 
WTRc_limit_alone = 52 
RTWc_limit_alone = 286 

Commands details: 
total_CMD = 835360 
n_nop = 834957 
Read = 312 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 397 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000767334
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834976 n_act=6 n_pre=0 n_ref_event=0 n_req=378 n_rd=312 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004525
n_activity=14762 dram_eff=0.02561
bk0: 64a 835100i bk1: 64a 835034i bk2: 64a 835058i bk3: 64a 835158i bk4: 28a 835048i bk5: 28a 835107i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.179234
Bank_Level_Parallism_Col = 1.177804
Bank_Level_Parallism_Ready = 1.002645
write_to_read_ratio_blp_rw_average = 0.128995
GrpLevelPara = 1.177804 

BW Util details:
bwutil = 0.000452 
total_CMD = 835360 
util_bw = 378 
Wasted_Col = 1346 
Wasted_Row = 0 
Idle = 833636 

BW Util Bottlenecks: 
RCDc_limit = 585 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 144 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 885 
WTRc_limit_alone = 0 
RTWc_limit_alone = 144 

Commands details: 
total_CMD = 835360 
n_nop = 834976 
Read = 312 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 378 
total_req = 378 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 378 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00093732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834939 n_act=6 n_pre=0 n_ref_event=0 n_req=415 n_rd=312 n_rd_L2_A=0 n_write=103 n_wr_bk=0 bw_util=0.0004968
n_activity=15848 dram_eff=0.02619
bk0: 64a 835148i bk1: 64a 835108i bk2: 64a 835105i bk3: 64a 834956i bk4: 28a 835072i bk5: 28a 834958i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985542
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.134997
Bank_Level_Parallism_Col = 1.134831
Bank_Level_Parallism_Ready = 1.002410
write_to_read_ratio_blp_rw_average = 0.123085
GrpLevelPara = 1.134831 

BW Util details:
bwutil = 0.000497 
total_CMD = 835360 
util_bw = 415 
Wasted_Col = 1548 
Wasted_Row = 0 
Idle = 833397 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 30 
RTWc_limit = 181 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 30 
RTWc_limit_alone = 181 

Commands details: 
total_CMD = 835360 
n_nop = 834939 
Read = 312 
Write = 103 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 415 
total_req = 415 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 415 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000504 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000975627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834960 n_act=6 n_pre=0 n_ref_event=0 n_req=394 n_rd=312 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004717
n_activity=15638 dram_eff=0.0252
bk0: 64a 834990i bk1: 64a 835111i bk2: 64a 835097i bk3: 64a 835085i bk4: 28a 835172i bk5: 28a 834930i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984772
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.100457
Bank_Level_Parallism_Col = 1.099644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.140824
GrpLevelPara = 1.099644 

BW Util details:
bwutil = 0.000472 
total_CMD = 835360 
util_bw = 394 
Wasted_Col = 1577 
Wasted_Row = 0 
Idle = 833389 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 45 
RTWc_limit = 139 
CCDLc_limit = 980 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 31 
RTWc_limit_alone = 135 

Commands details: 
total_CMD = 835360 
n_nop = 834960 
Read = 312 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 394 
total_req = 394 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 394 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00107379
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834946 n_act=6 n_pre=0 n_ref_event=0 n_req=408 n_rd=312 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004884
n_activity=16335 dram_eff=0.02498
bk0: 64a 835041i bk1: 64a 835069i bk2: 64a 835135i bk3: 64a 835145i bk4: 28a 834956i bk5: 28a 835100i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.159563
Bank_Level_Parallism_Col = 1.159452
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.173151
GrpLevelPara = 1.159452 

BW Util details:
bwutil = 0.000488 
total_CMD = 835360 
util_bw = 408 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 833530 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 263 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 263 

Commands details: 
total_CMD = 835360 
n_nop = 834946 
Read = 312 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 408 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000488 
Either_Row_CoL_Bus_Util = 0.000496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000729027
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834952 n_act=6 n_pre=0 n_ref_event=0 n_req=402 n_rd=312 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004812
n_activity=14850 dram_eff=0.02707
bk0: 64a 834983i bk1: 64a 835113i bk2: 64a 835121i bk3: 64a 835023i bk4: 28a 834903i bk5: 28a 835080i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.113809
Bank_Level_Parallism_Col = 1.113604
Bank_Level_Parallism_Ready = 1.002488
write_to_read_ratio_blp_rw_average = 0.151790
GrpLevelPara = 1.113604 

BW Util details:
bwutil = 0.000481 
total_CMD = 835360 
util_bw = 402 
Wasted_Col = 1698 
Wasted_Row = 0 
Idle = 833260 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 63 
RTWc_limit = 180 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1051 
WTRc_limit_alone = 63 
RTWc_limit_alone = 180 

Commands details: 
total_CMD = 835360 
n_nop = 834952 
Read = 312 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 402 
total_req = 402 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 402 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00113245
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834375 n_act=6 n_pre=0 n_ref_event=0 n_req=979 n_rd=312 n_rd_L2_A=0 n_write=667 n_wr_bk=0 bw_util=0.001172
n_activity=25285 dram_eff=0.03872
bk0: 64a 835068i bk1: 64a 835058i bk2: 64a 835134i bk3: 64a 835027i bk4: 28a 827741i bk5: 28a 834827i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993871
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.019732
Bank_Level_Parallism_Col = 1.019643
Bank_Level_Parallism_Ready = 1.001022
write_to_read_ratio_blp_rw_average = 0.834623
GrpLevelPara = 1.019643 

BW Util details:
bwutil = 0.001172 
total_CMD = 835360 
util_bw = 979 
Wasted_Col = 9106 
Wasted_Row = 0 
Idle = 825275 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 380 
CCDLc_limit = 8296 
rwq = 0 
CCDLc_limit_alone = 8296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 380 

Commands details: 
total_CMD = 835360 
n_nop = 834375 
Read = 312 
Write = 667 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 979 
total_req = 979 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 979 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.001172 
Either_Row_CoL_Bus_Util = 0.001179 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.289439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289439
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834929 n_act=6 n_pre=0 n_ref_event=0 n_req=425 n_rd=312 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0005088
n_activity=16794 dram_eff=0.02531
bk0: 64a 835096i bk1: 64a 835134i bk2: 64a 835065i bk3: 64a 835143i bk4: 28a 835094i bk5: 28a 835146i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985882
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.121105
Bank_Level_Parallism_Col = 1.106659
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.121980
GrpLevelPara = 1.106659 

BW Util details:
bwutil = 0.000509 
total_CMD = 835360 
util_bw = 425 
Wasted_Col = 1276 
Wasted_Row = 0 
Idle = 833659 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 9 
RTWc_limit = 81 
CCDLc_limit = 753 
rwq = 0 
CCDLc_limit_alone = 753 
WTRc_limit_alone = 9 
RTWc_limit_alone = 81 

Commands details: 
total_CMD = 835360 
n_nop = 834929 
Read = 312 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 425 
total_req = 425 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 425 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000509 
Either_Row_CoL_Bus_Util = 0.000516 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000737407
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834941 n_act=6 n_pre=0 n_ref_event=0 n_req=413 n_rd=312 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004944
n_activity=15787 dram_eff=0.02616
bk0: 64a 835062i bk1: 64a 835053i bk2: 64a 834919i bk3: 64a 834974i bk4: 28a 835021i bk5: 28a 835054i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985472
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.123646
Bank_Level_Parallism_Col = 1.123474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.159882
GrpLevelPara = 1.123474 

BW Util details:
bwutil = 0.000494 
total_CMD = 835360 
util_bw = 413 
Wasted_Col = 1803 
Wasted_Row = 0 
Idle = 833144 

BW Util Bottlenecks: 
RCDc_limit = 588 
RCDWRc_limit = 0 
WTRc_limit = 125 
RTWc_limit = 218 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 1093 
WTRc_limit_alone = 121 
RTWc_limit_alone = 218 

Commands details: 
total_CMD = 835360 
n_nop = 834941 
Read = 312 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 413 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 413 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000494 
Either_Row_CoL_Bus_Util = 0.000502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00118751
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=835360 n_nop=834959 n_act=6 n_pre=0 n_ref_event=0 n_req=395 n_rd=312 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004729
n_activity=15749 dram_eff=0.02508
bk0: 64a 835090i bk1: 64a 835112i bk2: 64a 835167i bk3: 64a 835133i bk4: 28a 835104i bk5: 28a 835071i bk6: 0a 835360i bk7: 0a 835360i bk8: 0a 835360i bk9: 0a 835360i bk10: 0a 835360i bk11: 0a 835360i bk12: 0a 835360i bk13: 0a 835360i bk14: 0a 835360i bk15: 0a 835360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984810
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.136804
Bank_Level_Parallism_Col = 1.121966
Bank_Level_Parallism_Ready = 1.002532
write_to_read_ratio_blp_rw_average = 0.088592
GrpLevelPara = 1.121966 

BW Util details:
bwutil = 0.000473 
total_CMD = 835360 
util_bw = 395 
Wasted_Col = 1257 
Wasted_Row = 0 
Idle = 833708 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 15 
RTWc_limit = 44 
CCDLc_limit = 786 
rwq = 0 
CCDLc_limit_alone = 786 
WTRc_limit_alone = 15 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 835360 
n_nop = 834959 
Read = 312 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 395 
total_req = 395 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 395 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00105344

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1032, Miss = 188, Miss_rate = 0.182, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 1023, Miss = 187, Miss_rate = 0.183, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1014, Miss = 211, Miss_rate = 0.208, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[3]: Access = 1025, Miss = 185, Miss_rate = 0.180, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1020, Miss = 213, Miss_rate = 0.209, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1007, Miss = 197, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1024, Miss = 205, Miss_rate = 0.200, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1003, Miss = 211, Miss_rate = 0.210, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1019, Miss = 185, Miss_rate = 0.182, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1040, Miss = 202, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1047, Miss = 209, Miss_rate = 0.200, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 1008, Miss = 198, Miss_rate = 0.196, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[12]: Access = 1010, Miss = 198, Miss_rate = 0.196, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[13]: Access = 1005, Miss = 191, Miss_rate = 0.190, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[14]: Access = 1030, Miss = 184, Miss_rate = 0.179, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 999, Miss = 191, Miss_rate = 0.191, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 966, Miss = 207, Miss_rate = 0.214, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[17]: Access = 1011, Miss = 203, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 984, Miss = 198, Miss_rate = 0.201, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 979, Miss = 192, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1009, Miss = 208, Miss_rate = 0.206, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 997, Miss = 193, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 986, Miss = 200, Miss_rate = 0.203, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 1013, Miss = 201, Miss_rate = 0.198, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 991, Miss = 219, Miss_rate = 0.221, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 1574, Miss = 755, Miss_rate = 0.480, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 1009, Miss = 200, Miss_rate = 0.198, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 989, Miss = 215, Miss_rate = 0.217, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[28]: Access = 966, Miss = 199, Miss_rate = 0.206, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 987, Miss = 206, Miss_rate = 0.209, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[30]: Access = 1000, Miss = 195, Miss_rate = 0.195, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[31]: Access = 1006, Miss = 193, Miss_rate = 0.192, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 32773
L2_total_cache_misses = 6939
L2_total_cache_miss_rate = 0.2117
L2_total_cache_pending_hits = 108
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1248
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18014
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=32773
icnt_total_pkts_simt_to_mem=32773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32773
Req_Network_cycles = 143185
Req_Network_injected_packets_per_cycle =       0.2289 
Req_Network_conflicts_per_cycle =       0.0235
Req_Network_conflicts_per_cycle_util =       0.2412
Req_Bank_Level_Parallism =       2.3460
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0336
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 32773
Reply_Network_cycles = 143185
Reply_Network_injected_packets_per_cycle =        0.2289
Reply_Network_conflicts_per_cycle =        0.0683
Reply_Network_conflicts_per_cycle_util =       0.6483
Reply_Bank_Level_Parallism =       2.1721
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0035
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0286
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 92058 (inst/sec)
gpgpu_simulation_rate = 10227 (cycle/sec)
gpgpu_silicon_slowdown = 117336x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
