--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 79381 paths analyzed, 1986 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.633ns.
--------------------------------------------------------------------------------
Slack:                  8.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.470ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.470ns (2.888ns logic, 8.582ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.423ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (2.888ns logic, 8.535ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.423ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (2.917ns logic, 8.506ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.411ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D4      net (fanout=2)        1.037   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.411ns (3.017ns logic, 8.394ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  8.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.376ns (2.917ns logic, 8.459ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  8.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D4      net (fanout=2)        1.037   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (3.017ns logic, 8.347ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.364ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D4      net (fanout=2)        1.037   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (3.046ns logic, 8.318ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  8.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.353ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D1      net (fanout=2)        0.989   cpu16/alu16/M_add_sum[5]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.353ns (3.007ns logic, 8.346ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.317ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D4      net (fanout=2)        1.037   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.317ns (3.046ns logic, 8.271ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.306ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D1      net (fanout=2)        0.989   cpu16/alu16/M_add_sum[5]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.306ns (3.007ns logic, 8.299ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  8.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.306ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D1      net (fanout=2)        0.989   cpu16/alu16/M_add_sum[5]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.306ns (3.036ns logic, 8.270ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.269ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X15Y41.C2      net (fanout=2)        0.766   cpu16/alu16/M_add_sum[4]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.269ns (2.941ns logic, 8.328ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  8.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.259ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.BMUX    Tcinb                 0.310   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D1      net (fanout=2)        0.989   cpu16/alu16/M_add_sum[5]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.259ns (3.036ns logic, 8.223ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  8.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.222ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X15Y41.C2      net (fanout=2)        0.766   cpu16/alu16/M_add_sum[4]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.222ns (2.941ns logic, 8.281ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  8.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.222ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X15Y41.C2      net (fanout=2)        0.766   cpu16/alu16/M_add_sum[4]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.222ns (2.970ns logic, 8.252ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.AMUX    Tcina                 0.220   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X15Y41.C2      net (fanout=2)        0.766   cpu16/alu16/M_add_sum[4]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (2.970ns logic, 8.205ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  8.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D2      net (fanout=2)        0.783   cpu16/alu16/M_add_sum[6]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.116ns (2.976ns logic, 8.140ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  8.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.080ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.DMUX    Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C4      net (fanout=2)        0.588   cpu16/alu16/M_add_sum[3]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.080ns (2.933ns logic, 8.147ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.076ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y54.B4       net (fanout=2)        0.807   left_cond/M_ctr_q[13]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.076ns (2.888ns logic, 8.188ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  8.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.069ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D2      net (fanout=2)        0.783   cpu16/alu16/M_add_sum[6]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.069ns (2.976ns logic, 8.093ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.069ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D2      net (fanout=2)        0.783   cpu16/alu16/M_add_sum[6]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.069ns (3.005ns logic, 8.064ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  8.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.039ns (Levels of Logic = 9)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y42.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X14Y41.D3      net (fanout=2)        0.610   cpu16/alu16/M_add_sum[10]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.039ns (3.069ns logic, 7.970ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  8.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.DMUX    Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C4      net (fanout=2)        0.588   cpu16/alu16/M_add_sum[3]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.933ns logic, 8.100ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  8.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.DMUX    Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C4      net (fanout=2)        0.588   cpu16/alu16/M_add_sum[3]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.962ns logic, 8.071ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  8.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.029ns (Levels of Logic = 7)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y54.B4       net (fanout=2)        0.807   left_cond/M_ctr_q[13]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.CMUX    Topbc                 0.650   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C3      net (fanout=2)        1.023   cpu16/alu16/M_add_sum[2]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.029ns (2.917ns logic, 8.112ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  8.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.022ns (Levels of Logic = 8)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D2      net (fanout=2)        0.783   cpu16/alu16/M_add_sum[6]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.022ns (3.005ns logic, 8.017ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  8.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_13 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.017ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_13 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.BQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_13
    SLICE_X3Y54.B4       net (fanout=2)        0.807   left_cond/M_ctr_q[13]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.DMUX    Tcind                 0.320   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X14Y41.D4      net (fanout=2)        1.037   cpu16/alu16/M_add_sum[7]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.017ns (3.017ns logic, 8.000ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  8.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score2_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score2_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y42.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X14Y41.D3      net (fanout=2)        0.610   cpu16/alu16/M_add_sum[10]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X12Y38.AX      net (fanout=2)        0.783   cpu16/M_alu16_result[0]
    SLICE_X12Y38.CLK     Tdick                 0.085   M_cpu16_s2[2]
                                                       cpu16/score2_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.992ns (3.069ns logic, 7.923ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  8.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_12 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.992ns (Levels of Logic = 9)
  Clock Path Skew:      -0.128ns (0.590 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_12 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y56.AQ       Tcko                  0.476   left_cond/M_ctr_q[15]
                                                       left_cond/M_ctr_q_12
    SLICE_X3Y54.B2       net (fanout=2)        1.201   left_cond/M_ctr_q[12]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.COUT    Topcyb                0.483   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[3]
    SLICE_X12Y41.COUT    Tbyp                  0.093   cpu16/alu16/add/Madd_sumI_cy[7]
                                                       cpu16/alu16/add/Madd_sumI_cy<7>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   cpu16/alu16/add/Madd_sumI_cy[7]
    SLICE_X12Y42.CMUX    Tcinc                 0.279   cpu16/alu16/add/Madd_sumI_cy[11]
                                                       cpu16/alu16/add/Madd_sumI_cy<11>
    SLICE_X14Y41.D3      net (fanout=2)        0.610   cpu16/alu16/M_add_sum[10]
    SLICE_X14Y41.D       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result38
    SLICE_X14Y41.B1      net (fanout=1)        0.543   cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.992ns (3.098ns logic, 7.894ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  8.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               left_cond/M_ctr_q_9 (FF)
  Destination:          cpu16/score1_reg/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.986ns (Levels of Logic = 7)
  Clock Path Skew:      -0.129ns (0.590 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: left_cond/M_ctr_q_9 to cpu16/score1_reg/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y55.BQ       Tcko                  0.476   left_cond/M_ctr_q[11]
                                                       left_cond/M_ctr_q_9
    SLICE_X3Y54.B1       net (fanout=2)        1.154   left_cond/M_ctr_q[9]
    SLICE_X3Y54.B        Tilo                  0.259   out1_3
                                                       left_cond/out3
    SLICE_X3Y54.A1       net (fanout=2)        0.934   out2_3
    SLICE_X3Y54.A        Tilo                  0.259   out1_3
                                                       left_cond/out4
    SLICE_X4Y47.C2       net (fanout=1)        1.486   M_left_cond_out
    SLICE_X4Y47.CMUX     Tilo                  0.430   cpu16/Mmux_out102
                                                       cpu16/reg_mux8/Mmux_out10_G
                                                       cpu16/reg_mux8/Mmux_out10
    SLICE_X12Y40.B4      net (fanout=4)        1.939   cpu16/M_reg_mux8_out[1]
    SLICE_X12Y40.DMUX    Topbd                 0.695   cpu16/alu16/add/Madd_sumI_cy[3]
                                                       cpu16/alu16/add/Madd_sumI_lut<1>
                                                       cpu16/alu16/add/Madd_sumI_cy<3>
    SLICE_X15Y41.C4      net (fanout=2)        0.588   cpu16/alu16/M_add_sum[3]
    SLICE_X15Y41.C       Tilo                  0.259   cpu16/M_regs_q_15
                                                       cpu16/alu16/Mmux_result39
    SLICE_X14Y41.B2      net (fanout=1)        0.748   cpu16/alu16/Mmux_result310
    SLICE_X14Y41.B       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result319
    SLICE_X14Y41.A3      net (fanout=1)        0.468   cpu16/alu16/Mmux_result318
    SLICE_X14Y41.A       Tilo                  0.235   M_cpu16_out[0]
                                                       cpu16/alu16/Mmux_result320
    SLICE_X14Y38.AX      net (fanout=2)        0.707   cpu16/M_alu16_result[0]
    SLICE_X14Y38.CLK     Tdick                 0.114   M_cpu16_s1[3]
                                                       cpu16/score1_reg/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.986ns (2.962ns logic, 8.024ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: center_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: right_cond/M_sync_out/CLK
  Logical resource: right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[3]/CLK
  Logical resource: counter2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[7]/CLK
  Logical resource: counter2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[11]/CLK
  Logical resource: counter2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[15]/CLK
  Logical resource: counter2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter2/M_ctr_q[19]/CLK
  Logical resource: counter2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_20/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter2_value/CLK
  Logical resource: counter2/M_ctr_q_21/CK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_0/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter1/M_ctr_q[3]/CLK
  Logical resource: counter1/M_ctr_q_1/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.633|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 79381 paths, 0 nets, and 1768 connections

Design statistics:
   Minimum period:  11.633ns{1}   (Maximum frequency:  85.962MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 24 02:51:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



