Rajeevan Amirtharajah , Thucydides Xanthopoulos , Anantha Chandrakasan, Power scalable processing using distributed arithmetic, Proceedings of the 1999 international symposium on Low power electronics and design, p.170-175, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313911]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
T. K. Callaway and E. E. Swartzlander. 1992. Optimizing arithmetic elements for signal processing. In Proceedings of the Workshop on VLSI Sig. Processing. 91--100.
Gian Carlo Cardarilli , Marco Ottavi , Salvatore Pontarelli , Marco Re , Adelio Salsano, Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders, IEEE Transactions on Computers, v.55 n.5, p.534-540, May 2006[doi>10.1109/TC.2006.76]
Richard A. Davis, A checking arithmetic unit, Proceedings of the November 30--December 1, 1965, fall joint computer conference, part I, November 30-December 01, 1965, Las Vegas, Nevada[doi>10.1145/1463891.1463969]
S. S. Gorshe , B. Bose, A self-checking ALU design with efficient codes, Proceedings of the 14th IEEE VLSI Test Symposium, p.157, April 28-May 01, 1996
P. Hazucha, T. Karnik, J. Maiz, S. Walstra, B. Bloechel, J. Tschanz, G. Dermer, S. Hareland, P. Armstrong, and S. Borkar. 2003. Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-μ m to 90-nm generation. In IEEE International Electron Devices Meeting (IEDM'03) Technical Digest. 21.5.1--21.5.4.
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
M. Y. Hsiao and F. F. Sellers. 1963. The carry-dependent sum adder. IEEE Trans. Electronic Computers 12, 3, 265--268.
ITRS. 2011. International Technology Roadmap for Semiconductors. www.itrs.net/Links/2011ITRS/Home 2011.htm. (2011).
A. Iyer , D. Marculescu, Power aware microarchitecture resource scaling, Proceedings of the conference on Design, automation and test in Europe, p.190-196, March 2001, Munich, Germany
Stefanos Kaxiras , Margaret Martonosi, Computer Architecture Techniques for Power-Efficiency, Morgan and Claypool Publishers, 2008
C. Khedhiri, M. Karmani, B. Hamdi, and K. L. Man. 2012. A fault tolerant adder based on alternative computation. Int. J. Design, Analysis Tools Integrated Circuits Systems 3, 14--18.
S. Kumar and A. Aggarwal. 2006. Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06). 212--221.
Sumeet Kumar , Prateek Pujara , Aneesh Aggarwal, Bit-sliced datapath for energy-efficient high performance microprocessors, Proceedings of the 4th international conference on Power-Aware Computer Systems, December 05, 2004, Portland, OR[doi>10.1007/11574859_3]
Eren Kursun , Glenn Reinman , Suleyman Sair , Anahita Shayesteh , Tim Sherwood, Low-overhead core swapping for thermal management, Proceedings of the 4th international conference on Power-Aware Computer Systems, December 05, 2004, Portland, OR[doi>10.1007/11574859_4]
G. G. Langdon , C. K. Tang, Concurrent error detection for group look-ahead binary adders, IBM Journal of Research and Development, v.14 n.5, p.563-573, September 1970[doi>10.1147/rd.145.0563]
Hanho Lee, Power-Aware Scalable Pipelined Booth Multiplier, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E88-A n.11, p.3230-3234, November 2005[doi>10.1093/ietfec/e88-a.11.3230]
Ting-Wei Lin, Ming-Chung Lee, Fang-Ju Lin, and Herming Chiueh. 2005. A low power ALU cluster design for media streaming architecture. In Proceedings of the 48th Midwest Symposium on Circuits and Systems. 51--54.
J. -C. Lo , S. Thanawastien , T. R.N. Rao , M. Nicolaidis, An SFS Berger check prediction ALU and its application to self-checking processor designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.11 n.4, p.525-540, November 2006[doi>10.1109/43.125100]
Subhasish Mitra , Edward J. McCluskey, WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE?, Proceedings of the 2000 IEEE International Test Conference, p.985, October 03-05, 2000
José Monteiro , Srinivas Devadas , Pranav Ashar , Ashutosh Mauskar, Scheduling techniques to enable power management, Proceedings of the 33rd annual Design Automation Conference, p.349-352, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240584]
Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001[doi>10.1109/2.917539]
C. Nagendra, M. J. Irwin, and R. M. Owens. 1996. Area-time-power tradeoffs in parallel adders. IEEE Trans. Circuits Syst. Express Briefs 43, 10, 689--702.
A. Namazi, Y. Sedaghat, S. G. Miremadi, and A. Ejlali. 2009. A low-cost fault-tolerant technique for Carry Look-Ahead adder. In Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS'09). 217--222.
Behrooz Parhami, Computer arithmetic: algorithms and hardware designs, Oxford University Press, Oxford, 1999
Song Peng , Rajit Manohar, Fault Tolerant Asynchronous Adder through Dynamic Self-reconfiguration, Proceedings of the 2005 International Conference on Computer Design, p.171-179, October 02-05, 2005[doi>10.1109/ICCD.2005.56]
O. A. Pfänder, R. Nopper, H.-J. Pfleiderer, S. Zhou, and A. Bermak. 2008. Comparison of reconfigurable structures for flexible word-length multiplication. Adv Radio Sci. 6, 113--118.
S. Purohit, S. R. Chalamalasetti, and M. Margala. 2010. Low overhead soft error detection and correction scheme for reconfigurable pipelined data paths. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems. 59--65.
J. M. Rabaey and M. Pedram. 1996. Low Power Design Methodologies. Kluwer Academic Publishers.
R. M. Seepers, C. Strydis, and G. N. Gaydadjiev. 2012. Architecture-level fault-tolerance for biomedical implants. In Proceedings of the International Conference on Embedded Computer Systems. 104--112.
Simon Segars, ARM7TDMI Power Consumption, IEEE Micro, v.17 n.4, p.12-19, July 1997[doi>10.1109/40.612178]
Frederick F. Sellers, Muyue Xiao, and Leroy W. Bearnson. 1968. Error Detecting Logic for Digital Computers. McGraw-Hill.
Aviral Shrivastava , Deepa Kannan , Sarvesh Bhardwaj , Sarma Vrudhula, Reducing functional unit power consumption and its variation using leakage sensors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.6, p.988-997, June 2010[doi>10.1109/TVLSI.2009.2019082]
C. W. Slayman. 2005. Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations. IEEE Trans. Device Mater. Reliab. 5, 3, 397--404.
C. Strydis. 2011. Universal processor architecture for biomedical implants: The SiMS Project. Ph.D. dissertation, Delft University of Technology, Delft, The Netherlands.
Christos Strydis, Georgi N. Gaydadjiev, and Stamatis Vassiliadis. 2006. A new digital architecture for reliable, ultra-low-power systems. In Proceedings of the 17th Annual Workshop on Circuits, Systems and Signal Processing. 350--355.
V. Tiwari , S. Malik , P. Ashar, Guarded evaluation: pushing power management to logic synthesis/design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.1051-1060, November 2006[doi>10.1109/43.728924]
Whitney J. Townsend , Jacob A. Abraham , Earl E. Swartzlander, Jr., Quadruple Time Redundancy Adders, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.250, November 03-05, 2003
Milena Vratonjic , Bart R. Zeydel , Vojin G. Oklobdzija, Low- and Ultra Low-Power Arithmetic Units: Design and Comparison, Proceedings of the 2005 International Conference on Computer Design, p.249-252, October 02-05, 2005[doi>10.1109/ICCD.2005.71]
