// Seed: 3603583701
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2
);
  wire id_4;
  wire id_5;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wor id_12
);
  always @* begin
    disable id_14;
  end
  module_0(
      id_0, id_11, id_5
  );
endmodule
