
===========================================================
== Synthesis results for tdf4 layer implementations
===========================================================

Implementation: r1_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o1

Total latency (raw)  : 61,817,207 cycles
Total latency (true) : 61,817,207 cycles
Estimated total latency: 61,817,756 cycles
Estimation error: 0.00%

Cost info:
bram: 2.22%
dsp: 1.05%
ff: 0.70%
lut: 1.35%
uram: 2.50%
Total cost: 0.078

Subfunction latencies:
tdf4_l2_writeOutputs3: 48 cycles
tdf4_accum_1: 139 cycles
tdf4_readInputs7: 78 cycles
tdf4_adjust: 22 cycles
tdf4_dot_product: 153 cycles
tdf4_accum_2: 81 cycles
tdf4_readFilters6: 147 cycles
tdf4_l2_multiply4: 24 cycles


Implementation: r1_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o2

Total latency (raw)  : 71,049,391 cycles
Total latency (true) : 71,049,391 cycles
Estimated total latency: 30,909,340 cycles
Estimation error: 56.50%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 2.71%
dsp: 1.49%
ff: 0.96%
lut: 1.75%
uram: 2.50%
Total cost: 0.094

Subfunction latencies:
tdf4_l2_writeOutputs: 48 cycles
tdf4_accum_1: 139 cycles
tdf4_readInputs7: 78 cycles
tdf4_adjust: 25 cycles
tdf4_dot_product: 153 cycles
tdf4_l2_accum: 353 cycles
tdf4_accum_2: 81 cycles
tdf4_readFilters6: 147 cycles
tdf4_l2_multiply4: 40 cycles


Implementation: r1_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o4

Total latency (raw)  : 33,919,168 cycles
Total latency (true) : 33,919,168 cycles
Estimated total latency: 15,455,132 cycles
Estimation error: 54.44%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.68%
dsp: 2.28%
ff: 1.38%
lut: 2.46%
uram: 2.50%
Total cost: 0.123

Subfunction latencies:
tdf4_l2_writeOutputs: 48 cycles
tdf4_adjust: 27 cycles
tdf4_accum_1: 139 cycles
tdf4_readInputs7: 78 cycles
tdf4_dot_product: 153 cycles
tdf4_l2_accum: 337 cycles
tdf4_readFilters6: 148 cycles
tdf4_accum_2: 81 cycles
tdf4_l2_multiply4: 72 cycles


Implementation: r1_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o8

Total latency (raw)  : 16,558,281 cycles
Total latency (true) : 16,558,281 cycles
Estimated total latency: 7,728,028 cycles
Estimation error: 53.33%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 5.07%
dsp: 3.95%
ff: 2.21%
lut: 4.01%
uram: 2.50%
Total cost: 0.177

Subfunction latencies:
tdf4_adjust: 31 cycles
tdf4_dot_product: 153 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_accum: 329 cycles
tdf4_accum_1: 139 cycles
tdf4_readInputs7: 78 cycles
tdf4_readFilters6: 149 cycles
tdf4_l2_multiply4: 72 cycles
tdf4_accum_2: 81 cycles


Implementation: r1_o16
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o16

Total latency (raw)  : 8,178,892 cycles
Total latency (true) : 8,178,892 cycles
Estimated total latency: 3,864,476 cycles
Estimation error: 52.75%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.29%
dsp: 7.28%
ff: 3.86%
lut: 7.32%
uram: 2.50%
Total cost: 0.283

Subfunction latencies:
tdf4_adjust: 40 cycles
tdf4_dot_product: 153 cycles
tdf4_l2_accum: 325 cycles
tdf4_readFilters6: 148 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_accum_1: 139 cycles
tdf4_l2_multiply4: 72 cycles
tdf4_readInputs7: 78 cycles
tdf4_accum_2: 81 cycles


Implementation: r1_o32
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r1_o32

Total latency (raw)  : 8,103,705 cycles
Total latency (true) : 8,103,705 cycles
Estimated total latency: 3,639,500 cycles
Estimation error: 55.09%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 10.62%
dsp: 12.89%
ff: 6.93%
lut: 15.64%
uram: 2.50%
Total cost: 0.486

Subfunction latencies:
tdf4_adjust: 90 cycles
tdf4_dot_product: 153 cycles
tdf4_readFilters6: 148 cycles
tdf4_l2_accum: 645 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_multiply4: 136 cycles
tdf4_accum_1: 139 cycles
tdf4_readInputs7: 78 cycles
tdf4_accum_2: 81 cycles


Implementation: r2_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r2_o1

Total latency (raw)  : 33,317,132 cycles
Total latency (true) : 33,317,132 cycles
Estimated total latency: 32,915,948 cycles
Estimation error: 1.20%

Cost info:
bram: 2.36%
dsp: 1.32%
ff: 0.88%
lut: 1.82%
uram: 2.50%
Total cost: 0.089

Subfunction latencies:
tdf4_accum_1: 82 cycles
tdf4_readInputs7: 78 cycles
tdf4_l2_writeOutputs3: 48 cycles
tdf4_adjust: 22 cycles
tdf4_dot_product: 81 cycles
tdf4_accum_2: 19 cycles
tdf4_accum_3: 81 cycles
tdf4_readFilters6: 75 cycles
tdf4_l2_multiply4: 24 cycles


Implementation: r2_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r2_o2

Total latency (raw)  : 35,725,485 cycles
Total latency (true) : 35,725,485 cycles
Estimated total latency: 16,458,220 cycles
Estimation error: 53.93%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.26%
dsp: 2.11%
ff: 1.29%
lut: 2.41%
uram: 2.50%
Total cost: 0.116

Subfunction latencies:
tdf4_accum_1: 82 cycles
tdf4_readInputs7: 78 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_adjust: 25 cycles
tdf4_dot_product: 81 cycles
tdf4_l2_accum: 177 cycles
tdf4_accum_2: 19 cycles
tdf4_accum_3: 81 cycles
tdf4_readFilters6: 75 cycles
tdf4_l2_multiply4: 40 cycles


Implementation: r2_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r2_o4

Total latency (raw)  : 17,060,021 cycles
Total latency (true) : 17,060,021 cycles
Estimated total latency: 8,229,356 cycles
Estimation error: 51.76%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 4.79%
dsp: 3.60%
ff: 2.03%
lut: 3.54%
uram: 2.50%
Total cost: 0.165

Subfunction latencies:
tdf4_accum_1: 82 cycles
tdf4_readInputs7: 78 cycles
tdf4_dot_product: 81 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_accum: 169 cycles
tdf4_adjust: 27 cycles
tdf4_readFilters6: 76 cycles
tdf4_l2_multiply4: 40 cycles
tdf4_accum_2: 19 cycles
tdf4_accum_3: 81 cycles


Implementation: r2_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r2_o8

Total latency (raw)  : 8,329,401 cycles
Total latency (true) : 8,329,401 cycles
Estimated total latency: 4,114,924 cycles
Estimation error: 50.60%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.29%
dsp: 6.58%
ff: 3.46%
lut: 5.83%
uram: 2.50%
Total cost: 0.257

Subfunction latencies:
tdf4_dot_product: 81 cycles
tdf4_l2_accum: 165 cycles
tdf4_accum_1: 82 cycles
tdf4_adjust: 31 cycles
tdf4_readInputs7: 78 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_readFilters6: 76 cycles
tdf4_l2_multiply4: 40 cycles
tdf4_accum_2: 19 cycles
tdf4_accum_3: 81 cycles


Implementation: r2_o16
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r2_o16

Total latency (raw)  : 8,178,855 cycles
Total latency (true) : 8,178,855 cycles
Estimated total latency: 3,663,724 cycles
Estimation error: 55.20%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 10.62%
dsp: 10.09%
ff: 5.16%
lut: 9.35%
uram: 2.50%
Total cost: 0.377

Subfunction latencies:
tdf4_dot_product: 81 cycles
tdf4_adjust: 40 cycles
tdf4_l2_accum: 325 cycles
tdf4_accum_1: 82 cycles
tdf4_readFilters6: 76 cycles
tdf4_readInputs7: 78 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_multiply4: 72 cycles
tdf4_accum_2: 161 cycles


Implementation: r4_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o1

Total latency (raw)  : 25,690,300 cycles
Total latency (true) : 25,690,300 cycles
Estimated total latency: 18,465,044 cycles
Estimation error: 28.12%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 2.36%
dsp: 1.84%
ff: 1.18%
lut: 2.21%
uram: 2.50%
Total cost: 0.101

Subfunction latencies:
tdf4_accum_1: 63 cycles
tdf4_l2_writeOutputs3: 48 cycles
tdf4_accum_2: 41 cycles
tdf4_dot_product: 45 cycles
tdf4_readInputs8: 41 cycles
tdf4_adjust: 22 cycles
tdf4_accum_3: 15 cycles
tdf4_accum_4: 37 cycles
tdf4_readFilters7: 39 cycles
tdf4_l2_multiply4: 24 cycles


Implementation: r4_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o2

Total latency (raw)  : 18,063,522 cycles
Total latency (true) : 18,063,522 cycles
Estimated total latency: 9,232,660 cycles
Estimation error: 48.89%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.40%
dsp: 3.42%
ff: 2.01%
lut: 3.58%
uram: 2.50%
Total cost: 0.149

Subfunction latencies:
tdf4_accum_1: 63 cycles
tdf4_dot_product: 45 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_accum: 89 cycles
tdf4_accum_2: 41 cycles
tdf4_adjust: 25 cycles
tdf4_readInputs7: 41 cycles
tdf4_accum_3: 15 cycles
tdf4_l2_multiply4: 24 cycles
tdf4_accum_4: 37 cycles
tdf4_readFilters6: 39 cycles


Implementation: r4_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o4

Total latency (raw)  : 8,630,439 cycles
Total latency (true) : 8,630,439 cycles
Estimated total latency: 4,616,468 cycles
Estimation error: 46.51%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 4.93%
dsp: 6.23%
ff: 3.47%
lut: 6.12%
uram: 2.50%
Total cost: 0.232

Subfunction latencies:
tdf4_accum_1: 63 cycles
tdf4_dot_product: 45 cycles
tdf4_l2_accum: 85 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_adjust: 27 cycles
tdf4_accum_2: 42 cycles
tdf4_readInputs7: 41 cycles
tdf4_l2_multiply4: 24 cycles
tdf4_accum_3: 15 cycles
tdf4_readFilters6: 39 cycles
tdf4_accum_4: 37 cycles


Implementation: r4_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r4_o8

Total latency (raw)  : 8,329,342 cycles
Total latency (true) : 8,329,342 cycles
Estimated total latency: 3,713,468 cycles
Estimation error: 55.42%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 6.32%
dsp: 10.09%
ff: 5.24%
lut: 9.30%
uram: 2.50%
Total cost: 0.334

Subfunction latencies:
tdf4_dot_product: 45 cycles
tdf4_accum_1: 63 cycles
tdf4_l2_accum: 165 cycles
tdf4_adjust: 31 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_accum_2: 41 cycles
tdf4_l2_multiply4: 40 cycles
tdf4_readInputs7: 41 cycles
tdf4_readFilters6: 39 cycles
tdf4_accum_3: 81 cycles


Implementation: r8_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r8_o1

Total latency (raw)  : 19,669,092 cycles
Total latency (true) : 19,669,092 cycles
Estimated total latency: 11,239,592 cycles
Estimation error: 42.86%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 1.88%
dsp: 3.33%
ff: 1.65%
lut: 2.19%
uram: 2.50%
Total cost: 0.115

Subfunction latencies:
tdf4_accum_1: 28 cycles
tdf4_accum_2: 24 cycles
tdf4_dot_product: 27 cycles
tdf4_l2_writeOutputs3: 48 cycles
tdf4_accum_3: 22 cycles
tdf4_readInputs8: 23 cycles
tdf4_adjust: 22 cycles
tdf4_accum_4: 15 cycles
tdf4_readFilters7: 21 cycles
tdf4_l2_multiply4: 24 cycles


Implementation: r8_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r8_o2

Total latency (raw)  : 18,063,464 cycles
Total latency (true) : 18,063,464 cycles
Estimated total latency: 5,619,880 cycles
Estimation error: 68.89%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 2.71%
dsp: 6.40%
ff: 2.90%
lut: 3.47%
uram: 2.50%
Total cost: 0.180

Subfunction latencies:
tdf4_accum_1: 28 cycles
tdf4_dot_product: 27 cycles
tdf4_accum_2: 24 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_accum: 89 cycles
tdf4_accum_3: 22 cycles
tdf4_adjust: 25 cycles
tdf4_readInputs7: 23 cycles
tdf4_l2_multiply4: 24 cycles
tdf4_accum_4: 15 cycles
tdf4_readFilters6: 21 cycles


Implementation: r8_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r8_o4

Total latency (raw)  : 8,630,378 cycles
Total latency (true) : 8,630,378 cycles
Estimated total latency: 3,813,604 cycles
Estimation error: 55.81%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.82%
dsp: 11.14%
ff: 4.80%
lut: 5.82%
uram: 2.50%
Total cost: 0.281

Subfunction latencies:
tdf4_dot_product: 27 cycles
tdf4_accum_1: 36 cycles
tdf4_l2_accum: 85 cycles
tdf4_accum_2: 24 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_adjust: 27 cycles
tdf4_readInputs7: 23 cycles
tdf4_l2_multiply4: 24 cycles
tdf4_accum_3: 23 cycles
tdf4_readFilters6: 21 cycles


Implementation: r16_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r16_o1

Total latency (raw)  : 19,669,065 cycles
Total latency (true) : 19,669,065 cycles
Estimated total latency: 10,436,764 cycles
Estimation error: 46.94%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 2.15%
dsp: 6.05%
ff: 2.57%
lut: 2.96%
uram: 2.50%
Total cost: 0.162

Subfunction latencies:
tdf4_accum_1: 24 cycles
tdf4_accum_2: 22 cycles
tdf4_dot_product: 17 cycles
tdf4_accum_3: 21 cycles
tdf4_l2_writeOutputs3: 48 cycles
tdf4_adjust: 22 cycles
tdf4_readInputs8: 13 cycles
tdf4_accum_4: 15 cycles
tdf4_l2_multiply4: 16 cycles
tdf4_readFilters7: 12 cycles


Implementation: r16_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf4/r16_o2

Total latency (raw)  : 18,063,464 cycles
Total latency (true) : 18,063,464 cycles
Estimated total latency: 5,218,460 cycles
Estimation error: 71.11%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.12%
dsp: 11.67%
ff: 4.77%
lut: 5.24%
uram: 2.50%
Total cost: 0.273

Subfunction latencies:
tdf4_accum_1: 24 cycles
tdf4_dot_product: 17 cycles
tdf4_accum_2: 22 cycles
tdf4_accum_3: 21 cycles
tdf4_l2_writeOutputs: 48 cycles
tdf4_l2_accum: 89 cycles
tdf4_adjust: 25 cycles
tdf4_readInputs7: 13 cycles
tdf4_accum_4: 15 cycles
tdf4_l2_multiply4: 24 cycles
tdf4_readFilters6: 12 cycles
