#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 21 19:56:43 2017
# Process ID: 792
# Current directory: C:/Users/Yryskul/Desktop/term_project_/term_project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5192 C:\Users\Yryskul\Desktop\term_project_\term_project_2\term_project.xpr
# Log file: C:/Users/Yryskul/Desktop/term_project_/term_project_2/vivado.log
# Journal file: C:/Users/Yryskul/Desktop/term_project_/term_project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.srcs/sim_1/new/test_bench_lfsr.sv w ]
add_files -fileset sim_1 C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.srcs/sim_1/new/test_bench_lfsr.sv
update_compile_order -fileset sim_1
open_project {D:/Installed programs/Verilog projects/counter_3_bit/counter_3_bit.xpr}
update_compile_order -fileset sources_1
current_project term_project
launch_simulation
source PlayController.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RandomController [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source PlayController.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PlayController [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_bench_lfsr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RandomController [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PlayController [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PlayController [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
create_project lfsr_test C:/Users/Yryskul/Desktop/term_project_/lfsr_test -part xc7a35tcpg236-1
current_project counter_3_bit
close_project
add_files -norecurse C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.srcs/sources_1/new/RandomController.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Yryskul/Desktop/term_project_/term_project_2/term_project.srcs/sim_1/new/test_bench_lfsr.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
current_project term_project
close_sim
close_project
