"STRUCTURAL"

//Verilog
module mux2x1( input I0,I1,S,output Y);
    wire w1,w2,w3;not(w1,S);
    and(w2,I0,w1);
    and(w3,I1,S);
    or(Y,w2,w3);
endmodule

//Test Bench
initial begin
    I0=0;
    I1 = 1;
    S=0;
end
    always #100 I0 = ~I0;
    always #100 I1=~I1
    always #20 s=~s;
endmodule

