Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/ise project/CPU_3/test_isim_beh.exe" -prj "F:/ise project/CPU_3/test_beh.prj" "work.test" "work.glbl" 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ise project/CPU_3/CPU.v" into library work
Analyzing Verilog file "F:/ise project/CPU_3/test.v" into library work
Analyzing Verilog file "F:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/ise project/CPU_3/test.v" Line 38: Port DATA is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 179468 KB
Fuse CPU Usage: 515 ms
Compiling module NPC
Compiling module PC
Compiling module MAR
Compiling module IF_ID
Compiling module RegisterFile
Compiling module ZeroSignExtend
Compiling module ID_EX
Compiling module ALU
Compiling module EX_MEM
Compiling module MDR
Compiling module MEM_WB
Compiling module WB
Compiling module CPU
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable F:/ise project/CPU_3/test_isim_beh.exe
Fuse Memory Usage: 185804 KB
Fuse CPU Usage: 639 ms
