
GPIO_DriverDevelopment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e40  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000fc8  08000fc8  00002020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000fc8  08000fc8  00002020  2**0
                  CONTENTS
  4 .ARM          00000000  08000fc8  08000fc8  00002020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000fc8  08000fc8  00002020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fc8  08000fc8  00001fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000fcc  08000fcc  00001fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08000fd0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002020  2**0
                  CONTENTS
 10 .bss          00000064  20000020  20000020  00002020  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000084  20000084  00002020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002020  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001715  00000000  00000000  00002050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005b4  00000000  00000000  00003765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b8  00000000  00000000  00003d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000145  00000000  00000000  00003ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002898  00000000  00000000  0000401d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002226  00000000  00000000  000068b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a2f0  00000000  00000000  00008adb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00012dcb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000678  00000000  00000000  00012e10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00013488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000fb0 	.word	0x08000fb0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08000fb0 	.word	0x08000fb0

080001c8 <delay>:

uint8_t rcv_buf[32];


void delay(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i<500000/2; i++)
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>
	{

	}
}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ee:	4770      	bx	lr
 80001f0:	0003d08f 	.word	0x0003d08f

080001f4 <I2C1_GPIOInits>:
/*
 * SCL --> PB6
 * SDA --> PB7
 */
void I2C1_GPIOInits(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b084      	sub	sp, #16
 80001f8:	af00      	add	r7, sp, #0
	GPIO_Handle_t I2CPins;

	I2CPins.pGPIOx = GPIOB;
 80001fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000230 <I2C1_GPIOInits+0x3c>)
 80001fc:	607b      	str	r3, [r7, #4]
	I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001fe:	2302      	movs	r3, #2
 8000200:	727b      	strb	r3, [r7, #9]
	I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 8000202:	2301      	movs	r3, #1
 8000204:	733b      	strb	r3, [r7, #12]
	I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4;
 8000206:	2304      	movs	r3, #4
 8000208:	737b      	strb	r3, [r7, #13]
	I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800020a:	2302      	movs	r3, #2
 800020c:	72bb      	strb	r3, [r7, #10]

	//SCL
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_6;
 800020e:	2306      	movs	r3, #6
 8000210:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	4618      	mov	r0, r3
 8000216:	f000 f9b5 	bl	8000584 <GPIO_Init>

	//SDA
	I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 800021a:	2307      	movs	r3, #7
 800021c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&I2CPins);
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4618      	mov	r0, r3
 8000222:	f000 f9af 	bl	8000584 <GPIO_Init>


}
 8000226:	bf00      	nop
 8000228:	3710      	adds	r7, #16
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40020400 	.word	0x40020400

08000234 <I2C1_Inits>:

void I2C1_Inits(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	I2C1Handle.pI2Cx = I2C1;
 8000238:	4b09      	ldr	r3, [pc, #36]	@ (8000260 <I2C1_Inits+0x2c>)
 800023a:	4a0a      	ldr	r2, [pc, #40]	@ (8000264 <I2C1_Inits+0x30>)
 800023c:	601a      	str	r2, [r3, #0]

	I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE;
 800023e:	4b08      	ldr	r3, [pc, #32]	@ (8000260 <I2C1_Inits+0x2c>)
 8000240:	2201      	movs	r2, #1
 8000242:	725a      	strb	r2, [r3, #9]
	I2C1Handle.I2C_Config.I2C_DeviceAddress = MY_DEVICE_ADDRESS;
 8000244:	4b06      	ldr	r3, [pc, #24]	@ (8000260 <I2C1_Inits+0x2c>)
 8000246:	2261      	movs	r2, #97	@ 0x61
 8000248:	721a      	strb	r2, [r3, #8]
	I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2;
 800024a:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <I2C1_Inits+0x2c>)
 800024c:	2200      	movs	r2, #0
 800024e:	815a      	strh	r2, [r3, #10]
	I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM;
 8000250:	4b03      	ldr	r3, [pc, #12]	@ (8000260 <I2C1_Inits+0x2c>)
 8000252:	4a05      	ldr	r2, [pc, #20]	@ (8000268 <I2C1_Inits+0x34>)
 8000254:	605a      	str	r2, [r3, #4]

	I2C_Init(&I2C1Handle);
 8000256:	4802      	ldr	r0, [pc, #8]	@ (8000260 <I2C1_Inits+0x2c>)
 8000258:	f000 fc26 	bl	8000aa8 <I2C_Init>

}
 800025c:	bf00      	nop
 800025e:	bd80      	pop	{r7, pc}
 8000260:	2000003c 	.word	0x2000003c
 8000264:	40005400 	.word	0x40005400
 8000268:	000186a0 	.word	0x000186a0

0800026c <GPIO_ButtonInit>:

void 	GPIO_ButtonInit()
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b086      	sub	sp, #24
 8000270:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn, GpioLed;

	//this is button GPIO configuration
	GPIOBtn.pGPIOx = GPIOA;
 8000272:	4b15      	ldr	r3, [pc, #84]	@ (80002c8 <GPIO_ButtonInit+0x5c>)
 8000274:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000276:	2300      	movs	r3, #0
 8000278:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800027a:	2300      	movs	r3, #0
 800027c:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800027e:	2302      	movs	r3, #2
 8000280:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 8000282:	2300      	movs	r3, #0
 8000284:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOA, ENABLE);
 8000286:	2101      	movs	r1, #1
 8000288:	480f      	ldr	r0, [pc, #60]	@ (80002c8 <GPIO_ButtonInit+0x5c>)
 800028a:	f000 f893 	bl	80003b4 <GPIO_PeriClockControl>
	GPIO_Init(&GPIOBtn);
 800028e:	f107 030c 	add.w	r3, r7, #12
 8000292:	4618      	mov	r0, r3
 8000294:	f000 f976 	bl	8000584 <GPIO_Init>

	GpioLed.pGPIOx = GPIOD;
 8000298:	4b0c      	ldr	r3, [pc, #48]	@ (80002cc <GPIO_ButtonInit+0x60>)
 800029a:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800029c:	230c      	movs	r3, #12
 800029e:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002a0:	2301      	movs	r3, #1
 80002a2:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002a4:	2302      	movs	r3, #2
 80002a6:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80002a8:	2301      	movs	r3, #1
 80002aa:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 80002ac:	2300      	movs	r3, #0
 80002ae:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD, ENABLE);
 80002b0:	2101      	movs	r1, #1
 80002b2:	4806      	ldr	r0, [pc, #24]	@ (80002cc <GPIO_ButtonInit+0x60>)
 80002b4:	f000 f87e 	bl	80003b4 <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 80002b8:	463b      	mov	r3, r7
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 f962 	bl	8000584 <GPIO_Init>

}
 80002c0:	bf00      	nop
 80002c2:	3718      	adds	r7, #24
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40020000 	.word	0x40020000
 80002cc:	40020c00 	.word	0x40020c00

080002d0 <main>:

int main(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b084      	sub	sp, #16
 80002d4:	af02      	add	r7, sp, #8

	uint8_t commandcode;
	uint8_t len;

	GPIO_ButtonInit();
 80002d6:	f7ff ffc9 	bl	800026c <GPIO_ButtonInit>

	// I2C Pin Initilization
	I2C1_GPIOInits();
 80002da:	f7ff ff8b 	bl	80001f4 <I2C1_GPIOInits>

	// I2C initilization
	I2C1_Inits();
 80002de:	f7ff ffa9 	bl	8000234 <I2C1_Inits>

	//Enable the I2C peripheral
	I2C_PeripheralControl(I2C1, ENABLE);
 80002e2:	2101      	movs	r1, #1
 80002e4:	481a      	ldr	r0, [pc, #104]	@ (8000350 <main+0x80>)
 80002e6:	f000 fded 	bl	8000ec4 <I2C_PeripheralControl>

	//Ack bit is made 1 after PE=1
	I2C_ManageAcking(I2C1, I2C_ACK_ENABLE);
 80002ea:	2101      	movs	r1, #1
 80002ec:	4818      	ldr	r0, [pc, #96]	@ (8000350 <main+0x80>)
 80002ee:	f000 fe08 	bl	8000f02 <I2C_ManageAcking>

	//wait for the button press
	while(1)
	{
		while(! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80002f2:	bf00      	nop
 80002f4:	2100      	movs	r1, #0
 80002f6:	4817      	ldr	r0, [pc, #92]	@ (8000354 <main+0x84>)
 80002f8:	f000 fae4 	bl	80008c4 <GPIO_ReadFromInputPin>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d0f8      	beq.n	80002f4 <main+0x24>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000302:	f7ff ff61 	bl	80001c8 <delay>

		commandcode = 0x51;
 8000306:	2351      	movs	r3, #81	@ 0x51
 8000308:	71fb      	strb	r3, [r7, #7]

		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDRESS, I2C_ENABLE_SR);
 800030a:	1df9      	adds	r1, r7, #7
 800030c:	2300      	movs	r3, #0
 800030e:	9300      	str	r3, [sp, #0]
 8000310:	2368      	movs	r3, #104	@ 0x68
 8000312:	2201      	movs	r2, #1
 8000314:	4810      	ldr	r0, [pc, #64]	@ (8000358 <main+0x88>)
 8000316:	f000 fc7d 	bl	8000c14 <I2C_MasterSendData>

		I2C_MasterReceiveData(&I2C1Handle, &len, 1, SLAVE_ADDRESS,I2C_ENABLE_SR);
 800031a:	1db9      	adds	r1, r7, #6
 800031c:	2300      	movs	r3, #0
 800031e:	9300      	str	r3, [sp, #0]
 8000320:	2368      	movs	r3, #104	@ 0x68
 8000322:	2201      	movs	r2, #1
 8000324:	480c      	ldr	r0, [pc, #48]	@ (8000358 <main+0x88>)
 8000326:	f000 fcd8 	bl	8000cda <I2C_MasterReceiveData>

		commandcode = 0x52;
 800032a:	2352      	movs	r3, #82	@ 0x52
 800032c:	71fb      	strb	r3, [r7, #7]
		I2C_MasterSendData(&I2C1Handle, &commandcode, 1, SLAVE_ADDRESS,I2C_ENABLE_SR);
 800032e:	1df9      	adds	r1, r7, #7
 8000330:	2300      	movs	r3, #0
 8000332:	9300      	str	r3, [sp, #0]
 8000334:	2368      	movs	r3, #104	@ 0x68
 8000336:	2201      	movs	r2, #1
 8000338:	4807      	ldr	r0, [pc, #28]	@ (8000358 <main+0x88>)
 800033a:	f000 fc6b 	bl	8000c14 <I2C_MasterSendData>


		I2C_MasterReceiveData(&I2C1Handle, &rcv_buf, len, SLAVE_ADDRESS, I2C_DISABLE_SR);
 800033e:	79ba      	ldrb	r2, [r7, #6]
 8000340:	2301      	movs	r3, #1
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	2368      	movs	r3, #104	@ 0x68
 8000346:	4905      	ldr	r1, [pc, #20]	@ (800035c <main+0x8c>)
 8000348:	4803      	ldr	r0, [pc, #12]	@ (8000358 <main+0x88>)
 800034a:	f000 fcc6 	bl	8000cda <I2C_MasterReceiveData>
		while(! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 800034e:	e7d0      	b.n	80002f2 <main+0x22>
 8000350:	40005400 	.word	0x40005400
 8000354:	40020000 	.word	0x40020000
 8000358:	2000003c 	.word	0x2000003c
 800035c:	20000064 	.word	0x20000064

08000360 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000360:	480d      	ldr	r0, [pc, #52]	@ (8000398 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000362:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000364:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000368:	480c      	ldr	r0, [pc, #48]	@ (800039c <LoopForever+0x6>)
  ldr r1, =_edata
 800036a:	490d      	ldr	r1, [pc, #52]	@ (80003a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800036c:	4a0d      	ldr	r2, [pc, #52]	@ (80003a4 <LoopForever+0xe>)
  movs r3, #0
 800036e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000370:	e002      	b.n	8000378 <LoopCopyDataInit>

08000372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000376:	3304      	adds	r3, #4

08000378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800037a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800037c:	d3f9      	bcc.n	8000372 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800037e:	4a0a      	ldr	r2, [pc, #40]	@ (80003a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000380:	4c0a      	ldr	r4, [pc, #40]	@ (80003ac <LoopForever+0x16>)
  movs r3, #0
 8000382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000384:	e001      	b.n	800038a <LoopFillZerobss>

08000386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000388:	3204      	adds	r2, #4

0800038a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800038a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800038c:	d3fb      	bcc.n	8000386 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800038e:	f000 fdeb 	bl	8000f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000392:	f7ff ff9d 	bl	80002d0 <main>

08000396 <LoopForever>:

LoopForever:
  b LoopForever
 8000396:	e7fe      	b.n	8000396 <LoopForever>
  ldr   r0, =_estack
 8000398:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800039c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003a0:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80003a4:	08000fd0 	.word	0x08000fd0
  ldr r2, =_sbss
 80003a8:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80003ac:	20000084 	.word	0x20000084

080003b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003b0:	e7fe      	b.n	80003b0 <ADC_IRQHandler>
	...

080003b4 <GPIO_PeriClockControl>:

/*
 * Peripheral Clock Setup
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
 80003bc:	460b      	mov	r3, r1
 80003be:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003c0:	78fb      	ldrb	r3, [r7, #3]
 80003c2:	2b01      	cmp	r3, #1
 80003c4:	d162      	bne.n	800048c <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a64      	ldr	r2, [pc, #400]	@ (800055c <GPIO_PeriClockControl+0x1a8>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003ce:	4b64      	ldr	r3, [pc, #400]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d2:	4a63      	ldr	r2, [pc, #396]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80003d4:	f043 0301 	orr.w	r3, r3, #1
 80003d8:	6313      	str	r3, [r2, #48]	@ 0x30
			GPIOI_PCLK_DIS();

		}

	}
}
 80003da:	e0b9      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOB)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a61      	ldr	r2, [pc, #388]	@ (8000564 <GPIO_PeriClockControl+0x1b0>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d106      	bne.n	80003f2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003e4:	4b5e      	ldr	r3, [pc, #376]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e8:	4a5d      	ldr	r2, [pc, #372]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80003ea:	f043 0302 	orr.w	r3, r3, #2
 80003ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f0:	e0ae      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOC)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a5c      	ldr	r2, [pc, #368]	@ (8000568 <GPIO_PeriClockControl+0x1b4>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003fa:	4b59      	ldr	r3, [pc, #356]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fe:	4a58      	ldr	r2, [pc, #352]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000400:	f043 0304 	orr.w	r3, r3, #4
 8000404:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000406:	e0a3      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOD)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a58      	ldr	r2, [pc, #352]	@ (800056c <GPIO_PeriClockControl+0x1b8>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000410:	4b53      	ldr	r3, [pc, #332]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000414:	4a52      	ldr	r2, [pc, #328]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800041c:	e098      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOE)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a53      	ldr	r2, [pc, #332]	@ (8000570 <GPIO_PeriClockControl+0x1bc>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d106      	bne.n	8000434 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000426:	4b4e      	ldr	r3, [pc, #312]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042a:	4a4d      	ldr	r2, [pc, #308]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800042c:	f043 0310 	orr.w	r3, r3, #16
 8000430:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000432:	e08d      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOF)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a4f      	ldr	r2, [pc, #316]	@ (8000574 <GPIO_PeriClockControl+0x1c0>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800043c:	4b48      	ldr	r3, [pc, #288]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000440:	4a47      	ldr	r2, [pc, #284]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000442:	f043 0320 	orr.w	r3, r3, #32
 8000446:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000448:	e082      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOG)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a4a      	ldr	r2, [pc, #296]	@ (8000578 <GPIO_PeriClockControl+0x1c4>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d106      	bne.n	8000460 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000452:	4b43      	ldr	r3, [pc, #268]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000456:	4a42      	ldr	r2, [pc, #264]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000458:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800045c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045e:	e077      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOH)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a46      	ldr	r2, [pc, #280]	@ (800057c <GPIO_PeriClockControl+0x1c8>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d106      	bne.n	8000476 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000468:	4b3d      	ldr	r3, [pc, #244]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046c:	4a3c      	ldr	r2, [pc, #240]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800046e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000472:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000474:	e06c      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOI)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a41      	ldr	r2, [pc, #260]	@ (8000580 <GPIO_PeriClockControl+0x1cc>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d168      	bne.n	8000550 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 800047e:	4b38      	ldr	r3, [pc, #224]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000482:	4a37      	ldr	r2, [pc, #220]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000488:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800048a:	e061      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a33      	ldr	r2, [pc, #204]	@ (800055c <GPIO_PeriClockControl+0x1a8>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d106      	bne.n	80004a2 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DIS();
 8000494:	4b32      	ldr	r3, [pc, #200]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000498:	4a31      	ldr	r2, [pc, #196]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800049a:	f023 0301 	bic.w	r3, r3, #1
 800049e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a0:	e056      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOB)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a2f      	ldr	r2, [pc, #188]	@ (8000564 <GPIO_PeriClockControl+0x1b0>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d106      	bne.n	80004b8 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DIS();
 80004aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004b0:	f023 0302 	bic.w	r3, r3, #2
 80004b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b6:	e04b      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOC)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a2b      	ldr	r2, [pc, #172]	@ (8000568 <GPIO_PeriClockControl+0x1b4>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d106      	bne.n	80004ce <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DIS();
 80004c0:	4b27      	ldr	r3, [pc, #156]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c4:	4a26      	ldr	r2, [pc, #152]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004c6:	f023 0304 	bic.w	r3, r3, #4
 80004ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004cc:	e040      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOD)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a26      	ldr	r2, [pc, #152]	@ (800056c <GPIO_PeriClockControl+0x1b8>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d106      	bne.n	80004e4 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DIS();
 80004d6:	4b22      	ldr	r3, [pc, #136]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004da:	4a21      	ldr	r2, [pc, #132]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004dc:	f023 0308 	bic.w	r3, r3, #8
 80004e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e2:	e035      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOE)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a22      	ldr	r2, [pc, #136]	@ (8000570 <GPIO_PeriClockControl+0x1bc>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d106      	bne.n	80004fa <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DIS();
 80004ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 80004f2:	f023 0310 	bic.w	r3, r3, #16
 80004f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f8:	e02a      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOF)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000574 <GPIO_PeriClockControl+0x1c0>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d106      	bne.n	8000510 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DIS();
 8000502:	4b17      	ldr	r3, [pc, #92]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000506:	4a16      	ldr	r2, [pc, #88]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000508:	f023 0320 	bic.w	r3, r3, #32
 800050c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800050e:	e01f      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOG)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4a19      	ldr	r2, [pc, #100]	@ (8000578 <GPIO_PeriClockControl+0x1c4>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d106      	bne.n	8000526 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DIS();
 8000518:	4b11      	ldr	r3, [pc, #68]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800051a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051c:	4a10      	ldr	r2, [pc, #64]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800051e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000522:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000524:	e014      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOH)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a14      	ldr	r2, [pc, #80]	@ (800057c <GPIO_PeriClockControl+0x1c8>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d106      	bne.n	800053c <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DIS();
 800052e:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000532:	4a0b      	ldr	r2, [pc, #44]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000534:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000538:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800053a:	e009      	b.n	8000550 <GPIO_PeriClockControl+0x19c>
		}else if(pGPIOx == GPIOI)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a10      	ldr	r2, [pc, #64]	@ (8000580 <GPIO_PeriClockControl+0x1cc>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d105      	bne.n	8000550 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DIS();
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000548:	4a05      	ldr	r2, [pc, #20]	@ (8000560 <GPIO_PeriClockControl+0x1ac>)
 800054a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800054e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055a:	4770      	bx	lr
 800055c:	40020000 	.word	0x40020000
 8000560:	40023800 	.word	0x40023800
 8000564:	40020400 	.word	0x40020400
 8000568:	40020800 	.word	0x40020800
 800056c:	40020c00 	.word	0x40020c00
 8000570:	40021000 	.word	0x40021000
 8000574:	40021400 	.word	0x40021400
 8000578:	40021800 	.word	0x40021800
 800057c:	40021c00 	.word	0x40021c00
 8000580:	40022000 	.word	0x40022000

08000584 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b086      	sub	sp, #24
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 800058c:	2300      	movs	r3, #0
 800058e:	617b      	str	r3, [r7, #20]

	// Enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2101      	movs	r1, #1
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff ff0c 	bl	80003b4 <GPIO_PeriClockControl>
	//1. Configure Mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	795b      	ldrb	r3, [r3, #5]
 80005a0:	2b03      	cmp	r3, #3
 80005a2:	d81f      	bhi.n	80005e4 <GPIO_Init+0x60>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	795b      	ldrb	r3, [r3, #5]
 80005a8:	461a      	mov	r2, r3
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	791b      	ldrb	r3, [r3, #4]
 80005ae:	005b      	lsls	r3, r3, #1
 80005b0:	fa02 f303 	lsl.w	r3, r2, r3
 80005b4:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	681a      	ldr	r2, [r3, #0]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	4619      	mov	r1, r3
 80005c2:	2303      	movs	r3, #3
 80005c4:	408b      	lsls	r3, r1
 80005c6:	43db      	mvns	r3, r3
 80005c8:	4619      	mov	r1, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	400a      	ands	r2, r1
 80005d0:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	6819      	ldr	r1, [r3, #0]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	697a      	ldr	r2, [r7, #20]
 80005de:	430a      	orrs	r2, r1
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	e0ca      	b.n	800077a <GPIO_Init+0x1f6>

	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	795b      	ldrb	r3, [r3, #5]
 80005e8:	2b04      	cmp	r3, #4
 80005ea:	d117      	bne.n	800061c <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ec:	4b4a      	ldr	r3, [pc, #296]	@ (8000718 <GPIO_Init+0x194>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	7912      	ldrb	r2, [r2, #4]
 80005f4:	4611      	mov	r1, r2
 80005f6:	2201      	movs	r2, #1
 80005f8:	408a      	lsls	r2, r1
 80005fa:	4611      	mov	r1, r2
 80005fc:	4a46      	ldr	r2, [pc, #280]	@ (8000718 <GPIO_Init+0x194>)
 80005fe:	430b      	orrs	r3, r1
 8000600:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000602:	4b45      	ldr	r3, [pc, #276]	@ (8000718 <GPIO_Init+0x194>)
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	7912      	ldrb	r2, [r2, #4]
 800060a:	4611      	mov	r1, r2
 800060c:	2201      	movs	r2, #1
 800060e:	408a      	lsls	r2, r1
 8000610:	43d2      	mvns	r2, r2
 8000612:	4611      	mov	r1, r2
 8000614:	4a40      	ldr	r2, [pc, #256]	@ (8000718 <GPIO_Init+0x194>)
 8000616:	400b      	ands	r3, r1
 8000618:	6093      	str	r3, [r2, #8]
 800061a:	e035      	b.n	8000688 <GPIO_Init+0x104>


		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	795b      	ldrb	r3, [r3, #5]
 8000620:	2b05      	cmp	r3, #5
 8000622:	d117      	bne.n	8000654 <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000624:	4b3c      	ldr	r3, [pc, #240]	@ (8000718 <GPIO_Init+0x194>)
 8000626:	689b      	ldr	r3, [r3, #8]
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	7912      	ldrb	r2, [r2, #4]
 800062c:	4611      	mov	r1, r2
 800062e:	2201      	movs	r2, #1
 8000630:	408a      	lsls	r2, r1
 8000632:	4611      	mov	r1, r2
 8000634:	4a38      	ldr	r2, [pc, #224]	@ (8000718 <GPIO_Init+0x194>)
 8000636:	430b      	orrs	r3, r1
 8000638:	6093      	str	r3, [r2, #8]

			// Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063a:	4b37      	ldr	r3, [pc, #220]	@ (8000718 <GPIO_Init+0x194>)
 800063c:	68db      	ldr	r3, [r3, #12]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	43d2      	mvns	r2, r2
 800064a:	4611      	mov	r1, r2
 800064c:	4a32      	ldr	r2, [pc, #200]	@ (8000718 <GPIO_Init+0x194>)
 800064e:	400b      	ands	r3, r1
 8000650:	60d3      	str	r3, [r2, #12]
 8000652:	e019      	b.n	8000688 <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	795b      	ldrb	r3, [r3, #5]
 8000658:	2b06      	cmp	r3, #6
 800065a:	d115      	bne.n	8000688 <GPIO_Init+0x104>
		{
			//1. Configure both the FTSR and RTSR
			EXTI->FTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800065c:	4b2e      	ldr	r3, [pc, #184]	@ (8000718 <GPIO_Init+0x194>)
 800065e:	68db      	ldr	r3, [r3, #12]
 8000660:	687a      	ldr	r2, [r7, #4]
 8000662:	7912      	ldrb	r2, [r2, #4]
 8000664:	4611      	mov	r1, r2
 8000666:	2201      	movs	r2, #1
 8000668:	408a      	lsls	r2, r1
 800066a:	4611      	mov	r1, r2
 800066c:	4a2a      	ldr	r2, [pc, #168]	@ (8000718 <GPIO_Init+0x194>)
 800066e:	430b      	orrs	r3, r1
 8000670:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000672:	4b29      	ldr	r3, [pc, #164]	@ (8000718 <GPIO_Init+0x194>)
 8000674:	689b      	ldr	r3, [r3, #8]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	7912      	ldrb	r2, [r2, #4]
 800067a:	4611      	mov	r1, r2
 800067c:	2201      	movs	r2, #1
 800067e:	408a      	lsls	r2, r1
 8000680:	4611      	mov	r1, r2
 8000682:	4a25      	ldr	r2, [pc, #148]	@ (8000718 <GPIO_Init+0x194>)
 8000684:	430b      	orrs	r3, r1
 8000686:	6093      	str	r3, [r2, #8]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	791b      	ldrb	r3, [r3, #4]
 800068c:	089b      	lsrs	r3, r3, #2
 800068e:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 =  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	791b      	ldrb	r3, [r3, #4]
 8000694:	f003 0303 	and.w	r3, r3, #3
 8000698:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a1f      	ldr	r2, [pc, #124]	@ (800071c <GPIO_Init+0x198>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d04d      	beq.n	8000740 <GPIO_Init+0x1bc>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000720 <GPIO_Init+0x19c>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d032      	beq.n	8000714 <GPIO_Init+0x190>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000724 <GPIO_Init+0x1a0>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d02b      	beq.n	8000710 <GPIO_Init+0x18c>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a1a      	ldr	r2, [pc, #104]	@ (8000728 <GPIO_Init+0x1a4>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d024      	beq.n	800070c <GPIO_Init+0x188>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a19      	ldr	r2, [pc, #100]	@ (800072c <GPIO_Init+0x1a8>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d01d      	beq.n	8000708 <GPIO_Init+0x184>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a17      	ldr	r2, [pc, #92]	@ (8000730 <GPIO_Init+0x1ac>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d016      	beq.n	8000704 <GPIO_Init+0x180>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a16      	ldr	r2, [pc, #88]	@ (8000734 <GPIO_Init+0x1b0>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d00f      	beq.n	8000700 <GPIO_Init+0x17c>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a14      	ldr	r2, [pc, #80]	@ (8000738 <GPIO_Init+0x1b4>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d008      	beq.n	80006fc <GPIO_Init+0x178>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a13      	ldr	r2, [pc, #76]	@ (800073c <GPIO_Init+0x1b8>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d101      	bne.n	80006f8 <GPIO_Init+0x174>
 80006f4:	2308      	movs	r3, #8
 80006f6:	e024      	b.n	8000742 <GPIO_Init+0x1be>
 80006f8:	2300      	movs	r3, #0
 80006fa:	e022      	b.n	8000742 <GPIO_Init+0x1be>
 80006fc:	2307      	movs	r3, #7
 80006fe:	e020      	b.n	8000742 <GPIO_Init+0x1be>
 8000700:	2306      	movs	r3, #6
 8000702:	e01e      	b.n	8000742 <GPIO_Init+0x1be>
 8000704:	2305      	movs	r3, #5
 8000706:	e01c      	b.n	8000742 <GPIO_Init+0x1be>
 8000708:	2304      	movs	r3, #4
 800070a:	e01a      	b.n	8000742 <GPIO_Init+0x1be>
 800070c:	2303      	movs	r3, #3
 800070e:	e018      	b.n	8000742 <GPIO_Init+0x1be>
 8000710:	2302      	movs	r3, #2
 8000712:	e016      	b.n	8000742 <GPIO_Init+0x1be>
 8000714:	2301      	movs	r3, #1
 8000716:	e014      	b.n	8000742 <GPIO_Init+0x1be>
 8000718:	40013c00 	.word	0x40013c00
 800071c:	40020000 	.word	0x40020000
 8000720:	40020400 	.word	0x40020400
 8000724:	40020800 	.word	0x40020800
 8000728:	40020c00 	.word	0x40020c00
 800072c:	40021000 	.word	0x40021000
 8000730:	40021400 	.word	0x40021400
 8000734:	40021800 	.word	0x40021800
 8000738:	40021c00 	.word	0x40021c00
 800073c:	40022000 	.word	0x40022000
 8000740:	2300      	movs	r3, #0
 8000742:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000744:	4b5c      	ldr	r3, [pc, #368]	@ (80008b8 <GPIO_Init+0x334>)
 8000746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000748:	4a5b      	ldr	r2, [pc, #364]	@ (80008b8 <GPIO_Init+0x334>)
 800074a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800074e:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 *4);
 8000750:	7c7a      	ldrb	r2, [r7, #17]
 8000752:	7cbb      	ldrb	r3, [r7, #18]
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	fa02 f103 	lsl.w	r1, r2, r3
 800075a:	4a58      	ldr	r2, [pc, #352]	@ (80008bc <GPIO_Init+0x338>)
 800075c:	7cfb      	ldrb	r3, [r7, #19]
 800075e:	3302      	adds	r3, #2
 8000760:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR (interrupt Mask Register)
		EXTI->IMR |= (1<<pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000764:	4b56      	ldr	r3, [pc, #344]	@ (80008c0 <GPIO_Init+0x33c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	7912      	ldrb	r2, [r2, #4]
 800076c:	4611      	mov	r1, r2
 800076e:	2201      	movs	r2, #1
 8000770:	408a      	lsls	r2, r1
 8000772:	4611      	mov	r1, r2
 8000774:	4a52      	ldr	r2, [pc, #328]	@ (80008c0 <GPIO_Init+0x33c>)
 8000776:	430b      	orrs	r3, r1
 8000778:	6013      	str	r3, [r2, #0]
	}
	temp = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
	//2. Configure the Speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	799b      	ldrb	r3, [r3, #6]
 8000782:	461a      	mov	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	791b      	ldrb	r3, [r3, #4]
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	fa02 f303 	lsl.w	r3, r2, r3
 800078e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	689a      	ldr	r2, [r3, #8]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	4619      	mov	r1, r3
 800079c:	2303      	movs	r3, #3
 800079e:	408b      	lsls	r3, r1
 80007a0:	43db      	mvns	r3, r3
 80007a2:	4619      	mov	r1, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	400a      	ands	r2, r1
 80007aa:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	6899      	ldr	r1, [r3, #8]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	697a      	ldr	r2, [r7, #20]
 80007b8:	430a      	orrs	r2, r1
 80007ba:	609a      	str	r2, [r3, #8]
	temp = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]

	//3. Configure the PuPd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	79db      	ldrb	r3, [r3, #7]
 80007c4:	461a      	mov	r2, r3
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	791b      	ldrb	r3, [r3, #4]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	68da      	ldr	r2, [r3, #12]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	791b      	ldrb	r3, [r3, #4]
 80007dc:	4619      	mov	r1, r3
 80007de:	2303      	movs	r3, #3
 80007e0:	408b      	lsls	r3, r1
 80007e2:	43db      	mvns	r3, r3
 80007e4:	4619      	mov	r1, r3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	400a      	ands	r2, r1
 80007ec:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	68d9      	ldr	r1, [r3, #12]
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	430a      	orrs	r2, r1
 80007fc:	60da      	str	r2, [r3, #12]
	temp = 0;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]

	//4. Configure the OPTYPE
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	7a1b      	ldrb	r3, [r3, #8]
 8000806:	461a      	mov	r2, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	fa02 f303 	lsl.w	r3, r2, r3
 8000810:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	685a      	ldr	r2, [r3, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	791b      	ldrb	r3, [r3, #4]
 800081c:	4619      	mov	r1, r3
 800081e:	2301      	movs	r3, #1
 8000820:	408b      	lsls	r3, r1
 8000822:	43db      	mvns	r3, r3
 8000824:	4619      	mov	r1, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	400a      	ands	r2, r1
 800082c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	6859      	ldr	r1, [r3, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	697a      	ldr	r2, [r7, #20]
 800083a:	430a      	orrs	r2, r1
 800083c:	605a      	str	r2, [r3, #4]
	temp = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	617b      	str	r3, [r7, #20]
	//5. Configure the Alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	795b      	ldrb	r3, [r3, #5]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d132      	bne.n	80008b0 <GPIO_Init+0x32c>
	{
		uint32_t temp1, temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	791b      	ldrb	r3, [r3, #4]
 800084e:	08db      	lsrs	r3, r3, #3
 8000850:	b2db      	uxtb	r3, r3
 8000852:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	791b      	ldrb	r3, [r3, #4]
 8000858:	f003 0307 	and.w	r3, r3, #7
 800085c:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 *temp2));
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	3208      	adds	r2, #8
 8000866:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	210f      	movs	r1, #15
 8000870:	fa01 f303 	lsl.w	r3, r1, r3
 8000874:	43db      	mvns	r3, r3
 8000876:	4619      	mov	r1, r3
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4011      	ands	r1, r2
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	3208      	adds	r2, #8
 8000882:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	68fa      	ldr	r2, [r7, #12]
 800088c:	3208      	adds	r2, #8
 800088e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	7a5b      	ldrb	r3, [r3, #9]
 8000896:	4619      	mov	r1, r3
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	fa01 f303 	lsl.w	r3, r1, r3
 80008a0:	4619      	mov	r1, r3
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4311      	orrs	r1, r2
 80008a8:	68fa      	ldr	r2, [r7, #12]
 80008aa:	3208      	adds	r2, #8
 80008ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 80008b0:	bf00      	nop
 80008b2:	3718      	adds	r7, #24
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40013800 	.word	0x40013800
 80008c0:	40013c00 	.word	0x40013c00

080008c4 <GPIO_ReadFromInputPin>:

/*
 *  return the Pin is input or not as 0 or 1
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	70fb      	strb	r3, [r7, #3]

	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & (0x00000001));
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	691a      	ldr	r2, [r3, #16]
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	fa22 f303 	lsr.w	r3, r2, r3
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	f003 0301 	and.w	r3, r3, #1
 80008e0:	73fb      	strb	r3, [r7, #15]
	return value;
 80008e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3714      	adds	r7, #20
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <I2C_GenerateStartCondition>:
static void I2C_MasterHandleTXEInterrupt(I2C_Handle_t *pI2CHandle);



static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_START);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	601a      	str	r2, [r3, #0]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <I2C_ExecuteAddressPhaseWrite>:

static void I2C_ExecuteAddressPhaseWrite(I2C_RegDef_t *pI2Cx,uint8_t SlaveAddr)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	460b      	mov	r3, r1
 800091a:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 800091c:	78fb      	ldrb	r3, [r7, #3]
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	70fb      	strb	r3, [r7, #3]
	SlaveAddr &= ~(1);   //Clear the 0th bit  (SlaveAddr is Slave address + R/not_w   0
 8000922:	78fb      	ldrb	r3, [r7, #3]
 8000924:	f023 0301 	bic.w	r3, r3, #1
 8000928:	70fb      	strb	r3, [r7, #3]

	pI2Cx->DR = SlaveAddr;
 800092a:	78fa      	ldrb	r2, [r7, #3]
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	611a      	str	r2, [r3, #16]
}
 8000930:	bf00      	nop
 8000932:	370c      	adds	r7, #12
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <I2C_ExecuteAddressPhaseRead>:

static void I2C_ExecuteAddressPhaseRead(I2C_RegDef_t *pI2Cx,uint8_t SlaveAddr)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
 8000944:	460b      	mov	r3, r1
 8000946:	70fb      	strb	r3, [r7, #3]
	SlaveAddr = SlaveAddr << 1;
 8000948:	78fb      	ldrb	r3, [r7, #3]
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	70fb      	strb	r3, [r7, #3]
	SlaveAddr |= (1);   //Clear the 0th bit  (SlaveAddr is Slave address + R/not_w  1
 800094e:	78fb      	ldrb	r3, [r7, #3]
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	70fb      	strb	r3, [r7, #3]

	pI2Cx->DR = SlaveAddr;
 8000956:	78fa      	ldrb	r2, [r7, #3]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	611a      	str	r2, [r3, #16]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <I2C_ClearADDRFlag>:

static void I2C_ClearADDRFlag(I2C_Handle_t *pI2CHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	uint8_t dummy_read;

	//check from device mode
	if(pI2CHandle->pI2Cx->SR2 & (1 << I2C_SR2_MSL))
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	2b00      	cmp	r3, #0
 800097c:	d01f      	beq.n	80009be <I2C_ClearADDRFlag+0x56>
	{
		//Device is in Master Mode

		if(pI2CHandle->TxRxState == I2C_BUSY_IN_RX)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	7f1b      	ldrb	r3, [r3, #28]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d112      	bne.n	80009ac <I2C_ClearADDRFlag+0x44>
		{
			if(pI2CHandle->RxLen == 1)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d11f      	bne.n	80009ce <I2C_ClearADDRFlag+0x66>
			{
				//first disable the ACK
				I2C_ManageAcking(pI2CHandle->pI2Cx, DISABLE);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2100      	movs	r1, #0
 8000994:	4618      	mov	r0, r3
 8000996:	f000 fab4 	bl	8000f02 <I2C_ManageAcking>

				//clear the ADDR flag (read SR1, read SR2)
				dummy_read = pI2CHandle->pI2Cx->SR1;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	695b      	ldr	r3, [r3, #20]
 80009a0:	73fb      	strb	r3, [r7, #15]
				dummy_read = pI2CHandle->pI2Cx->SR2;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	699b      	ldr	r3, [r3, #24]
 80009a8:	73fb      	strb	r3, [r7, #15]
		dummy_read = pI2CHandle->pI2Cx->SR2;
		(void)dummy_read;

	}

}
 80009aa:	e010      	b.n	80009ce <I2C_ClearADDRFlag+0x66>
			dummy_read = pI2CHandle->pI2Cx->SR1;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	73fb      	strb	r3, [r7, #15]
			dummy_read = pI2CHandle->pI2Cx->SR2;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	699b      	ldr	r3, [r3, #24]
 80009ba:	73fb      	strb	r3, [r7, #15]
}
 80009bc:	e007      	b.n	80009ce <I2C_ClearADDRFlag+0x66>
		dummy_read = pI2CHandle->pI2Cx->SR1;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	695b      	ldr	r3, [r3, #20]
 80009c4:	73fb      	strb	r3, [r7, #15]
		dummy_read = pI2CHandle->pI2Cx->SR2;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	699b      	ldr	r3, [r3, #24]
 80009cc:	73fb      	strb	r3, [r7, #15]
}
 80009ce:	bf00      	nop
 80009d0:	3710      	adds	r7, #16
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <I2C_GenerateStopCondition>:

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx)
{
 80009d6:	b480      	push	{r7}
 80009d8:	b083      	sub	sp, #12
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
	pI2Cx->CR1 |= (1 << I2C_CR1_STOP);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	601a      	str	r2, [r3, #0]

}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
	...

080009f8 <I2C_PeriClockControl>:

/*
 * Peripheral Clock Setup
 */
void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000a04:	78fb      	ldrb	r3, [r7, #3]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d120      	bne.n	8000a4c <I2C_PeriClockControl+0x54>
	{
		if(pI2Cx == I2C1)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a22      	ldr	r2, [pc, #136]	@ (8000a98 <I2C_PeriClockControl+0xa0>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d106      	bne.n	8000a20 <I2C_PeriClockControl+0x28>
		{
			I2C1_PCLK_EN();
 8000a12:	4b22      	ldr	r3, [pc, #136]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a16:	4a21      	ldr	r2, [pc, #132]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a1c:	6413      	str	r3, [r2, #64]	@ 0x40
		}else if(pI2Cx == I2C3)
		{
			I2C3_PCLK_DIS();
		}
	}
}
 8000a1e:	e035      	b.n	8000a8c <I2C_PeriClockControl+0x94>
		}else if(pI2Cx == I2C2)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	4a1f      	ldr	r2, [pc, #124]	@ (8000aa0 <I2C_PeriClockControl+0xa8>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d106      	bne.n	8000a36 <I2C_PeriClockControl+0x3e>
			I2C2_PCLK_EN();
 8000a28:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a32:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a34:	e02a      	b.n	8000a8c <I2C_PeriClockControl+0x94>
		}else if(pI2Cx == I2C3)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa4 <I2C_PeriClockControl+0xac>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d126      	bne.n	8000a8c <I2C_PeriClockControl+0x94>
			I2C3_PCLK_EN();
 8000a3e:	4b17      	ldr	r3, [pc, #92]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a42:	4a16      	ldr	r2, [pc, #88]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a44:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a48:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a4a:	e01f      	b.n	8000a8c <I2C_PeriClockControl+0x94>
		if(pI2Cx == I2C1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	4a12      	ldr	r2, [pc, #72]	@ (8000a98 <I2C_PeriClockControl+0xa0>)
 8000a50:	4293      	cmp	r3, r2
 8000a52:	d106      	bne.n	8000a62 <I2C_PeriClockControl+0x6a>
			I2C1_PCLK_DIS();
 8000a54:	4b11      	ldr	r3, [pc, #68]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a58:	4a10      	ldr	r2, [pc, #64]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a5e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a60:	e014      	b.n	8000a8c <I2C_PeriClockControl+0x94>
		}else if(pI2Cx == I2C2)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa0 <I2C_PeriClockControl+0xa8>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d106      	bne.n	8000a78 <I2C_PeriClockControl+0x80>
			I2C2_PCLK_DIS();
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a70:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000a74:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a76:	e009      	b.n	8000a8c <I2C_PeriClockControl+0x94>
		}else if(pI2Cx == I2C3)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa4 <I2C_PeriClockControl+0xac>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d105      	bne.n	8000a8c <I2C_PeriClockControl+0x94>
			I2C3_PCLK_DIS();
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a84:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <I2C_PeriClockControl+0xa4>)
 8000a86:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000a8a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a8c:	bf00      	nop
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	40005400 	.word	0x40005400
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40005800 	.word	0x40005800
 8000aa4:	40005c00 	.word	0x40005c00

08000aa8 <I2C_Init>:


void I2C_Init(I2C_Handle_t *pI2CHandle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	uint32_t tempreg = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
	uint8_t trise;

	//Enable the Clock for the I2C peripheral
	I2C_PeriClockControl(pI2CHandle->pI2Cx, ENABLE);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2101      	movs	r1, #1
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff ff9c 	bl	80009f8 <I2C_PeriClockControl>

	// ACK control
	tempreg |= (pI2CHandle->I2C_Config.I2C_ACKControl << 10);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7a5b      	ldrb	r3, [r3, #9]
 8000ac4:	029b      	lsls	r3, r3, #10
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR1 = tempreg;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	68fa      	ldr	r2, [r7, #12]
 8000ad2:	601a      	str	r2, [r3, #0]

	//configure the FREQ field of CR2
	tempreg = 0;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
	tempreg |= RCC_GetPCLK1Value() / 1000000U;
 8000ad8:	f000 f992 	bl	8000e00 <RCC_GetPCLK1Value>
 8000adc:	4603      	mov	r3, r0
 8000ade:	4a4a      	ldr	r2, [pc, #296]	@ (8000c08 <I2C_Init+0x160>)
 8000ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae4:	0c9b      	lsrs	r3, r3, #18
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]
	pI2CHandle->pI2Cx->CR2 = (tempreg & 0x3F);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000af6:	605a      	str	r2, [r3, #4]

	// Program the device own address
	tempreg = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]
	tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress <<1;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7a1b      	ldrb	r3, [r3, #8]
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	68fa      	ldr	r2, [r7, #12]
 8000b04:	4313      	orrs	r3, r2
 8000b06:	60fb      	str	r3, [r7, #12]

	//Reserved bit (Reference Manual says 14th bit should be 1)
	tempreg |= (1<<14);
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0e:	60fb      	str	r3, [r7, #12]

	pI2CHandle->pI2Cx->OAR1 = tempreg;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	68fa      	ldr	r2, [r7, #12]
 8000b16:	609a      	str	r2, [r3, #8]


	//CCR calculation
	uint16_t ccr_value = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	813b      	strh	r3, [r7, #8]
	tempreg = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60fb      	str	r3, [r7, #12]

	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	4a39      	ldr	r2, [pc, #228]	@ (8000c0c <I2C_Init+0x164>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d80f      	bhi.n	8000b4a <I2C_Init+0xa2>
	{
		// Mode is Standard mode
		ccr_value = RCC_GetPCLK1Value() / (2 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000b2a:	f000 f969 	bl	8000e00 <RCC_GetPCLK1Value>
 8000b2e:	4602      	mov	r2, r0
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b3a:	813b      	strh	r3, [r7, #8]

		tempreg |= (ccr_value & 0xFFF);
 8000b3c:	893b      	ldrh	r3, [r7, #8]
 8000b3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	e030      	b.n	8000bac <I2C_Init+0x104>


	}else
	{
		// Mode is fast mode
		tempreg |= (1<<15);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b50:	60fb      	str	r3, [r7, #12]
		tempreg |= (pI2CHandle->I2C_Config.I2C_FMDutyCycle << 14);
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	895b      	ldrh	r3, [r3, #10]
 8000b56:	039b      	lsls	r3, r3, #14
 8000b58:	68fa      	ldr	r2, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]

		if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_2)
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	895b      	ldrh	r3, [r3, #10]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d10b      	bne.n	8000b7e <I2C_Init+0xd6>
		{
			ccr_value = RCC_GetPCLK1Value() / (3 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000b66:	f000 f94b 	bl	8000e00 <RCC_GetPCLK1Value>
 8000b6a:	4601      	mov	r1, r0
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	4613      	mov	r3, r2
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	4413      	add	r3, r2
 8000b76:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b7a:	813b      	strh	r3, [r7, #8]
 8000b7c:	e010      	b.n	8000ba0 <I2C_Init+0xf8>

		}else if(pI2CHandle->I2C_Config.I2C_FMDutyCycle == I2C_FM_DUTY_16_9)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	895b      	ldrh	r3, [r3, #10]
 8000b82:	2b01      	cmp	r3, #1
 8000b84:	d10c      	bne.n	8000ba0 <I2C_Init+0xf8>
		{
			ccr_value = RCC_GetPCLK1Value() / (25 * pI2CHandle->I2C_Config.I2C_SCLSpeed);
 8000b86:	f000 f93b 	bl	8000e00 <RCC_GetPCLK1Value>
 8000b8a:	4601      	mov	r1, r0
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	4613      	mov	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	4413      	add	r3, r2
 8000b96:	009a      	lsls	r2, r3, #2
 8000b98:	4413      	add	r3, r2
 8000b9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b9e:	813b      	strh	r3, [r7, #8]

		}
		tempreg |= (ccr_value & 0xFFF);
 8000ba0:	893b      	ldrh	r3, [r7, #8]
 8000ba2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]

	}

	pI2CHandle->pI2Cx->CCR = tempreg;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	68fa      	ldr	r2, [r7, #12]
 8000bb2:	61da      	str	r2, [r3, #28]

	// TRISE configuration
	if(pI2CHandle->I2C_Config.I2C_SCLSpeed <= I2C_SCL_SPEED_SM)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <I2C_Init+0x164>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d80a      	bhi.n	8000bd4 <I2C_Init+0x12c>
	{
		// Mode is standart Mode
		trise = (RCC_GetPCLK1Value() / 1000000U) + 1;
 8000bbe:	f000 f91f 	bl	8000e00 <RCC_GetPCLK1Value>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	4a10      	ldr	r2, [pc, #64]	@ (8000c08 <I2C_Init+0x160>)
 8000bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bca:	0c9b      	lsrs	r3, r3, #18
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	3301      	adds	r3, #1
 8000bd0:	72fb      	strb	r3, [r7, #11]
 8000bd2:	e00e      	b.n	8000bf2 <I2C_Init+0x14a>
	}else
	{
		// Mode is fast Mode
		trise = ((RCC_GetPCLK1Value() * 300) / 1000000000U) + 1;
 8000bd4:	f000 f914 	bl	8000e00 <RCC_GetPCLK1Value>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000bde:	fb02 f303 	mul.w	r3, r2, r3
 8000be2:	0a5b      	lsrs	r3, r3, #9
 8000be4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c10 <I2C_Init+0x168>)
 8000be6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bea:	09db      	lsrs	r3, r3, #7
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	3301      	adds	r3, #1
 8000bf0:	72fb      	strb	r3, [r7, #11]
	}

	pI2CHandle->pI2Cx->TRISE = (trise & 0x3F);
 8000bf2:	7afa      	ldrb	r2, [r7, #11]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000bfc:	621a      	str	r2, [r3, #32]

}
 8000bfe:	bf00      	nop
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	431bde83 	.word	0x431bde83
 8000c0c:	000186a0 	.word	0x000186a0
 8000c10:	00044b83 	.word	0x00044b83

08000c14 <I2C_MasterSendData>:
/*
 * Data send and receive
 */

void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxbuffer, uint32_t Len, uint8_t SlaveAddr, uint8_t Sr)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
 8000c20:	70fb      	strb	r3, [r7, #3]
	//1. GEnerate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	f7ff fe62 	bl	80008f0 <I2C_GenerateStartCondition>

	//2. Confirm that start generation is completed by checking the SB flag in the SR1
	// Note: until SB is cleared SCL will be stretched (pulled to LOW)
	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB)));
 8000c2c:	bf00      	nop
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2101      	movs	r1, #1
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 f983 	bl	8000f40 <I2C_GetFlagStatus>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f6      	beq.n	8000c2e <I2C_MasterSendData+0x1a>

	//3. Send the address of the slave with r/nw bit set to w(0) (total 8 bits)
	I2C_ExecuteAddressPhaseWrite(pI2CHandle->pI2Cx,SlaveAddr);
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	78fa      	ldrb	r2, [r7, #3]
 8000c46:	4611      	mov	r1, r2
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff fe61 	bl	8000910 <I2C_ExecuteAddressPhaseWrite>

	//4. confirm that address phase is completed by checking the ADDR flag in the SR1
	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR)));
 8000c4e:	bf00      	nop
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2102      	movs	r1, #2
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 f972 	bl	8000f40 <I2C_GetFlagStatus>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d0f6      	beq.n	8000c50 <I2C_MasterSendData+0x3c>


	//5. Clear the ADDR flag according to its software sequence
	// Note: until ADDR is cleared SCL will be stretched (pulled to LOW)
	I2C_ClearADDRFlag(pI2CHandle);
 8000c62:	68f8      	ldr	r0, [r7, #12]
 8000c64:	f7ff fe80 	bl	8000968 <I2C_ClearADDRFlag>

	//6. Sen the data until Len becomes 0

	while(Len > 0)
 8000c68:	e014      	b.n	8000c94 <I2C_MasterSendData+0x80>
	{
		while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE))); //wait till TXE is set
 8000c6a:	bf00      	nop
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2180      	movs	r1, #128	@ 0x80
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 f964 	bl	8000f40 <I2C_GetFlagStatus>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d0f6      	beq.n	8000c6c <I2C_MasterSendData+0x58>
		pI2CHandle->pI2Cx->DR = *pTxbuffer;
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	781a      	ldrb	r2, [r3, #0]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	611a      	str	r2, [r3, #16]
		pTxbuffer++;
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
		Len--;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	3b01      	subs	r3, #1
 8000c92:	607b      	str	r3, [r7, #4]
	while(Len > 0)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1e7      	bne.n	8000c6a <I2C_MasterSendData+0x56>

	//7. When Len becomes zero wait for TXE=1 and BTF=1 before generating the STOP condition
	// Note TXE=1 BTF=1 means that both SR and DR are empty and next transmission should begin
	// When BTF=1 SCL will be stretched (pulled to LOW)

	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE))); //wait till TXE is set
 8000c9a:	bf00      	nop
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2180      	movs	r1, #128	@ 0x80
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 f94c 	bl	8000f40 <I2C_GetFlagStatus>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d0f6      	beq.n	8000c9c <I2C_MasterSendData+0x88>

	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_BTF))); //wait till BTF is set
 8000cae:	bf00      	nop
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f942 	bl	8000f40 <I2C_GetFlagStatus>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d0f6      	beq.n	8000cb0 <I2C_MasterSendData+0x9c>

	//8. generate STOP condigiton and master need not to wait for the completion of stop condition
	// Note: generating STOP, automatically clears the BTF
	if(Sr == I2C_DISABLE_SR)
 8000cc2:	7e3b      	ldrb	r3, [r7, #24]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	d104      	bne.n	8000cd2 <I2C_MasterSendData+0xbe>
	{
		I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fe82 	bl	80009d6 <I2C_GenerateStopCondition>
	}
}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <I2C_MasterReceiveData>:

void I2C_MasterReceiveData(I2C_Handle_t *pI2CHandle, uint8_t *pRxBuffer, uint8_t Len, uint8_t SlaveAddr, uint8_t Sr)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b086      	sub	sp, #24
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	60f8      	str	r0, [r7, #12]
 8000ce2:	60b9      	str	r1, [r7, #8]
 8000ce4:	4611      	mov	r1, r2
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	460b      	mov	r3, r1
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	4613      	mov	r3, r2
 8000cee:	71bb      	strb	r3, [r7, #6]
	//1. Generate the START condition
	I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fdfb 	bl	80008f0 <I2C_GenerateStartCondition>


	//2. Confirm that start generation is completed by checking the SB flag in the SR1
	//Note: Until SB is cleared SCL will be stretched (pulled to LOW)
	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_SB)));
 8000cfa:	bf00      	nop
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	2101      	movs	r1, #1
 8000d02:	4618      	mov	r0, r3
 8000d04:	f000 f91c 	bl	8000f40 <I2C_GetFlagStatus>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f6      	beq.n	8000cfc <I2C_MasterReceiveData+0x22>

	//3. Send the address of the slave with r/nw bit set to R(1) (total 8 bits)
	I2C_ExecuteAddressPhaseRead(pI2CHandle->pI2Cx,SlaveAddr);
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	79ba      	ldrb	r2, [r7, #6]
 8000d14:	4611      	mov	r1, r2
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff fe10 	bl	800093c <I2C_ExecuteAddressPhaseRead>


	//4. wait until address phase is completed by checking the ADDR flag in the SR1
	while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_ADDR)));
 8000d1c:	bf00      	nop
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2102      	movs	r1, #2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 f90b 	bl	8000f40 <I2C_GetFlagStatus>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d0f6      	beq.n	8000d1e <I2C_MasterReceiveData+0x44>


	//procedure to read only 1 byte from slae
	if(Len == 1)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d121      	bne.n	8000d7a <I2C_MasterReceiveData+0xa0>
	{
		//Disable Acking
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 f8e0 	bl	8000f02 <I2C_ManageAcking>

		//Clear the ADDR flag
		I2C_ClearADDRFlag(pI2CHandle);
 8000d42:	68f8      	ldr	r0, [r7, #12]
 8000d44:	f7ff fe10 	bl	8000968 <I2C_ClearADDRFlag>

		//wait until RXNE becomes 1
		while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE))); //wait till TXE is set
 8000d48:	bf00      	nop
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2140      	movs	r1, #64	@ 0x40
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 f8f5 	bl	8000f40 <I2C_GetFlagStatus>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d0f6      	beq.n	8000d4a <I2C_MasterReceiveData+0x70>



		//generate STOP condigiton
		if(Sr == I2C_DISABLE_SR)
 8000d5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d104      	bne.n	8000d6e <I2C_MasterReceiveData+0x94>
		{
			I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fe34 	bl	80009d6 <I2C_GenerateStopCondition>
		}

		//read data in to buffer
		*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	691b      	ldr	r3, [r3, #16]
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	701a      	strb	r2, [r3, #0]

	}


	//Procedure to read data from slave when Len > 1
	if(Len > 1)
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d930      	bls.n	8000de2 <I2C_MasterReceiveData+0x108>
	{
		//Clear the ADDR Flag
		I2C_ClearADDRFlag(pI2CHandle);
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f7ff fdf1 	bl	8000968 <I2C_ClearADDRFlag>

		//read the data until Len becomes zero
		for(uint32_t i = Len; i>0; i--)
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	e027      	b.n	8000ddc <I2C_MasterReceiveData+0x102>
		{
			//Wait until RXNE becomes 1
			while(! (I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_RXNE))); //wait till TXE is set
 8000d8c:	bf00      	nop
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2140      	movs	r1, #64	@ 0x40
 8000d94:	4618      	mov	r0, r3
 8000d96:	f000 f8d3 	bl	8000f40 <I2C_GetFlagStatus>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d0f6      	beq.n	8000d8e <I2C_MasterReceiveData+0xb4>


			if(i == 2 ) // if last 2 bytes are remaining
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d10e      	bne.n	8000dc4 <I2C_MasterReceiveData+0xea>
			{

				//Disable the ack bit
				I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_DISABLE);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f000 f8a8 	bl	8000f02 <I2C_ManageAcking>

				//generate Stop condition
				if(Sr == I2C_DISABLE_SR)
 8000db2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d104      	bne.n	8000dc4 <I2C_MasterReceiveData+0xea>
				{
					I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fe09 	bl	80009d6 <I2C_GenerateStopCondition>
				}

			}

			//read the data from data register in to buffer
			*pRxBuffer = pI2CHandle->pI2Cx->DR;
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	691b      	ldr	r3, [r3, #16]
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	701a      	strb	r2, [r3, #0]


			//increment the buffer address
			pRxBuffer++;
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = Len; i>0; i--)
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	3b01      	subs	r3, #1
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1d4      	bne.n	8000d8c <I2C_MasterReceiveData+0xb2>
		}
	}

	// Re-enable ACKing
	if((pI2CHandle->I2C_Config.I2C_ACKControl) == I2C_ACK_ENABLE)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	7a5b      	ldrb	r3, [r3, #9]
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d105      	bne.n	8000df6 <I2C_MasterReceiveData+0x11c>
	{
		I2C_ManageAcking(pI2CHandle->pI2Cx, I2C_ACK_ENABLE);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2101      	movs	r1, #1
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 f886 	bl	8000f02 <I2C_ManageAcking>
	}

}
 8000df6:	bf00      	nop
 8000df8:	3718      	adds	r7, #24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <RCC_GetPCLK1Value>:

}


uint32_t RCC_GetPCLK1Value()
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc, temp,ahbp, temp2, apb1;

	clksrc = ((RCC->CFGR >> 2) & 0x3);
 8000e06:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <RCC_GetPCLK1Value+0xa0>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	089b      	lsrs	r3, r3, #2
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	727b      	strb	r3, [r7, #9]

	if(clksrc == 0)
 8000e14:	7a7b      	ldrb	r3, [r7, #9]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d102      	bne.n	8000e20 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;  // HSI clock
 8000e1a:	4b22      	ldr	r3, [pc, #136]	@ (8000ea4 <RCC_GetPCLK1Value+0xa4>)
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	e00b      	b.n	8000e38 <RCC_GetPCLK1Value+0x38>

	}else if(clksrc == 1)
 8000e20:	7a7b      	ldrb	r3, [r7, #9]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d102      	bne.n	8000e2c <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;  // HSI clock
 8000e26:	4b20      	ldr	r3, [pc, #128]	@ (8000ea8 <RCC_GetPCLK1Value+0xa8>)
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	e005      	b.n	8000e38 <RCC_GetPCLK1Value+0x38>
	}else if(clksrc == 2)
 8000e2c:	7a7b      	ldrb	r3, [r7, #9]
 8000e2e:	2b02      	cmp	r3, #2
 8000e30:	d102      	bne.n	8000e38 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 8000e32:	f000 f83f 	bl	8000eb4 <RCC_GetPLLOutputClock>
 8000e36:	60f8      	str	r0, [r7, #12]
	}


	// AHB
	temp = ((RCC->CFGR >> 4) & 0xF);
 8000e38:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <RCC_GetPCLK1Value+0xa0>)
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	091b      	lsrs	r3, r3, #4
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	f003 030f 	and.w	r3, r3, #15
 8000e44:	723b      	strb	r3, [r7, #8]

	if(temp < 8)
 8000e46:	7a3b      	ldrb	r3, [r7, #8]
 8000e48:	2b07      	cmp	r3, #7
 8000e4a:	d802      	bhi.n	8000e52 <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	72fb      	strb	r3, [r7, #11]
 8000e50:	e005      	b.n	8000e5e <RCC_GetPCLK1Value+0x5e>
	}else
	{
		ahbp = AHB_PreScaler[temp-8];
 8000e52:	7a3b      	ldrb	r3, [r7, #8]
 8000e54:	3b08      	subs	r3, #8
 8000e56:	4a15      	ldr	r2, [pc, #84]	@ (8000eac <RCC_GetPCLK1Value+0xac>)
 8000e58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e5c:	72fb      	strb	r3, [r7, #11]
	}


	// ABP1
	temp2 = ((RCC->CFGR >> 10) & 0x7);
 8000e5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <RCC_GetPCLK1Value+0xa0>)
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	0a9b      	lsrs	r3, r3, #10
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	71fb      	strb	r3, [r7, #7]

	if(temp2 < 4)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b03      	cmp	r3, #3
 8000e70:	d802      	bhi.n	8000e78 <RCC_GetPCLK1Value+0x78>
	{
		apb1 = 1;
 8000e72:	2301      	movs	r3, #1
 8000e74:	72bb      	strb	r3, [r7, #10]
 8000e76:	e005      	b.n	8000e84 <RCC_GetPCLK1Value+0x84>
	}
	else
	{
		apb1 = APB1_PreScaler[temp-4];
 8000e78:	7a3b      	ldrb	r3, [r7, #8]
 8000e7a:	3b04      	subs	r3, #4
 8000e7c:	4a0c      	ldr	r2, [pc, #48]	@ (8000eb0 <RCC_GetPCLK1Value+0xb0>)
 8000e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e82:	72bb      	strb	r3, [r7, #10]

	}


	pclk1 = ((SystemClk / ahbp) / apb1);
 8000e84:	7afb      	ldrb	r3, [r7, #11]
 8000e86:	68fa      	ldr	r2, [r7, #12]
 8000e88:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e8c:	7abb      	ldrb	r3, [r7, #10]
 8000e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e92:	603b      	str	r3, [r7, #0]
	return pclk1;
 8000e94:	683b      	ldr	r3, [r7, #0]
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3710      	adds	r7, #16
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	00f42400 	.word	0x00f42400
 8000ea8:	007a1200 	.word	0x007a1200
 8000eac:	20000000 	.word	0x20000000
 8000eb0:	20000010 	.word	0x20000010

08000eb4 <RCC_GetPLLOutputClock>:

uint32_t RCC_GetPLLOutputClock(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
	return 0;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <I2C_PeripheralControl>:

void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnOrDi)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000ed0:	78fb      	ldrb	r3, [r7, #3]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d106      	bne.n	8000ee4 <I2C_PeripheralControl+0x20>
	{
		pI2Cx->CR1 |= (1 << I2C_CR1_PE);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f043 0201 	orr.w	r2, r3, #1
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	601a      	str	r2, [r3, #0]
	{
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
	}


}
 8000ee2:	e008      	b.n	8000ef6 <I2C_PeripheralControl+0x32>
	}else if(EnOrDi == DISABLE)
 8000ee4:	78fb      	ldrb	r3, [r7, #3]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d105      	bne.n	8000ef6 <I2C_PeripheralControl+0x32>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_PE);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f023 0201 	bic.w	r2, r3, #1
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	601a      	str	r2, [r3, #0]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <I2C_ManageAcking>:



void I2C_ManageAcking(I2C_RegDef_t *pI2Cx, uint8_t EnorDi)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == I2C_ACK_ENABLE)
 8000f0e:	78fb      	ldrb	r3, [r7, #3]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d106      	bne.n	8000f22 <I2C_ManageAcking+0x20>
	{
		//Enable the ACK
		pI2Cx->CR1 |= (1 << I2C_CR1_ACK);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	601a      	str	r2, [r3, #0]
	}else if(EnorDi == I2C_ACK_DISABLE)
	{
		//Disable the ACK
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
	}
}
 8000f20:	e008      	b.n	8000f34 <I2C_ManageAcking+0x32>
	}else if(EnorDi == I2C_ACK_DISABLE)
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d105      	bne.n	8000f34 <I2C_ManageAcking+0x32>
		pI2Cx->CR1 &= ~(1 << I2C_CR1_ACK);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <I2C_GetFlagStatus>:

}


uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx, uint32_t FlagName)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
	if(pI2Cx->SR1 & FlagName)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	695a      	ldr	r2, [r3, #20]
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <I2C_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e000      	b.n	8000f5c <I2C_GetFlagStatus+0x1c>

	}
	return FLAG_RESET;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <__libc_init_array>:
 8000f68:	b570      	push	{r4, r5, r6, lr}
 8000f6a:	4d0d      	ldr	r5, [pc, #52]	@ (8000fa0 <__libc_init_array+0x38>)
 8000f6c:	4c0d      	ldr	r4, [pc, #52]	@ (8000fa4 <__libc_init_array+0x3c>)
 8000f6e:	1b64      	subs	r4, r4, r5
 8000f70:	10a4      	asrs	r4, r4, #2
 8000f72:	2600      	movs	r6, #0
 8000f74:	42a6      	cmp	r6, r4
 8000f76:	d109      	bne.n	8000f8c <__libc_init_array+0x24>
 8000f78:	4d0b      	ldr	r5, [pc, #44]	@ (8000fa8 <__libc_init_array+0x40>)
 8000f7a:	4c0c      	ldr	r4, [pc, #48]	@ (8000fac <__libc_init_array+0x44>)
 8000f7c:	f000 f818 	bl	8000fb0 <_init>
 8000f80:	1b64      	subs	r4, r4, r5
 8000f82:	10a4      	asrs	r4, r4, #2
 8000f84:	2600      	movs	r6, #0
 8000f86:	42a6      	cmp	r6, r4
 8000f88:	d105      	bne.n	8000f96 <__libc_init_array+0x2e>
 8000f8a:	bd70      	pop	{r4, r5, r6, pc}
 8000f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f90:	4798      	blx	r3
 8000f92:	3601      	adds	r6, #1
 8000f94:	e7ee      	b.n	8000f74 <__libc_init_array+0xc>
 8000f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8000f9a:	4798      	blx	r3
 8000f9c:	3601      	adds	r6, #1
 8000f9e:	e7f2      	b.n	8000f86 <__libc_init_array+0x1e>
 8000fa0:	08000fc8 	.word	0x08000fc8
 8000fa4:	08000fc8 	.word	0x08000fc8
 8000fa8:	08000fc8 	.word	0x08000fc8
 8000fac:	08000fcc 	.word	0x08000fcc

08000fb0 <_init>:
 8000fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fb2:	bf00      	nop
 8000fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fb6:	bc08      	pop	{r3}
 8000fb8:	469e      	mov	lr, r3
 8000fba:	4770      	bx	lr

08000fbc <_fini>:
 8000fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fbe:	bf00      	nop
 8000fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fc2:	bc08      	pop	{r3}
 8000fc4:	469e      	mov	lr, r3
 8000fc6:	4770      	bx	lr
