<?xml version = "1.0" ?>
<?xml:stylesheet type="text/xsl" href="SystemBOM.xsl"?>
<!DOCTYPE GRID [
  <!ELEMENT GRID (BANDS, COLUMNS, ROWS*)>
  <!ATTLIST GRID ExportVersion CDATA #REQUIRED>
  <!ELEMENT BANDS (BAND*)>
  <!ELEMENT BAND EMPTY>
  <!ATTLIST BAND Index CDATA #REQUIRED>
  <!ATTLIST BAND Caption CDATA #IMPLIED>
  <!ELEMENT COLUMNS (COLUMN*)>
  <!ELEMENT COLUMN EMPTY>
  <!ATTLIST COLUMN Name CDATA #REQUIRED>
  <!ATTLIST COLUMN Caption CDATA #IMPLIED>
  <!ATTLIST COLUMN Index CDATA #REQUIRED>
  <!ATTLIST COLUMN BandIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN RowIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN ColIndex CDATA #REQUIRED>
  <!ATTLIST COLUMN Width CDATA #IMPLIED>
  <!ELEMENT GROUP (GROUP*, ROW*)>
  <!ATTLIST GROUP GroupText CDATA #IMPLIED>
  <!ELEMENT ROWS (ROW*)>
  <!ELEMENT ROW EMPTY>
  <!ATTLIST ROW Address1 CDATA #IMPLIED>
  <!ATTLIST ROW Address2 CDATA #IMPLIED>
  <!ATTLIST ROW Address3 CDATA #IMPLIED>
  <!ATTLIST ROW Address4 CDATA #IMPLIED>
  <!ATTLIST ROW ApprovedBy CDATA #IMPLIED>
  <!ATTLIST ROW Author CDATA #IMPLIED>
  <!ATTLIST ROW CheckedBy CDATA #IMPLIED>
  <!ATTLIST ROW Comment CDATA #IMPLIED>
  <!ATTLIST ROW CompanyName CDATA #IMPLIED>
  <!ATTLIST ROW Component_Kind CDATA #IMPLIED>
  <!ATTLIST ROW ComponentKind CDATA #IMPLIED>
  <!ATTLIST ROW CurrentDate CDATA #IMPLIED>
  <!ATTLIST ROW CurrentTime CDATA #IMPLIED>
  <!ATTLIST ROW Date CDATA #IMPLIED>
  <!ATTLIST ROW Description CDATA #IMPLIED>
  <!ATTLIST ROW Designator CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_X_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Designator_Y_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW DesignItemId CDATA #IMPLIED>
  <!ATTLIST ROW Document CDATA #IMPLIED>
  <!ATTLIST ROW DocumentFullPathAndName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentName CDATA #IMPLIED>
  <!ATTLIST ROW DocumentNumber CDATA #IMPLIED>
  <!ATTLIST ROW DrawnBy CDATA #IMPLIED>
  <!ATTLIST ROW Engineer CDATA #IMPLIED>
  <!ATTLIST ROW Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Frequency CDATA #IMPLIED>
  <!ATTLIST ROW Height_Mil_ CDATA #IMPLIED>
  <!ATTLIST ROW Height_mm_ CDATA #IMPLIED>
  <!ATTLIST ROW Ibis_Model CDATA #IMPLIED>
  <!ATTLIST ROW ImagePath CDATA #IMPLIED>
  <!ATTLIST ROW Index CDATA #IMPLIED>
  <!ATTLIST ROW ItemGUID CDATA #IMPLIED>
  <!ATTLIST ROW Library_Name CDATA #IMPLIED>
  <!ATTLIST ROW Library_Reference CDATA #IMPLIED>
  <!ATTLIST ROW LibRef CDATA #IMPLIED>
  <!ATTLIST ROW LogicalDesignator CDATA #IMPLIED>
  <!ATTLIST ROW Model_Footprint CDATA #IMPLIED>
  <!ATTLIST ROW Model_Simulation CDATA #IMPLIED>
  <!ATTLIST ROW Models CDATA #IMPLIED>
  <!ATTLIST ROW ModifiedDate CDATA #IMPLIED>
  <!ATTLIST ROW Organization CDATA #IMPLIED>
  <!ATTLIST ROW PartType CDATA #IMPLIED>
  <!ATTLIST ROW PCB3D CDATA #IMPLIED>
  <!ATTLIST ROW PhysicalPath CDATA #IMPLIED>
  <!ATTLIST ROW Pins CDATA #IMPLIED>
  <!ATTLIST ROW Project CDATA #IMPLIED>
  <!ATTLIST ROW ProjectName CDATA #IMPLIED>
  <!ATTLIST ROW Quantity CDATA #IMPLIED>
  <!ATTLIST ROW Revision CDATA #IMPLIED>
  <!ATTLIST ROW RevisionGUID CDATA #IMPLIED>
  <!ATTLIST ROW Rule CDATA #IMPLIED>
  <!ATTLIST ROW SheetNumber CDATA #IMPLIED>
  <!ATTLIST ROW SheetTotal CDATA #IMPLIED>
  <!ATTLIST ROW Signal_Integrity CDATA #IMPLIED>
  <!ATTLIST ROW Simulation CDATA #IMPLIED>
  <!ATTLIST ROW SourceLibraryName CDATA #IMPLIED>
  <!ATTLIST ROW Sub_Parts CDATA #IMPLIED>
  <!ATTLIST ROW Time CDATA #IMPLIED>
  <!ATTLIST ROW Title CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdName CDATA #IMPLIED>
  <!ATTLIST ROW UniqueIdPath CDATA #IMPLIED>
  <!ATTLIST ROW Value CDATA #IMPLIED>
  <!ATTLIST ROW Variant CDATA #IMPLIED>
  <!ATTLIST ROW VaultGUID CDATA #IMPLIED>
]>
<GRID ExportVersion="1.0">
  <BANDS>
    <BAND Index="0" Caption=""></BAND>
  </BANDS>
  <COLUMNS>
    <COLUMN Name="Address1" Caption="Address1" Index="0" BandIndex="0" RowIndex="0" ColIndex="0" Width="100"></COLUMN>
    <COLUMN Name="Address2" Caption="Address2" Index="1" BandIndex="0" RowIndex="0" ColIndex="1" Width="100"></COLUMN>
    <COLUMN Name="Address3" Caption="Address3" Index="2" BandIndex="0" RowIndex="0" ColIndex="2" Width="100"></COLUMN>
    <COLUMN Name="Address4" Caption="Address4" Index="3" BandIndex="0" RowIndex="0" ColIndex="3" Width="100"></COLUMN>
    <COLUMN Name="ApprovedBy" Caption="ApprovedBy" Index="4" BandIndex="0" RowIndex="0" ColIndex="4" Width="100"></COLUMN>
    <COLUMN Name="Author" Caption="Author" Index="5" BandIndex="0" RowIndex="0" ColIndex="5" Width="100"></COLUMN>
    <COLUMN Name="CheckedBy" Caption="CheckedBy" Index="6" BandIndex="0" RowIndex="0" ColIndex="6" Width="100"></COLUMN>
    <COLUMN Name="Comment" Caption="Comment" Index="7" BandIndex="0" RowIndex="0" ColIndex="7" Width="100"></COLUMN>
    <COLUMN Name="CompanyName" Caption="CompanyName" Index="8" BandIndex="0" RowIndex="0" ColIndex="8" Width="100"></COLUMN>
    <COLUMN Name="Component_Kind" Caption="Component Kind" Index="9" BandIndex="0" RowIndex="0" ColIndex="9" Width="100"></COLUMN>
    <COLUMN Name="ComponentKind" Caption="ComponentKind" Index="10" BandIndex="0" RowIndex="0" ColIndex="10" Width="100"></COLUMN>
    <COLUMN Name="CurrentDate" Caption="CurrentDate" Index="11" BandIndex="0" RowIndex="0" ColIndex="11" Width="100"></COLUMN>
    <COLUMN Name="CurrentTime" Caption="CurrentTime" Index="12" BandIndex="0" RowIndex="0" ColIndex="12" Width="100"></COLUMN>
    <COLUMN Name="Date" Caption="Date" Index="13" BandIndex="0" RowIndex="0" ColIndex="13" Width="100"></COLUMN>
    <COLUMN Name="Description" Caption="Description" Index="14" BandIndex="0" RowIndex="0" ColIndex="14" Width="100"></COLUMN>
    <COLUMN Name="Designator" Caption="Designator" Index="15" BandIndex="0" RowIndex="0" ColIndex="15" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_Mil_" Caption="Designator-X&#40;Mil&#41;" Index="16" BandIndex="0" RowIndex="0" ColIndex="16" Width="100"></COLUMN>
    <COLUMN Name="Designator_X_mm_" Caption="Designator-X&#40;mm&#41;" Index="17" BandIndex="0" RowIndex="0" ColIndex="17" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_Mil_" Caption="Designator-Y&#40;Mil&#41;" Index="18" BandIndex="0" RowIndex="0" ColIndex="18" Width="100"></COLUMN>
    <COLUMN Name="Designator_Y_mm_" Caption="Designator-Y&#40;mm&#41;" Index="19" BandIndex="0" RowIndex="0" ColIndex="19" Width="100"></COLUMN>
    <COLUMN Name="DesignItemId" Caption="DesignItemId" Index="20" BandIndex="0" RowIndex="0" ColIndex="20" Width="100"></COLUMN>
    <COLUMN Name="Document" Caption="Document" Index="21" BandIndex="0" RowIndex="0" ColIndex="21" Width="100"></COLUMN>
    <COLUMN Name="DocumentFullPathAndName" Caption="DocumentFullPathAndName" Index="22" BandIndex="0" RowIndex="0" ColIndex="22" Width="100"></COLUMN>
    <COLUMN Name="DocumentName" Caption="DocumentName" Index="23" BandIndex="0" RowIndex="0" ColIndex="23" Width="100"></COLUMN>
    <COLUMN Name="DocumentNumber" Caption="DocumentNumber" Index="24" BandIndex="0" RowIndex="0" ColIndex="24" Width="100"></COLUMN>
    <COLUMN Name="DrawnBy" Caption="DrawnBy" Index="25" BandIndex="0" RowIndex="0" ColIndex="25" Width="100"></COLUMN>
    <COLUMN Name="Engineer" Caption="Engineer" Index="26" BandIndex="0" RowIndex="0" ColIndex="26" Width="100"></COLUMN>
    <COLUMN Name="Footprint" Caption="Footprint" Index="27" BandIndex="0" RowIndex="0" ColIndex="27" Width="100"></COLUMN>
    <COLUMN Name="Frequency" Caption="Frequency" Index="28" BandIndex="0" RowIndex="0" ColIndex="28" Width="100"></COLUMN>
    <COLUMN Name="Height_Mil_" Caption="Height&#40;Mil&#41;" Index="29" BandIndex="0" RowIndex="0" ColIndex="29" Width="100"></COLUMN>
    <COLUMN Name="Height_mm_" Caption="Height&#40;mm&#41;" Index="30" BandIndex="0" RowIndex="0" ColIndex="30" Width="100"></COLUMN>
    <COLUMN Name="Ibis_Model" Caption="Ibis Model" Index="31" BandIndex="0" RowIndex="0" ColIndex="31" Width="100"></COLUMN>
    <COLUMN Name="ImagePath" Caption="ImagePath" Index="32" BandIndex="0" RowIndex="0" ColIndex="32" Width="100"></COLUMN>
    <COLUMN Name="Index" Caption="Index" Index="33" BandIndex="0" RowIndex="0" ColIndex="33" Width="100"></COLUMN>
    <COLUMN Name="ItemGUID" Caption="ItemGUID" Index="34" BandIndex="0" RowIndex="0" ColIndex="34" Width="100"></COLUMN>
    <COLUMN Name="Library_Name" Caption="Library Name" Index="35" BandIndex="0" RowIndex="0" ColIndex="35" Width="100"></COLUMN>
    <COLUMN Name="Library_Reference" Caption="Library Reference" Index="36" BandIndex="0" RowIndex="0" ColIndex="36" Width="100"></COLUMN>
    <COLUMN Name="LibRef" Caption="LibRef" Index="37" BandIndex="0" RowIndex="0" ColIndex="37" Width="100"></COLUMN>
    <COLUMN Name="LogicalDesignator" Caption="LogicalDesignator" Index="38" BandIndex="0" RowIndex="0" ColIndex="38" Width="100"></COLUMN>
    <COLUMN Name="Model_Footprint" Caption="Model:Footprint" Index="39" BandIndex="0" RowIndex="0" ColIndex="39" Width="100"></COLUMN>
    <COLUMN Name="Model_Simulation" Caption="Model:Simulation" Index="40" BandIndex="0" RowIndex="0" ColIndex="40" Width="100"></COLUMN>
    <COLUMN Name="Models" Caption="Models" Index="41" BandIndex="0" RowIndex="0" ColIndex="41" Width="100"></COLUMN>
    <COLUMN Name="ModifiedDate" Caption="ModifiedDate" Index="42" BandIndex="0" RowIndex="0" ColIndex="42" Width="100"></COLUMN>
    <COLUMN Name="Organization" Caption="Organization" Index="43" BandIndex="0" RowIndex="0" ColIndex="43" Width="100"></COLUMN>
    <COLUMN Name="PartType" Caption="PartType" Index="44" BandIndex="0" RowIndex="0" ColIndex="44" Width="100"></COLUMN>
    <COLUMN Name="PCB3D" Caption="PCB3D" Index="45" BandIndex="0" RowIndex="0" ColIndex="45" Width="100"></COLUMN>
    <COLUMN Name="PhysicalPath" Caption="PhysicalPath" Index="46" BandIndex="0" RowIndex="0" ColIndex="46" Width="100"></COLUMN>
    <COLUMN Name="Pins" Caption="Pins" Index="47" BandIndex="0" RowIndex="0" ColIndex="47" Width="100"></COLUMN>
    <COLUMN Name="Project" Caption="Project" Index="48" BandIndex="0" RowIndex="0" ColIndex="48" Width="100"></COLUMN>
    <COLUMN Name="ProjectName" Caption="ProjectName" Index="49" BandIndex="0" RowIndex="0" ColIndex="49" Width="100"></COLUMN>
    <COLUMN Name="Quantity" Caption="Quantity" Index="50" BandIndex="0" RowIndex="0" ColIndex="50" Width="100"></COLUMN>
    <COLUMN Name="Revision" Caption="Revision" Index="51" BandIndex="0" RowIndex="0" ColIndex="51" Width="100"></COLUMN>
    <COLUMN Name="RevisionGUID" Caption="RevisionGUID" Index="52" BandIndex="0" RowIndex="0" ColIndex="52" Width="100"></COLUMN>
    <COLUMN Name="Rule" Caption="Rule" Index="53" BandIndex="0" RowIndex="0" ColIndex="53" Width="100"></COLUMN>
    <COLUMN Name="SheetNumber" Caption="SheetNumber" Index="54" BandIndex="0" RowIndex="0" ColIndex="54" Width="100"></COLUMN>
    <COLUMN Name="SheetTotal" Caption="SheetTotal" Index="55" BandIndex="0" RowIndex="0" ColIndex="55" Width="100"></COLUMN>
    <COLUMN Name="Signal_Integrity" Caption="Signal Integrity" Index="56" BandIndex="0" RowIndex="0" ColIndex="56" Width="100"></COLUMN>
    <COLUMN Name="Simulation" Caption="Simulation" Index="57" BandIndex="0" RowIndex="0" ColIndex="57" Width="100"></COLUMN>
    <COLUMN Name="SourceLibraryName" Caption="SourceLibraryName" Index="58" BandIndex="0" RowIndex="0" ColIndex="58" Width="100"></COLUMN>
    <COLUMN Name="Sub_Parts" Caption="Sub-Parts" Index="59" BandIndex="0" RowIndex="0" ColIndex="59" Width="100"></COLUMN>
    <COLUMN Name="Time" Caption="Time" Index="60" BandIndex="0" RowIndex="0" ColIndex="60" Width="100"></COLUMN>
    <COLUMN Name="Title" Caption="Title" Index="61" BandIndex="0" RowIndex="0" ColIndex="61" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdName" Caption="UniqueIdName" Index="62" BandIndex="0" RowIndex="0" ColIndex="62" Width="100"></COLUMN>
    <COLUMN Name="UniqueIdPath" Caption="UniqueIdPath" Index="63" BandIndex="0" RowIndex="0" ColIndex="63" Width="100"></COLUMN>
    <COLUMN Name="Value" Caption="Value" Index="64" BandIndex="0" RowIndex="0" ColIndex="64" Width="100"></COLUMN>
    <COLUMN Name="Variant" Caption="Variant" Index="65" BandIndex="0" RowIndex="0" ColIndex="65" Width="100"></COLUMN>
    <COLUMN Name="VaultGUID" Caption="VaultGUID" Index="66" BandIndex="0" RowIndex="0" ColIndex="66" Width="100"></COLUMN>
  </COLUMNS>
  <ROWS>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Capacitor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="C1" Designator_X_Mil_="2190" Designator_X_mm_="55.626" Designator_Y_Mil_="5790" Designator_Y_mm_="147.066" DesignItemId="Capacitor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Capacitor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="1" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Capacitor" LibRef="Capacitor" LogicalDesignator="C1" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Capacitor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="LLRLGXUK" UniqueIdPath="" Value="22pF" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Capacitor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="C2" Designator_X_Mil_="2190" Designator_X_mm_="55.626" Designator_Y_Mil_="5090" Designator_Y_mm_="129.286" DesignItemId="Capacitor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Capacitor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="2" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Capacitor" LibRef="Capacitor" LogicalDesignator="C2" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Capacitor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="LYSKKMVW" UniqueIdPath="" Value="22pF" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-6" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P1" Designator_X_Mil_="6400" Designator_X_mm_="162.56" Designator_Y_Mil_="5000" Designator_Y_mm_="127" DesignItemId="SIL-CONN-6" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-6" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="3" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-6" LibRef="SIL-CONN-6" LogicalDesignator="P1" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-6" PCB3D="" PhysicalPath="AVR_MAIN" Pins="6" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="XGSQVXHF" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P2" Designator_X_Mil_="2000" Designator_X_mm_="50.8" Designator_Y_Mil_="3800" Designator_Y_mm_="96.52" DesignItemId="SIL-CONN-2" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-2" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="4" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-2" LibRef="SIL-CONN-2" LogicalDesignator="P2" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-2" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="HUBVHOKC" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P3" Designator_X_Mil_="5500" Designator_X_mm_="139.7" Designator_Y_Mil_="3100" Designator_Y_mm_="78.74" DesignItemId="SIL-CONN-2" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-2" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="5" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-2" LibRef="SIL-CONN-2" LogicalDesignator="P3" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-2" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NMAULXPQ" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-3" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P4" Designator_X_Mil_="2000" Designator_X_mm_="50.8" Designator_Y_Mil_="2700" Designator_Y_mm_="68.58" DesignItemId="SIL-CONN-3" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-3" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="6" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-3" LibRef="SIL-CONN-3" LogicalDesignator="P4" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-3" PCB3D="" PhysicalPath="AVR_MAIN" Pins="3" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="DFTPBYHU" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P5" Designator_X_Mil_="2400" Designator_X_mm_="60.96" Designator_Y_Mil_="2000" Designator_Y_mm_="50.8" DesignItemId="SIL-CONN-2" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-2-jumper" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="7" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-2" LibRef="SIL-CONN-2" LogicalDesignator="P5" Model_Footprint="" Model_Simulation="" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-2" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="EWIFUPEN" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="SIL-CONN-2" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="P6" Designator_X_Mil_="4500" Designator_X_mm_="114.3" Designator_Y_Mil_="1900" Designator_Y_mm_="48.26" DesignItemId="SIL-CONN-2" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="SIL-CONN-2" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="8" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="SIL-CONN-2" LibRef="SIL-CONN-2" LogicalDesignator="P6" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="SIL-CONN-2" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JGRAOLMW" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R1" Designator_X_Mil_="6100" Designator_X_mm_="154.94" Designator_Y_Mil_="6050" Designator_Y_mm_="153.67" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="9" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R1" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="XNPARGEW" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R2" Designator_X_Mil_="2550" Designator_X_mm_="64.77" Designator_Y_Mil_="4400" Designator_Y_mm_="111.76" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="10" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R2" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="BKQCHWYR" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R3" Designator_X_Mil_="2850" Designator_X_mm_="72.39" Designator_Y_Mil_="4400" Designator_Y_mm_="111.76" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="11" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R3" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="KEALRECJ" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R4" Designator_X_Mil_="2550" Designator_X_mm_="64.77" Designator_Y_Mil_="3400" Designator_Y_mm_="86.36" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="12" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R4" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="JMXHRCJA" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R5" Designator_X_Mil_="2850" Designator_X_mm_="72.39" Designator_Y_Mil_="3400" Designator_Y_mm_="86.36" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="13" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R5" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="UCGAEENI" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R6" Designator_X_Mil_="3350" Designator_X_mm_="85.09" Designator_Y_Mil_="2600" Designator_Y_mm_="66.04" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="14" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R6" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="MWRIVDTE" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R7" Designator_X_Mil_="3650" Designator_X_mm_="92.71" Designator_Y_Mil_="2600" Designator_Y_mm_="66.04" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="15" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R7" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="QEOJABYV" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R8" Designator_X_Mil_="3950" Designator_X_mm_="100.33" Designator_Y_Mil_="2600" Designator_Y_mm_="66.04" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="16" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R8" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="DDQHUHAW" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Resistor" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="R9" Designator_X_Mil_="4250" Designator_X_mm_="107.95" Designator_Y_Mil_="2600" Designator_Y_mm_="66.04" DesignItemId="Resistor" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="0805_Resistor" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="17" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Resistor" LibRef="Resistor" LogicalDesignator="R9" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Resistor" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="NSXGEJIT" UniqueIdPath="" Value="10k" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="ATMEGA8-PU" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="U1" Designator_X_Mil_="3800" Designator_X_mm_="96.52" Designator_Y_Mil_="5800" Designator_Y_mm_="147.32" DesignItemId="ATMEGA8-PU" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="DIP28_Narrow" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="18" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="ATMEGA8-PU" LibRef="ATMEGA8-PU" LogicalDesignator="U1" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="ATMEGA8-PU" PCB3D="" PhysicalPath="AVR_MAIN" Pins="28" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="BXUBSGVW" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="24LC16B" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="U2" Designator_X_Mil_="2400" Designator_X_mm_="60.96" Designator_Y_Mil_="1700" Designator_Y_mm_="43.18" DesignItemId="24LC16B" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="DIP8" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="19" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="24LC16B" LibRef="24LC16B" LogicalDesignator="U2" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="24LC16B" PCB3D="" PhysicalPath="AVR_MAIN" Pins="8" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="BFHXVDLN" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="Crystal" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="X1" Designator_X_Mil_="2580" Designator_X_mm_="65.532" Designator_Y_Mil_="5310" Designator_Y_mm_="134.874" DesignItemId="Crystal" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="HC49" Frequency="8MHz" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="20" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="Crystal" LibRef="Crystal" LogicalDesignator="X1" Model_Footprint="" Model_Simulation="Model Description" Models="2" ModifiedDate="11.03.2014" Organization="" PartType="Crystal" PCB3D="" PhysicalPath="AVR_MAIN" Pins="2" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="Model Name" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="DXETALRI" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
    <ROW Address1="" Address2="" Address3="" Address4="" ApprovedBy="" Author="" CheckedBy="" Comment="DIL-CONN-10" CompanyName="" Component_Kind="Standard" ComponentKind="0" CurrentDate="11.03.2014" CurrentTime="21:22:55" Date="" Description="" Designator="X2" Designator_X_Mil_="3800" Designator_X_mm_="96.52" Designator_Y_Mil_="3000" Designator_Y_mm_="76.2" DesignItemId="DIL-CONN-10" Document="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentFullPathAndName="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;AVR_MAIN.SchDoc" DocumentName="AVR_MAIN.SchDoc" DocumentNumber="" DrawnBy="" Engineer="" Footprint="DIL-CONN-IDC-10" Frequency="" Height_Mil_="0" Height_mm_="0" Ibis_Model="" ImagePath="" Index="21" ItemGUID="" Library_Name="SchLib1.SchLib" Library_Reference="DIL-CONN-10" LibRef="DIL-CONN-10" LogicalDesignator="X2" Model_Footprint="" Model_Simulation="" Models="1" ModifiedDate="11.03.2014" Organization="" PartType="DIL-CONN-10" PCB3D="" PhysicalPath="AVR_MAIN" Pins="10" Project="C:&#92;Users&#92;&#1057;&#1090;&#1077;&#1087;&#1072;&#1085;&#92;Documents&#92;Altium&#92;nstu&#92;pedalboard&#92;Pedalboard.PrjPCB" ProjectName="Pedalboard.PrjPCB" Quantity="1" Revision="" RevisionGUID="" Rule="" SheetNumber="" SheetTotal="1" Signal_Integrity="" Simulation="" SourceLibraryName="SchLib1.SchLib" Sub_Parts="1" Time="" Title="" UniqueIdName="YIHUIOSL" UniqueIdPath="" Value="" Variant="" VaultGUID=""></ROW>
  </ROWS>
</GRID>
