// Seed: 2908898329
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
endmodule
module module_1;
  logic id_2 = 1 + 1;
  always id_2 = id_2;
endmodule
