C:/Users/WAKED/Desktop/vectortestbench/tb_dual_memory.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/tb_dual_memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_dual_memory
-- Importing package yarp_pkg

Top level modules:
	tb_dual_memory

} {} {}} C:/Users/WAKED/Desktop/vectortestbench/data_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/data_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module data_mem
-- Importing package yarp_pkg

Top level modules:
	data_mem

} {} {}} C:/Users/WAKED/Desktop/vectortestbench/yarp_pkg.sv {1 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/yarp_pkg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package yarp_pkg

Top level modules:
	--none--

} {} {}} C:/Users/WAKED/Desktop/vectortestbench/memory.sv {2 {vlog -work work -sv -stats=none C:/Users/WAKED/Desktop/vectortestbench/memory.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory
** Warning: C:/Users/WAKED/Desktop/vectortestbench/memory.sv(13): (vlog-13314) Defaulting port 'vec_data_wr_data_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	memory

} {} {}}
