

================================================================
== Vitis HLS Report for 'MultipleToSerial'
================================================================
* Date:           Tue Aug  2 23:46:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        serialize_nobubbles
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu15eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.829 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |        5|       14|  50.000 ns|  0.140 us|    4|   11|  dataflow|
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |Block_entry4_proc2_U0         |Block_entry4_proc2         |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
        |Loop_VITIS_LOOP_16_1_proc_U0  |Loop_VITIS_LOOP_16_1_proc  |        1|       10|  10.000 ns|   0.100 us|    1|   10|       no|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |        -|     -|     243|     271|    -|
|Memory           |        0|     -|     128|       8|    0|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     472|     378|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1488|  3528|  682560|  341280|  112|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Block_entry4_proc2_U0         |Block_entry4_proc2         |        0|   0|  229|  150|    0|
    |Loop_VITIS_LOOP_16_1_proc_U0  |Loop_VITIS_LOOP_16_1_proc  |        0|   0|   14|  121|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |        0|   0|  243|  271|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |tmp_elements_U  |tmp_elements_RAM_AUTO_1R1W  |        0|  128|   8|    0|     8|   32|     1|          256|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total           |                            |        0|  128|   8|    0|     8|   32|     1|          256|
    +----------------+----------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |tmp_elements_num_loc_channel_U  |        0|  99|   0|    -|     2|   32|       64|
    +--------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                           |        0|  99|   0|    0|     2|   32|       64|
    +--------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry4_proc2_U0_ap_continue                   |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_16_1_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_elements                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tmp_elements_num_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_elements                  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_elements_num_loc_channel  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  14|           7|           7|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_elements                  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_elements_num_loc_channel  |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |  18|          4|    2|          4|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_elements                  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_elements_num_loc_channel  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  2|   0|    2|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  MultipleToSerial|  return value|
|input_r_TDATA    |   in|  288|        axis|           input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|           input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|           input_r|       pointer|
|output_r_TDATA   |  out|   32|        axis|          output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|          output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|          output_r|       pointer|
+-----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%tmp_elements = alloca i64 1"   --->   Operation 7 'alloca' 'tmp_elements' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%tmp_elements_num_loc_channel = call i32 @Block_entry4_proc2, i288 %input_r, i32 %tmp_elements"   --->   Operation 8 'call' 'tmp_elements_num_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/2] (0.00ns)   --->   "%tmp_elements_num_loc_channel = call i32 @Block_entry4_proc2, i288 %input_r, i32 %tmp_elements"   --->   Operation 9 'call' 'tmp_elements_num_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 10 [2/2] (2.82ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_16_1_proc, i32 %tmp_elements_num_loc_channel, i32 %tmp_elements, i32 %output_r"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_16_1_proc, i32 %tmp_elements_num_loc_channel, i32 %tmp_elements, i32 %output_r"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln9 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [serialize_nobubbles/questionare.cpp:9]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [serialize_nobubbles/questionare.cpp:5]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i288 %input_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [serialize_nobubbles/questionare.cpp:20]   --->   Operation 18 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_elements                 (alloca              ) [ 0011110]
tmp_elements_num_loc_channel (call                ) [ 0000110]
call_ln0                     (call                ) [ 0000000]
specdataflowpipeline_ln9     (specdataflowpipeline) [ 0000000]
spectopmodule_ln5            (spectopmodule       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
ret_ln20                     (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry4_proc2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_16_1_proc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="tmp_elements_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_elements/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_Block_entry4_proc2_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="288" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_elements_num_loc_channel/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_Loop_VITIS_LOOP_16_1_proc_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="0" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="1"/>
<pin id="46" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="47" dir="0" index="3" bw="32" slack="0"/>
<pin id="48" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="51" class="1005" name="tmp_elements_num_loc_channel_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_elements_num_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="43" pin=3"/></net>

<net id="54"><net_src comp="36" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="43" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 5 }
 - Input state : 
	Port: MultipleToSerial : input_r | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|   call   |     grp_Block_entry4_proc2_fu_36    |   2.1   |   224   |    80   |
|          | grp_Loop_VITIS_LOOP_16_1_proc_fu_43 |  0.854  |    75   |    68   |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |  2.954  |   299   |   148   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|tmp_elements|    0   |   128  |    8   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    0   |   128  |    8   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|tmp_elements_num_loc_channel_reg_51|   32   |
+-----------------------------------+--------+
|               Total               |   32   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   299  |   148  |    -   |
|   Memory  |    0   |    -   |   128  |    8   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   459  |   156  |    0   |
+-----------+--------+--------+--------+--------+--------+
