INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
