{
	"route__net": 1755,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 326,
	"route__wirelength__iter:1": 47735,
	"route__drc_errors__iter:2": 53,
	"route__wirelength__iter:2": 47276,
	"route__drc_errors__iter:3": 47,
	"route__wirelength__iter:3": 47156,
	"route__drc_errors__iter:4": 4,
	"route__wirelength__iter:4": 47154,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 47142,
	"route__drc_errors": 0,
	"route__wirelength": 47142,
	"route__vias": 9544,
	"route__vias__singlecut": 9544,
	"route__vias__multicut": 0,
	"design__io": 103,
	"design__die__area": 78605.6,
	"design__core__area": 65636.5,
	"design__instance__count": 2268,
	"design__instance__area": 42674.7,
	"design__instance__count__stdcell": 2268,
	"design__instance__area__stdcell": 42674.7,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.650167,
	"design__instance__utilization__stdcell": 0.650167,
	"design__instance__count__class:endcap_cell": 130,
	"design__instance__count__class:tap_cell": 435,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:clock_buffer": 22,
	"design__instance__count__class:timing_repair_buffer": 373,
	"design__instance__count__class:inverter": 81,
	"design__instance__count__class:clock_inverter": 10,
	"design__instance__count__class:sequential_cell": 154,
	"design__instance__count__class:multi_input_combinational_cell": 1062,
	"flow__warnings__count": 8,
	"flow__errors__count": 0
}