Time resolution is 1 ps
$stop called at time : 200 ns : File "C:/Users/niran/Documents/Main/Verilog Experiments/not_gate/not_gate.srcs/sim_1/new/not_gate_tb.v" Line 33
