// Seed: 2371039428
`timescale 1ps / 1ps
module module_0 (
    output reg id_2
);
  initial begin
    logic id_3;
    id_2 <= 1;
    id_2 <= 1'b0;
  end
  always @(posedge id_1) begin
    id_1 <= id_1;
  end
  type_6(
      1, 1, 1, 1
  );
  assign id_1 = 1;
  assign id_2 = id_2;
endmodule
