# do riscv_pipelined_32.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 17:11:07 on May 04,2023
# vlog riscv_pipelined_32.sv 
# -- Compiling module alu
# -- Compiling module shifter
# ** Warning: riscv_pipelined_32.sv(398): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: riscv_pipelined_32.sv(399): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module controller
# -- Compiling module extend
# -- Compiling module comparator
# -- Compiling module datapath
# -- Compiling module forward
# -- Compiling module regfile
# -- Compiling module ieu
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module mux5
# -- Compiling module mux6
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module adder
# -- Compiling module hazard
# 
# Top level modules:
# 	ieu
# 	testbench
# 	flopr
# 	flopenr
# 	floprc
# 	mux4
# 	mux6
# 	adder
# End time: 17:11:07 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 17:11:07 on May 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined_32.sv:1347
# //  ModelSim SE 2021.3 Jul 13 2021 Linux 5.19.0-41-generic
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.flopenrc(fast)
# Loading work.flopenrc(fast__1)
# Loading work.mux2(fast)
# Loading work.flopenrc(fast__2)
# Loading work.flopenrc(fast__3)
# Loading work.datapath(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.flopenrc(fast__4)
# Loading work.mux3(fast)
# Loading work.comparator(fast)
# Loading work.mux2(fast__1)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# Loading work.mux5(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 55, found 16.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (7) for port 'StallD'. The port definition is at: riscv_pipelined_32.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'FlushD'. The port definition is at: riscv_pipelined_32.sv(468).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'InstrD'. The port definition is at: riscv_pipelined_32.sv(469).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrcD'. The port definition is at: riscv_pipelined_32.sv(470).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'BranchD'. The port definition is at: riscv_pipelined_32.sv(474).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'FlagsE'. The port definition is at: riscv_pipelined_32.sv(477).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ALUSrcAE'. The port definition is at: riscv_pipelined_32.sv(480).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined_32.sv Line: 1226
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'ALUSrcBE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'ALUResultSrcE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'ALUSelectE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'MemReadE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'CSRReadE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'Funct3E'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'IntDivE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'MDUE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'W64E'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'SubArithE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'JumpE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'BranchE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'SCE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'BranchSignedE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'BSelectE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'ZBBSelectE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'BALUControlE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'StallM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'FlushM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'MemRWM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'CSRReadM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'CSRWriteM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'PrivilegedM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'AtomicM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'Funct3M'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'RegWriteM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'InvalidateICacheM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'FlushDCacheM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'InstrValidD'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'InstrValidE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'InstrValidM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'FWriteIntM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'StallW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'FlushW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'RegWriteW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'IntDivW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'ResultSrcW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'CSRWriteFenceM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1226): [TFMPC] - Missing connection for port 'StoreStallD'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 51, found 31.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ImmSrcD'. The port definition is at: riscv_pipelined_32.sv(859).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (7) for port 'PCLinkE'. The port definition is at: riscv_pipelined_32.sv(863).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ForwardAE'. The port definition is at: riscv_pipelined_32.sv(866).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'SubArithE'. The port definition is at: riscv_pipelined_32.sv(868).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ALUSrcAE'. The port definition is at: riscv_pipelined_32.sv(869).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'ALUResultSrcE'. The port definition is at: riscv_pipelined_32.sv(870).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUSelectE'. The port definition is at: riscv_pipelined_32.sv(871).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 'BSelectE'. The port definition is at: riscv_pipelined_32.sv(874).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'ZBBSelectE'. The port definition is at: riscv_pipelined_32.sv(875).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (32) for port 'BALUControlE'. The port definition is at: riscv_pipelined_32.sv(876).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'FlagsE'. The port definition is at: riscv_pipelined_32.sv(877).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Error (suppressible): (vsim-3839) Variable '/testbench/dut/rv32pipe/RegWriteW', driven via a port connection, is multiply driven. See riscv_pipelined_32.sv(1226).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (2) for port 'IEUAdrE'. The port definition is at: riscv_pipelined_32.sv(878).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Error (suppressible): (vsim-3839) Variable '/testbench/dut/rv32pipe/ResultSrcW', driven via a port connection, is multiply driven. See riscv_pipelined_32.sv(1226).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ForwardedSrcAE'. The port definition is at: riscv_pipelined_32.sv(879).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'ForwardedSrcBE'. The port definition is at: riscv_pipelined_32.sv(879).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'StallM'. The port definition is at: riscv_pipelined_32.sv(881).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'FlushM'. The port definition is at: riscv_pipelined_32.sv(881).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'FWriteIntM'. The port definition is at: riscv_pipelined_32.sv(882).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (5) for port 'FCvtIntW'. The port definition is at: riscv_pipelined_32.sv(882).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'FIntResM'. The port definition is at: riscv_pipelined_32.sv(883).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined_32.sv Line: 1232
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'SrcAM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'WriteDataM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'StallW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'FlushW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'RegWriteW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'IntDivW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'SquashSCW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'ResultSrcW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'FCvtIntResW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'ReadDataW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'CSRReadValW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'MDUResultW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'FIntDivResultW'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'Rs1D'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'Rs2D'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'Rs1E'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'Rs2E'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'RdE'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'RdM'.
# ** Warning: (vsim-3722) riscv_pipelined_32.sv(1232): [TFMPC] - Missing connection for port 'RdW'.
# Error loading design
# End time: 17:11:08 on May 04,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 87
