\hypertarget{struct_f_m_c___bank5__6___type_def}{}\doxysection{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank5__6___type_def}\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}


Flexible Memory Controller Bank5 and 6.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}{SDCR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}{SDTR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{SDCMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{SDRTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{SDSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank5 and 6. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01014}{1014}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}\label{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCMR@{SDCMR}}
\index{SDCMR@{SDCMR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCMR}{SDCMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCMR}

SDRAM Command Mode register, Address offset\+: 0x150 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01018}{1018}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}\label{struct_f_m_c___bank5__6___type_def_ab1e3bc93a98f5171261189864832681e}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDCR@{SDCR}}
\index{SDCR@{SDCR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDCR}{SDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDCR\mbox{[}2\mbox{]}}

SDRAM Control registers , Address offset\+: 0x140-\/0x144 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01016}{1016}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}\label{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDRTR@{SDRTR}}
\index{SDRTR@{SDRTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDRTR}{SDRTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDRTR}

SDRAM Refresh Timer register, Address offset\+: 0x154 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01019}{1019}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}\label{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDSR@{SDSR}}
\index{SDSR@{SDSR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDSR}{SDSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDSR}

SDRAM Status register, Address offset\+: 0x158 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01020}{1020}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}\label{struct_f_m_c___bank5__6___type_def_a72abf9d6af975f890224d6856bbba96c}} 
\index{FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}!SDTR@{SDTR}}
\index{SDTR@{SDTR}!FMC\_Bank5\_6\_TypeDef@{FMC\_Bank5\_6\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SDTR}{SDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SDTR\mbox{[}2\mbox{]}}

SDRAM Timing registers , Address offset\+: 0x148-\/0x14C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01017}{1017}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
