Loading plugins phase: Elapsed time ==> 0s.120ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -d CY8C4248LQQ-BL583 -s C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.920ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  hw7_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -dcpsoc3 hw7_2.v -verilog
======================================================================

======================================================================
Compiling:  hw7_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -dcpsoc3 hw7_2.v -verilog
======================================================================

======================================================================
Compiling:  hw7_2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -dcpsoc3 -verilog hw7_2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 03 13:42:40 2017


======================================================================
Compiling:  hw7_2.v
Program  :   vpp
Options  :    -yv2 -q10 hw7_2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 03 13:42:40 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'hw7_2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  hw7_2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -dcpsoc3 -verilog hw7_2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 03 13:42:40 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\codegentemp\hw7_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\codegentemp\hw7_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  hw7_2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -dcpsoc3 -verilog hw7_2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 03 13:42:41 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\codegentemp\hw7_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\codegentemp\hw7_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\uart:BUART:reset_sr\
	Net_8
	Net_9
	\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_3
	\uart:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:xeq\
	\uart:BUART:sRX:MODULE_5:g1:a0:xlt\
	\uart:BUART:sRX:MODULE_5:g1:a0:xlte\
	\uart:BUART:sRX:MODULE_5:g1:a0:xgt\
	\uart:BUART:sRX:MODULE_5:g1:a0:xgte\
	\uart:BUART:sRX:MODULE_5:lt\
	\uart:BUART:sRX:MODULE_5:eq\
	\uart:BUART:sRX:MODULE_5:gt\
	\uart:BUART:sRX:MODULE_5:gte\
	\uart:BUART:sRX:MODULE_5:lte\


Deleted 27 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart:BUART:tx_hd_send_break\ to Net_6
Aliasing \uart:BUART:HalfDuplexSend\ to Net_6
Aliasing \uart:BUART:FinalParityType_1\ to Net_6
Aliasing \uart:BUART:FinalParityType_0\ to Net_6
Aliasing \uart:BUART:FinalAddrMode_2\ to Net_6
Aliasing \uart:BUART:FinalAddrMode_1\ to Net_6
Aliasing \uart:BUART:FinalAddrMode_0\ to Net_6
Aliasing \uart:BUART:tx_ctrl_mark\ to Net_6
Aliasing zero to Net_6
Aliasing \uart:BUART:tx_status_6\ to Net_6
Aliasing \uart:BUART:tx_status_5\ to Net_6
Aliasing \uart:BUART:tx_status_4\ to Net_6
Aliasing \uart:BUART:rx_count7_bit8_wire\ to Net_6
Aliasing \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODIN2_1\ to \uart:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart:BUART:sRX:s23Poll:MODIN2_0\ to \uart:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_6
Aliasing \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODIN3_1\ to \uart:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \uart:BUART:sRX:s23Poll:MODIN3_0\ to \uart:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_6
Aliasing \uart:BUART:rx_status_1\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_6
Aliasing \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \uart:BUART:rx_break_status\\D\ to Net_6
Removing Lhs of wire \uart:Net_61\[2] = \uart:Net_9\[1]
Removing Lhs of wire \uart:BUART:tx_hd_send_break\[8] = Net_6[7]
Removing Lhs of wire \uart:BUART:HalfDuplexSend\[9] = Net_6[7]
Removing Lhs of wire \uart:BUART:FinalParityType_1\[10] = Net_6[7]
Removing Lhs of wire \uart:BUART:FinalParityType_0\[11] = Net_6[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_2\[12] = Net_6[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_1\[13] = Net_6[7]
Removing Lhs of wire \uart:BUART:FinalAddrMode_0\[14] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark\[15] = Net_6[7]
Removing Rhs of wire \uart:BUART:tx_bitclk_enable_pre\[27] = \uart:BUART:tx_bitclk_dp\[64]
Removing Lhs of wire zero[28] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_counter_tc\[74] = \uart:BUART:tx_counter_dp\[65]
Removing Lhs of wire \uart:BUART:tx_status_6\[75] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_status_5\[76] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_status_4\[77] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_status_1\[79] = \uart:BUART:tx_fifo_empty\[42]
Removing Lhs of wire \uart:BUART:tx_status_3\[81] = \uart:BUART:tx_fifo_notfull\[41]
Removing Lhs of wire \uart:BUART:rx_count7_bit8_wire\[141] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[149] = \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[160]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[151] = \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[161]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[152] = \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[177]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[153] = \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[191]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[154] = \uart:BUART:sRX:s23Poll:MODIN1_1\[155]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN1_1\[155] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[156] = \uart:BUART:sRX:s23Poll:MODIN1_0\[157]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN1_0\[157] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[163] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[164] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[165] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN2_1\[166] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[167] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN2_0\[168] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[169] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[170] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[171] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[172] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[173] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[174] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[179] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN3_1\[180] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[181] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODIN3_0\[182] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[183] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[184] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[185] = \uart:BUART:pollcount_1\[147]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[186] = \uart:BUART:pollcount_0\[150]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[187] = one[4]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[188] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_status_1\[195] = Net_6[7]
Removing Rhs of wire \uart:BUART:rx_status_2\[196] = \uart:BUART:rx_parity_error_status\[197]
Removing Rhs of wire \uart:BUART:rx_status_3\[198] = \uart:BUART:rx_stop_bit_error\[199]
Removing Lhs of wire \uart:BUART:sRX:cmp_vv_vv_MODGEN_4\[209] = \uart:BUART:sRX:MODULE_4:g2:a0:lta_0\[258]
Removing Lhs of wire \uart:BUART:sRX:cmp_vv_vv_MODGEN_5\[213] = \uart:BUART:sRX:MODULE_5:g1:a0:xneq\[280]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_6\[214] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_5\[215] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_4\[216] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_3\[217] = \uart:BUART:sRX:MODIN4_6\[218]
Removing Lhs of wire \uart:BUART:sRX:MODIN4_6\[218] = \uart:BUART:rx_count_6\[136]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_2\[219] = \uart:BUART:sRX:MODIN4_5\[220]
Removing Lhs of wire \uart:BUART:sRX:MODIN4_5\[220] = \uart:BUART:rx_count_5\[137]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_1\[221] = \uart:BUART:sRX:MODIN4_4\[222]
Removing Lhs of wire \uart:BUART:sRX:MODIN4_4\[222] = \uart:BUART:rx_count_4\[138]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_0\[223] = \uart:BUART:sRX:MODIN4_3\[224]
Removing Lhs of wire \uart:BUART:sRX:MODIN4_3\[224] = \uart:BUART:rx_count_3\[139]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_6\[225] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_5\[226] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_4\[227] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_3\[228] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_2\[229] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_1\[230] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_0\[231] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_6\[232] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_5\[233] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_4\[234] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_3\[235] = \uart:BUART:rx_count_6\[136]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_2\[236] = \uart:BUART:rx_count_5\[137]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_1\[237] = \uart:BUART:rx_count_4\[138]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_0\[238] = \uart:BUART:rx_count_3\[139]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_6\[239] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_5\[240] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_4\[241] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_3\[242] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_2\[243] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_1\[244] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_0\[245] = Net_6[7]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:newa_0\[260] = \uart:BUART:rx_postpoll\[95]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:newb_0\[261] = \uart:BUART:rx_parity_bit\[212]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:dataa_0\[262] = \uart:BUART:rx_postpoll\[95]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:datab_0\[263] = \uart:BUART:rx_parity_bit\[212]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[264] = \uart:BUART:rx_postpoll\[95]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[265] = \uart:BUART:rx_parity_bit\[212]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[267] = one[4]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[268] = \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[269] = \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[266]
Removing Lhs of wire tmpOE__Rx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[296] = one[4]
Removing Lhs of wire \uart:BUART:reset_reg\\D\[301] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_bitclk\\D\[316] = \uart:BUART:rx_bitclk_pre\[130]
Removing Lhs of wire \uart:BUART:rx_parity_error_pre\\D\[325] = \uart:BUART:rx_parity_error_pre\[207]
Removing Lhs of wire \uart:BUART:rx_break_status\\D\[326] = Net_6[7]

------------------------------------------------------
Aliased 0 equations, 100 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'Net_6' (cost = 0):
Net_6 <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:rx_addressmatch\' (cost = 0):
\uart:BUART:rx_addressmatch\ <= (\uart:BUART:rx_addressmatch2\
	OR \uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre\' (cost = 1):
\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart:BUART:rx_bitclk_pre16x\ <= ((not \uart:BUART:rx_count_2\ and \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit1\' (cost = 1):
\uart:BUART:rx_poll_bit1\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit2\' (cost = 1):
\uart:BUART:rx_poll_bit2\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:pollingrange\' (cost = 4):
\uart:BUART:pollingrange\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\)
	OR (not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_4\)
	OR (not \uart:BUART:rx_count_6\ and not \uart:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \uart:BUART:pollcount_0\ and \uart:BUART:pollcount_1\)
	OR (not \uart:BUART:pollcount_1\ and \uart:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\uart:BUART:rx_postpoll\' (cost = 72):
\uart:BUART:rx_postpoll\ <= (\uart:BUART:pollcount_1\
	OR (Net_7 and \uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \uart:BUART:pollcount_1\ and not Net_7 and not \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and not \uart:BUART:rx_parity_bit\)
	OR (\uart:BUART:pollcount_1\ and \uart:BUART:rx_parity_bit\)
	OR (Net_7 and \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \uart:BUART:pollcount_1\ and not Net_7 and not \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and not \uart:BUART:rx_parity_bit\)
	OR (\uart:BUART:pollcount_1\ and \uart:BUART:rx_parity_bit\)
	OR (Net_7 and \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 33 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart:BUART:rx_status_0\ to Net_6
Aliasing \uart:BUART:rx_status_6\ to Net_6
Aliasing \uart:BUART:rx_markspace_status\\D\ to Net_6
Aliasing \uart:BUART:rx_parity_error_status\\D\ to Net_6
Aliasing \uart:BUART:rx_addr_match_status\\D\ to Net_6
Removing Rhs of wire \uart:BUART:rx_bitclk_enable\[94] = \uart:BUART:rx_bitclk\[142]
Removing Lhs of wire \uart:BUART:rx_status_0\[193] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_status_6\[202] = Net_6[7]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark_last\\D\[308] = \uart:BUART:tx_ctrl_mark_last\[85]
Removing Lhs of wire \uart:BUART:rx_markspace_status\\D\[320] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_parity_error_status\\D\[321] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_addr_match_status\\D\[323] = Net_6[7]
Removing Lhs of wire \uart:BUART:rx_markspace_pre\\D\[324] = \uart:BUART:rx_markspace_pre\[206]
Removing Lhs of wire \uart:BUART:rx_parity_bit\\D\[329] = \uart:BUART:rx_parity_bit\[212]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \uart:BUART:rx_parity_bit\ and Net_7 and \uart:BUART:pollcount_0\)
	OR (not \uart:BUART:pollcount_1\ and not \uart:BUART:pollcount_0\ and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:pollcount_1\ and not Net_7 and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:rx_parity_bit\ and \uart:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj" -dcpsoc3 hw7_2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.130ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 03 November 2017 13:42:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2.cyprj -d CY8C4248LQQ-BL583 hw7_2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_break_status\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'uart_IntClock'. Fanout=1, Signal=\uart:Net_9_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \uart:BUART:rx_parity_bit\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart:BUART:rx_address_detected\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=0)

    Removing \uart:BUART:rx_parity_error_pre\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart:BUART:rx_markspace_pre\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \uart:BUART:rx_state_1\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_state_1\ (fanout=8)

    Removing \uart:BUART:tx_parity_bit\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart:BUART:tx_mark\, Duplicate of \uart:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart:BUART:pollcount_1\
            + Net_7 * \uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              !\uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:txn\ (fanout=2)

    MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * !\uart:BUART:tx_fifo_empty\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * !Net_7 * 
              \uart:BUART:rx_last\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:pollcount_1\ * Net_7 * \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\uart:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * !Net_7 * 
              \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * Net_7 * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            cs_addr_2 => \uart:BUART:tx_state_1\ ,
            cs_addr_1 => \uart:BUART:tx_state_0\ ,
            cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            cs_addr_0 => \uart:BUART:counter_load_not\ ,
            ce0_reg => \uart:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            cs_addr_2 => \uart:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \uart:BUART:rx_state_0\ ,
            cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
            route_si => \uart:BUART:rx_postpoll\ ,
            f0_load => \uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            status_3 => \uart:BUART:tx_fifo_notfull\ ,
            status_2 => \uart:BUART:tx_status_2\ ,
            status_1 => \uart:BUART:tx_fifo_empty\ ,
            status_0 => \uart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            status_5 => \uart:BUART:rx_status_5\ ,
            status_4 => \uart:BUART:rx_status_4\ ,
            status_3 => \uart:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart:Net_9_digital\ ,
            load => \uart:BUART:rx_counter_load\ ,
            count_6 => \uart:BUART:rx_count_6\ ,
            count_5 => \uart:BUART:rx_count_5\ ,
            count_4 => \uart:BUART:rx_count_4\ ,
            count_3 => \uart:BUART:rx_count_3\ ,
            count_2 => \uart:BUART:rx_count_2\ ,
            count_1 => \uart:BUART:rx_count_1\ ,
            count_0 => \uart:BUART:rx_count_0\ ,
            tc => \uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    6 :   32 :   38 : 15.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   24 :    8 :   32 : 75.00 %
  Unique P-terms              :   44 :   20 :   64 : 68.75 %
  Total P-terms               :   53 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    3 :    1 :    4 : 75.00 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.150ms
Tech Mapping phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Rx_1(0)                             : [IOP=(0)][IoId=(4)]                
Tx_1(0)                             : [IOP=(0)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2574530s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0027096 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            6.13
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.50 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              !\uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_counter_dp\ * \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_bitclk_enable_pre\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        cs_addr_0 => \uart:BUART:counter_load_not\ ,
        ce0_reg => \uart:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        status_5 => \uart:BUART:rx_status_5\ ,
        status_4 => \uart:BUART:rx_status_4\ ,
        status_3 => \uart:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * !\uart:BUART:tx_fifo_empty\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk_enable_pre\ * \uart:BUART:tx_fifo_empty\ * 
              \uart:BUART:tx_state_2\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:pollcount_1\ * Net_7 * \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              \uart:BUART:pollcount_1\ * !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * !Net_7 * 
              \uart:BUART:pollcount_0\
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * Net_7 * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \uart:BUART:pollcount_1\
            + Net_7 * \uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        cs_addr_2 => \uart:BUART:tx_state_1\ ,
        cs_addr_1 => \uart:BUART:tx_state_0\ ,
        cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        status_3 => \uart:BUART:tx_fifo_notfull\ ,
        status_2 => \uart:BUART:tx_status_2\ ,
        status_1 => \uart:BUART:tx_fifo_empty\ ,
        status_0 => \uart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * !Net_7
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:pollcount_1\ * 
              !\uart:BUART:pollcount_0\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_2\
            + !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * !Net_7 * 
              \uart:BUART:rx_last\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_5\
            + !\uart:BUART:tx_ctrl_mark_last\ * \uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_count_6\ * !\uart:BUART:rx_count_4\
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              !\uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:tx_ctrl_mark_last\ * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        cs_addr_2 => \uart:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \uart:BUART:rx_state_0\ ,
        cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
        route_si => \uart:BUART:rx_postpoll\ ,
        f0_load => \uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart:Net_9_digital\ ,
        load => \uart:BUART:rx_counter_load\ ,
        count_6 => \uart:BUART:rx_count_6\ ,
        count_5 => \uart:BUART:rx_count_5\ ,
        count_4 => \uart:BUART:rx_count_4\ ,
        count_3 => \uart:BUART:rx_count_3\ ,
        count_2 => \uart:BUART:rx_count_2\ ,
        count_1 => \uart:BUART:rx_count_1\ ,
        count_0 => \uart:BUART:rx_count_0\ ,
        tc => \uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => \uart:Net_9_digital\ ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |         | 
Port | Pin | Fixed |      Type |       Drive Mode |    Name | Connections
-----+-----+-------+-----------+------------------+---------+------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL | Rx_1(0) | FB(Net_7)
     |   5 |     * |      NONE |         CMOS_OUT | Tx_1(0) | In(Net_2)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.020ms
Digital Placement phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "hw7_2_r.vh2" --pcf-path "hw7_2.pco" --des-name "hw7_2" --dsf-path "hw7_2.dsf" --sdc-path "hw7_2.sdc" --lib-path "hw7_2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.510ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: hw7_2_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( uart_IntClock ). (File=C:\Users\Jacob\Documents\Junior\EGR 304\EGR304\hw7_2.cydsn\hw7_2_timing.html)
Timing report is in hw7_2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.372ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.372ms
API generation phase: Elapsed time ==> 1s.160ms
Dependency generation phase: Elapsed time ==> 0s.039ms
Cleanup phase: Elapsed time ==> 0s.000ms
